<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>IP</spirit:library>
  <spirit:name>PmodOLEDrgb</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_GPIO</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_LITE_GPIO"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_gpio_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_SPI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_LITE_SPI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_lite_spi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_GPIO_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_GPIO_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO_CLK.ASSOCIATED_BUSIF">AXI_LITE_GPIO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_GPIO_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_SPI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_LITE_SPI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI_CLK.ASSOCIATED_BUSIF">AXI_LITE_SPI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_LITE_SPI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PmodOLEDrgb_out</spirit:name>
      <spirit:displayName>PmodOLEDrgb_out</spirit:displayName>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin7_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin2_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin8_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin3_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin9_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin10_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin4_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin3_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin4_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin2_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin10_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin8_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin9_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin4_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin9_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin10_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin7_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin2_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin7_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin3_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pmod_out_pin8_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PMODOLEDRGB_OUT.BOARD.ASSOCIATED_PARAM">PMOD</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_SPI_CLK.ASSOCIATED_BUSIF">PmodOLEDrgb_out</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI_LITE_GPIO</spirit:name>
      <spirit:addressBlock>
        <spirit:name>AXI_LITE_GPIO_reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE_GPIO.AXI_LITE_GPIO_REG.OFFSET_BASE_PARAM">C_AXI_LITE_GPIO_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE_GPIO.AXI_LITE_GPIO_REG.OFFSET_HIGH_PARAM">C_AXI_LITE_GPIO_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>AXI_LITE_SPI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>AXI_LITE_SPI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE_SPI.AXI_LITE_SPI_REG.OFFSET_BASE_PARAM">C_AXI_LITE_SPI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.AXI_LITE_SPI.AXI_LITE_SPI_REG.OFFSET_HIGH_PARAM">C_AXI_LITE_SPI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PmodOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xlconcat_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0f886f1a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PmodOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlconcat_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0f886f1a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6254680c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7391d3e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7cb0c70c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ext_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin10_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin10_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin10_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin2_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin2_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin3_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin3_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin3_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin4_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin4_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin4_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin7_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin7_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin7_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin8_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin8_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin8_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin9_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin9_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pmod_out_pin9_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_SPI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_SPI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_SPI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_SPI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_SPI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_spi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_GPIO_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_GPIO_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_GPIO_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_GPIO_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_GPIO_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_lite_gpio_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_GPIO_DATA_WIDTH</spirit:name>
        <spirit:displayName>C AXI LITE GPIO DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_GPIO_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_GPIO_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C AXI LITE GPIO ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_GPIO_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">9</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_SPI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C AXI LITE SPI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_SPI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_SPI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C AXI LITE SPI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_SPI_ADDR_WIDTH" spirit:order="8" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac75ef1e</spirit:name>
      <spirit:enumeration>Custom</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_gpio_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PmodOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5259c2e5</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlslice" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xlconcat_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlconcat" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_gpio" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_gpio_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PmodOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlslice_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlslice" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xlconcat_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xlconcat" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_gpio" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/data/PmodOLEDrgb.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/data/PmodOLEDrgb.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/PmodOLEDrgb.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/PmodOLEDrgb.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/PmodOLEDrgb_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/examples/bitmap.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/examples/main.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/ChrFont0.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi_i.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi_l.h</spirit:name>
        <spirit:userFileType>cHeader</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi_options.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PmodOLEDrgb_v1_0/src/xspi_stats.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PmodOLEDrgb_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8f2086f2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_quad_spi_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_gpio_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_pmod_bridge_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axi_quad_spi_3_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_quad_spi" xilinx:version="3.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axi_gpio_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_gpio" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_digilentinc_com_ip_pmod_bridge_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="digilentinc.com" xilinx:library="ip" xilinx:name="pmod_bridge" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PmodOLEDrgb Autoconnect IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_GPIO_BASEADDR</spirit:name>
      <spirit:displayName>C_AXI_LITE_GPIO_BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_GPIO_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_AXI_LITE_GPIO_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_GPIO_HIGHADDR</spirit:name>
      <spirit:displayName>C_AXI_LITE_GPIO_HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_GPIO_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_AXI_LITE_GPIO_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_SPI_BASEADDR</spirit:name>
      <spirit:displayName>C_AXI_LITE_SPI_BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_SPI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_AXI_LITE_SPI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_SPI_HIGHADDR</spirit:name>
      <spirit:displayName>C_AXI_LITE_SPI_HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_SPI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_AXI_LITE_SPI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PmodOLEDrgb_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PMOD</spirit:name>
      <spirit:displayName>Pmod</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PMOD" spirit:choiceRef="choice_list_ac75ef1e">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_BOARD_FLOW</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_BOARD_FLOW">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_SPI_ADDR_WIDTH</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_SPI_ADDR_WIDTH">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_AXI_LITE_SPI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_GPIO_DATA_WIDTH</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_GPIO_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_GPIO_ADDR_WIDTH</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_GPIO_ADDR_WIDTH">9</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_SPI_DATA_WIDTH</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_SPI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PmodOLEDrgb_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>60</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-13T19:26:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="natinst.com:user:PmodOLEDrgb:1.0_ARCHIVE_LOCATION">C:/Tommywork/PMODOLEDRGB/ip_repo/PmodOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:user:PmodOLEDrgb:1.0_ARCHIVE_LOCATION">C:/Tommywork/PMODOLEDRGB/ip_repo/PmodOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:IP:PmodOLEDrgb:1.0_ARCHIVE_LOCATION">d:/Github/Experimental/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b2ab5f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c53de55_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccc008c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3589973_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee96318_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1147c236_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a1246c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a8c64_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442e5281_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5771eb8c_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5815d9b5_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d5d137_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4584b5fd_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a954df2_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34772ba7_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7359c3bf_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea23678_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4675759f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d59496b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1715563b_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d83956e_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363afe1_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d490bb4_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d39877f_ARCHIVE_LOCATION">d:/Github/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e760c6f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171a152e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41494925_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1842d10f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcea602_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d17f1db_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd9ba44_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b815c1_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69346d44_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4120d3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438da974_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdf710e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c34fb2_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bc9ab8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e82c68_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b6b19b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7c1563_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247a2c71_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5315b1_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a783958_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f148fb7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323c5ffe_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204f3101_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fd3ba8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728c0ca8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e24c027_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bed515_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14386ac7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eac97c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e294ab_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39335095_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dda31e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646629cf_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16205886_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7901eaca_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acc3921_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e3a4d3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff15543_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87b07b9_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284a9329_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af339ea_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1264f458_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730e3cf9_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f11f84_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee12c3d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba29e12_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b56eb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8b5d51_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab3994_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e55b56d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ccec13_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4331249a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35231363_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc5ff19_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6b443f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e8e9fc_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfe64a5_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6072460c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743868f0_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c2f659_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e51cab1_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a67666c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661a4fa1_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7dba7c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b92a9b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5095ad0d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82846fe_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2390f688_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@971c708_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63168142_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6164755f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c57685_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16315f42_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51baed2a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48169f18_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6cba02_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24635ed8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a277f92_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e7bb3f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73100b2e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ba9a0e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65be2088_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e062a8_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d5adb5_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e389d3_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee870ad_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256588eb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6f7602_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c1ae54_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5aeeeb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cb5d3e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e5f7ba_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f7d342_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dfc8b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583573a2_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f35bca_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69908a14_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf23a33_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de8c895_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2761a608_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5794f6_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c1ce65_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b75dae4_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f23ec1_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187ee23e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70066f62_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66539305_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e2403b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781bac69_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fd41e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f8b251_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b797a6_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752d7fd2_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef2b889_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9dc72a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b33609_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582ece6f_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f975143_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2300342c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c215389_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38371d5d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54598cb4_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e79759_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b91a997_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b848215_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57007fab_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ed4eaf_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11747c3e_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b2a323_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f58256_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bda1f7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42329edb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7115c7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1572ac22_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517971fb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673e8b7b_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169b7f39_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c1391c_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfa2628_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73763742_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69357513_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b19baa4_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa0b5cb_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfad4a7_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1753537a_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a06ab34_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9ee95d_ARCHIVE_LOCATION">/home/timothystotts/Workareas/GitHub/timothystotts/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a814b5e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fba34f_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b41e0f5_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c432308_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aba929b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433e20e0_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62496adf_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2583d9c0_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394c8426_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d118890_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9e3497_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11884203_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29de0541_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd4211c_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a55e92f_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a8f897_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9fabaf_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21637136_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738fda99_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40835564_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7959131d_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50898255_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5eac9a_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac70eae_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0486ef_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7c9223_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dce118f_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bccd263_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb432aa_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363cf856_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299c6e3e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecf5386_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4495ea2_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32485ae3_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494b7d07_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a5cdae_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc54202_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5957fa14_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab54565_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa24666_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbc3ba1_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af754ce_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290e7703_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5c4c33_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360b594f_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1155e1_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66beffa5_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639f9dc3_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a11ffaf_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e19f68_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c4626_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a5d3b0_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c39ef2c_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bce9bd_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a7256b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cde6b29_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ee9130_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e76e36_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff369dd_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e38032b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39da58c2_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728f24fe_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5399153b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34303703_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c991a85_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aeddf94_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa23476_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2179ca1e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a6327b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae4db72_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfd5534_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4355ad9_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19811921_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546767c4_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bbcb2e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c6998a_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10678791_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4499a6d7_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b4808e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796c55d8_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d89c7fe_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5270ec1a_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc75d90_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749cfa1d_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33895347_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a3302_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a260347_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab9a3f_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7823d4_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485c1d4a_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1bd0a2_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a365093_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3f5b44_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aeea8de_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296a9497_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403927b3_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f57e266_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777cb05c_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3cc128_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2a4e83_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6118c38b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553b7be5_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f07f8d_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31de8eb9_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77268e14_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90a4b9c_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719bd137_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4322602e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ba918a_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b72fbe_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7222a9a3_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea6fdaa_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452a96d0_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7765e37d_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b90919e_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5445903d_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1971cb8b_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5006ffad_ARCHIVE_LOCATION">w:/wa/fpga-colors-tester-1/Color-Tester-Design-AXI/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac3007_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cc36a82_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bae50c2_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@597d7945_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2947b218_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8eae0b_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b82b69_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@309b78d1_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47770f1d_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14349e64_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468d84c1_ARCHIVE_LOCATION">/home/timothystotts/wa/fpga-colors-tester-3/Color-Tester-Design-MB-A7/IP/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fae14cda"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5a63cb54"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b99b64f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6b8f56e8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="73ea2864"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="49bf0d42"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
