
---------- Begin Simulation Statistics ----------
final_tick                               874385166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739816                       # Number of bytes of host memory used
host_op_rate                                    94706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10789.08                       # Real time elapsed on the host
host_tick_rate                               81043539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018509945                       # Number of instructions simulated
sim_ops                                    1021791584                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.874385                       # Number of seconds simulated
sim_ticks                                874385166000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.533691                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117437402                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135712924                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9069025                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187115801                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15589737                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15724620                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          134883                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237375954                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1666344                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819891                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6195807                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015830                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22450772                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54366340                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892407646                       # Number of instructions committed
system.cpu0.commit.committedOps             893229734                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1597708974                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559069                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.282876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1150131381     71.99%     71.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267558190     16.75%     88.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67645968      4.23%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     66057046      4.13%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14812708      0.93%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4492274      0.28%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1034353      0.06%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3526282      0.22%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22450772      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1597708974                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341151                       # Number of function calls committed.
system.cpu0.commit.int_insts                863517618                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280413178                       # Number of loads committed
system.cpu0.commit.membars                    1641840                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641846      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491119930     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281233061     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761118     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893229734                       # Class of committed instruction
system.cpu0.commit.refs                     390994207                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892407646                       # Number of Instructions Simulated
system.cpu0.committedOps                    893229734                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.928420                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.928420                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            189688146                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2878390                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116449252                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             963184067                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               737937812                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                672963904                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6206050                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7844318                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2289241                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237375954                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172055635                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    875932144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2602018                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     982523455                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18158566                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137934                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724073518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         133027139                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570924                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1609085153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612346                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904519                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               915602609     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               518028800     32.19%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91447029      5.68%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67210918      4.18%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8916289      0.55%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3545197      0.22%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  997178      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309682      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1609085153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      111851573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6236346                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226286998                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537312                       # Inst execution rate
system.cpu0.iew.exec_refs                   408528529                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112712061                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159042975                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301422466                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2035884                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1796714                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116989891                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          947588605                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295816468                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5542993                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924679351                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                765392                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3793201                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6206050                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5427398                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        44195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13514722                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13991                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10820                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3604795                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21009288                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6408862                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10820                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752722                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5483624                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                372788701                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916808024                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.903853                       # average fanout of values written-back
system.cpu0.iew.wb_producers                336946250                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532738                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916850295                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127718810                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585448290                       # number of integer regfile writes
system.cpu0.ipc                              0.518559                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518559                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643354      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506897033     54.49%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838659      0.84%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639154      0.18%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298841572     32.13%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113362523     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930222345                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1043746                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001122                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 162439     15.56%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                769145     73.69%     89.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112160     10.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929622685                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3470630739                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916807974                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1001957135                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 941490292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930222345                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6098313                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54358867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            57253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3632127                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31710043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1609085153                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          927249657     57.63%     57.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          486678226     30.25%     87.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          152505326      9.48%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34324256      2.13%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7049094      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             650483      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             352035      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             208910      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67166      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1609085153                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540533                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16737199                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2822309                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301422466                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116989891                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1524                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1720936726                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27833717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167211752                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569162140                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2844788                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               744826745                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9552184                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7856                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166829752                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             957017290                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613327280                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                667724055                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10161914                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6206050                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22992407                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44165135                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166829708                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124144                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7620746                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4614                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2522835049                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1906574120                       # The number of ROB writes
system.cpu0.timesIdled                       24934820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1491                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.473210                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11123358                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13167912                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2931846                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17292508                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            247010                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         362726                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115716                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20029786                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25023                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819639                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2020598                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300549                       # Number of branches committed
system.cpu1.commit.bw_lim_events               731313                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459640                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29876241                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848241                       # Number of instructions committed
system.cpu1.commit.committedOps              42668086                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234517270                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181940                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.770537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214695186     91.55%     91.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9791225      4.18%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3993045      1.70%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3765589      1.61%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       698895      0.30%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       201944      0.09%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       542311      0.23%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        97762      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       731313      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234517270                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317334                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182559                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552633                       # Number of loads committed
system.cpu1.commit.membars                    1639371                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639371      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990723     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372272     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665579      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668086                       # Class of committed instruction
system.cpu1.commit.refs                      16037863                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848241                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668086                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.745183                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.745183                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178683590                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               915552                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9960486                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80735150                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17402298                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39079549                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2021694                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               963001                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2278870                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20029786                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13696390                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220516521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               488874                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90475707                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5865884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083310                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16016533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11370368                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.376314                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         239466001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.389675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.890941                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               184447012     77.02%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32354713     13.51%     90.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14658188      6.12%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4313321      1.80%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  731809      0.31%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2075267      0.87%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  827100      0.35%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31919      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26672      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           239466001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         959788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2061680                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13400463                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217529                       # Inst execution rate
system.cpu1.iew.exec_refs                    18151136                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5274160                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156425658                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20041251                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2035999                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1252624                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8140958                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72520253                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12876976                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1760889                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52299615                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                773046                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2504097                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2021694                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4065591                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          190718                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11963                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2243                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2101                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8488618                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3655728                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2243                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       643478                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1418202                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26161938                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51424086                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.787407                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20600081                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.213888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51448354                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67370907                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32147310                       # number of integer regfile writes
system.cpu1.ipc                              0.174059                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174059                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639585      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33677044     62.30%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14144321     26.16%     91.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4599402      8.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54060504                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     912181                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016873                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146001     16.01%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                674309     73.92%     89.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91869     10.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53333086                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         348561272                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51424074                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102373533                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66418701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54060504                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6101552                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29852166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62108                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3641912                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21083350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    239466001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.225754                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654100                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204230381     85.29%     85.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23550112      9.83%     95.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7328743      3.06%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2564163      1.07%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1214648      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             288750      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             193867      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67823      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27514      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      239466001                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.224853                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12840070                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2302805                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20041251                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8140958                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu1.numCycles                       240425789                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1508338002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164891312                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217258                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3816461                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19908427                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                833827                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10455                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97307922                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77295553                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49568707                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38013680                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9444114                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2021694                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14606685                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22351449                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97307910                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24203                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8536574                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   306329114                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150042895                       # The number of ROB writes
system.cpu1.timesIdled                          25946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.889369                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10107333                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11767851                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2471845                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15537017                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            277457                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         364557                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           87100                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17964915                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24950                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819639                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1861423                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232142                       # Number of branches committed
system.cpu2.commit.bw_lim_events               586402                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20424681                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41657251                       # Number of instructions committed
system.cpu2.commit.committedOps              42477092                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    234250097                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181332                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.766413                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214614011     91.62%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9625314      4.11%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3936700      1.68%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3717080      1.59%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       685188      0.29%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       214792      0.09%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773060      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        97550      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       586402      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    234250097                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318138                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39998590                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490117                       # Number of loads committed
system.cpu2.commit.membars                    1639365                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639365      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24875661     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309756     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652169      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42477092                       # Class of committed instruction
system.cpu2.commit.refs                      15961937                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41657251                       # Number of Instructions Simulated
system.cpu2.committedOps                     42477092                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.737655                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.737655                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185797386                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               614898                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9223398                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69919738                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15004896                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32919633                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1862441                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               832873                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2367561                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17964915                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11963328                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221647774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               403690                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      79037491                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4945726                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075162                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13831279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10384790                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.330680                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237951917                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.340454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.814896                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188737038     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29683372     12.47%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12416236      5.22%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4399749      1.85%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  814728      0.34%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1451111      0.61%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  391845      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31550      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26288      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237951917                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1063006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1902771                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12413639                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211954                       # Inst execution rate
system.cpu2.iew.exec_refs                    18111174                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5243764                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160939544                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17018445                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1407145                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1411276                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6958240                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62893148                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12867410                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1915339                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50660112                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                787308                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2430985                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1862441                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4139218                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        34998                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          187047                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12201                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2173                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1634                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5528328                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2486420                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2173                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       534873                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1367898                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25480440                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49764514                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791841                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20176459                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208207                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49789057                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64831757                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31509044                       # number of integer regfile writes
system.cpu2.ipc                              0.174287                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174287                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639573      3.12%      3.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32231304     61.30%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14132355     26.88%     91.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4572072      8.70%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52575451                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     904776                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017209                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 135962     15.03%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                673135     74.40%     89.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                95677     10.57%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51840640                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         344070055                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49764502                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         83310225                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58673214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52575451                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4219934                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20416055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62486                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1760308                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13269046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237951917                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220950                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647391                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203656035     85.59%     85.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22986695      9.66%     95.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7010874      2.95%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2535120      1.07%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1255818      0.53%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             230079      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             181615      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67157      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28524      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237951917                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219967                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9727907                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1749975                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17018445                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6958240                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       239014923                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1509748841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170827666                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108600                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5245552                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17332540                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                666177                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8574                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             84813389                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66664582                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42693546                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32147481                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9243319                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1862441                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15753748                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15584946                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        84813377                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28041                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               796                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10501095                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           792                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   296564402                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129512315                       # The number of ROB writes
system.cpu2.timesIdled                          26426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.250908                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11314197                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11754899                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3046096                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17966725                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            221636                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         305809                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           84173                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20598660                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21619                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819669                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2196717                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574454                       # Number of branches committed
system.cpu3.commit.bw_lim_events               644019                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29579600                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42596807                       # Number of instructions committed
system.cpu3.commit.committedOps              43416672                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    236013605                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183958                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.766525                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215706180     91.40%     91.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10046461      4.26%     95.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4025852      1.71%     97.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3914411      1.66%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       755811      0.32%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       223804      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       598611      0.25%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98456      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       644019      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    236013605                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292284                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40877214                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834077                       # Number of loads committed
system.cpu3.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639376      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387910     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653746     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735499      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43416672                       # Class of committed instruction
system.cpu3.commit.refs                      16389257                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42596807                       # Number of Instructions Simulated
system.cpu3.committedOps                     43416672                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.676444                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.676444                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178699904                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               856016                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9954201                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82993730                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17692688                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40156773                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2197756                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               927877                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2339080                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20598660                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 14086025                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221860860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               589688                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      93067338                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6094270                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085189                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16178187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11535833                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.384896                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         241086201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.398165                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.891347                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184525002     76.54%     76.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32766997     13.59%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15548132      6.45%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4453131      1.85%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  915081      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2242008      0.93%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  578307      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31159      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26384      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           241086201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         712207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2237089                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13673758                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220393                       # Inst execution rate
system.cpu3.iew.exec_refs                    18663509                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5396112                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156913486                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20226361                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1968569                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1338493                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8178365                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72984174                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13267397                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1840887                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53290722                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                698782                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2487430                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2197756                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4026939                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        38091                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          199670                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14626                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2172                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1899                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8392284                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3623185                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2172                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       793129                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1443960                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26281699                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52354792                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787568                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20698632                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216522                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52381651                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68632241                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32670847                       # number of integer regfile writes
system.cpu3.ipc                              0.176167                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176167                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639616      2.97%      2.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34176984     61.99%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14589433     26.46%     91.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4725430      8.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55131609                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     913131                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016563                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137070     15.01%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                677790     74.23%     89.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98269     10.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54405110                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         352326154                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52354780                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        102552686                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67084730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55131609                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5899444                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29567501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63630                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3439739                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20679497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    241086201                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228680                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655006                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          205040173     85.05%     85.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24123546     10.01%     95.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7485226      3.10%     98.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2634272      1.09%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1283401      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             241503      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             181910      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              67144      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29026      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      241086201                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228007                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12650842                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2319750                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20226361                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8178365                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    240                       # number of misc regfile reads
system.cpu3.numCycles                       241798408                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1506965670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165313484                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610139                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3892260                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20460218                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                808139                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 9990                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98165455                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77598067                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49640333                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 38895971                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8811892                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2197756                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14193538                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22030194                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98165443                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25234                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8616649                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   308364493                       # The number of ROB reads
system.cpu3.rob.rob_writes                  151069804                       # The number of ROB writes
system.cpu3.timesIdled                          16723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2296289                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               602258                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3190119                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              22865                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                752952                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5341445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10601203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       633630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       133919                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52946359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4897495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106266035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5031414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2534551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3038078                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2221587                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1033                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            518                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2804799                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2804775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2534551                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15940528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15940528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    536153856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               536153856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1411                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5341537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5341537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5341537                       # Request fanout histogram
system.membus.respLayer1.occupancy        28340557592                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24074911272                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5988374805.555555                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33682098363.494682                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267929731500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119849940500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 754535225500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11911510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11911510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11911510                       # number of overall hits
system.cpu2.icache.overall_hits::total       11911510                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        51818                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         51818                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        51818                       # number of overall misses
system.cpu2.icache.overall_misses::total        51818                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1532286000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1532286000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1532286000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1532286000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11963328                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11963328                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11963328                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11963328                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004331                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004331                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004331                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004331                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 29570.535335                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29570.535335                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 29570.535335                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29570.535335                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        40122                       # number of writebacks
system.cpu2.icache.writebacks::total            40122                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        11664                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11664                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        11664                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11664                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        40154                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        40154                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        40154                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        40154                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1150227000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1150227000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1150227000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1150227000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003356                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003356                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003356                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003356                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 28645.390248                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28645.390248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 28645.390248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28645.390248                       # average overall mshr miss latency
system.cpu2.icache.replacements                 40122                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11911510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11911510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        51818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        51818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1532286000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1532286000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11963328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11963328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004331                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004331                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 29570.535335                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29570.535335                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        11664                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11664                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        40154                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        40154                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1150227000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1150227000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 28645.390248                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28645.390248                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987329                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11809695                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            40122                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           294.344624                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        342556000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987329                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23966810                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23966810                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13614741                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13614741                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13614741                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13614741                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2550273                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2550273                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2550273                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2550273                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 343946047864                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 343946047864                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 343946047864                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 343946047864                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16165014                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16165014                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16165014                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16165014                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.157765                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.157765                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.157765                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157765                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134866.364450                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134866.364450                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134866.364450                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134866.364450                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2141855                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       375095                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            34253                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4339                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.530435                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.447338                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1013101                       # number of writebacks
system.cpu2.dcache.writebacks::total          1013101                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1944593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1944593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1944593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1944593                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605680                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605680                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70674536094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70674536094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70674536094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70674536094                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037469                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116686.263529                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116686.263529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116686.263529                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116686.263529                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1013101                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11018856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11018856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1494391                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1494391                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 163026728000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 163026728000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12513247                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12513247                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109092.418249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109092.418249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1197843                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1197843                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296548                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296548                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31700135500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31700135500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106897.148185                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106897.148185                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2595885                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2595885                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1055882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1055882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 180919319864                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 180919319864                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.289143                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.289143                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171344.259931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171344.259931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       746750                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       746750                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38974400594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38974400594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084653                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084653                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126076.888171                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126076.888171                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4635000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4635000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.326568                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.326568                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26186.440678                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26186.440678                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.099631                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.099631                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5620.370370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5620.370370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1389000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1389000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.464935                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.464935                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7759.776536                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7759.776536                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1246000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1246000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         7120                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         7120                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       345500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       345500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       313500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       313500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400494                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400494                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419145                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419145                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44951908500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44951908500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819639                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819639                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511378                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511378                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107246.677164                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107246.677164                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419145                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419145                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44532763500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44532763500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511378                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511378                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106246.677164                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106246.677164                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.789059                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15040540                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024627                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.679039                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        342567500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.789059                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.899658                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899658                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34995814                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34995814                       # Number of data accesses
system.cpu3.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5578787477.777778                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32573079682.768272                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267929713000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   121248856500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 753136309500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14052697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14052697                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14052697                       # number of overall hits
system.cpu3.icache.overall_hits::total       14052697                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        33328                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         33328                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        33328                       # number of overall misses
system.cpu3.icache.overall_misses::total        33328                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    992829500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    992829500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    992829500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    992829500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14086025                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14086025                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14086025                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14086025                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002366                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002366                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002366                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002366                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29789.651344                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29789.651344                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29789.651344                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29789.651344                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          783                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   111.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        26496                       # number of writebacks
system.cpu3.icache.writebacks::total            26496                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6800                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6800                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6800                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6800                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        26528                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        26528                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        26528                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        26528                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    777395000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    777395000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    777395000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    777395000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001883                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001883                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001883                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 29304.696924                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 29304.696924                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 29304.696924                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 29304.696924                       # average overall mshr miss latency
system.cpu3.icache.replacements                 26496                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14052697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14052697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        33328                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        33328                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    992829500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    992829500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14086025                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14086025                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002366                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002366                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29789.651344                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29789.651344                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6800                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6800                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        26528                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        26528                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    777395000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    777395000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001883                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001883                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 29304.696924                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 29304.696924                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987149                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13959904                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            26496                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           526.868357                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        349734000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987149                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28198578                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28198578                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14026875                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14026875                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14026875                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14026875                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2591547                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2591547                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2591547                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2591547                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 336576711777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 336576711777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 336576711777                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 336576711777                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16618422                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16618422                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16618422                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16618422                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155944                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155944                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155944                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155944                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129874.824488                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129874.824488                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129874.824488                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129874.824488                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2177477                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       500188                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            36226                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5760                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.108127                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.838194                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1023622                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023622                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1978850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1978850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1978850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1978850                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612697                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612697                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612697                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612697                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70014927256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70014927256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70014927256                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70014927256                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036869                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036869                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114273.331281                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114273.331281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114273.331281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114273.331281                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1023622                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11356029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11356029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1527302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1527302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 162767407500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 162767407500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12883331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12883331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118549                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118549                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106571.855141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106571.855141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1227606                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1227606                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299696                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299696                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31363012000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31363012000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023262                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023262                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104649.418077                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104649.418077                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2670846                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2670846                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1064245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1064245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 173809304277                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 173809304277                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284931                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284931                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 163317.003394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 163317.003394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       751244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       751244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313001                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313001                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38651915256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38651915256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083800                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083800                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123488.152613                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123488.152613                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5266500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5266500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.380531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.380531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24495.348837                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24495.348837                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          134                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.143363                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.143363                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6388.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6388.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1145500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1145500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.445055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.445055                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7070.987654                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7070.987654                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          156                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1008500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6464.743590                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6464.743590                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       244500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       244500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       225500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       225500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396714                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396714                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422955                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422955                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45202966500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45202966500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819669                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819669                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516007                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106874.174558                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106874.174558                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44780011500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44780011500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516007                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105874.174558                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105874.174558                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.442117                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15459761                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1035402                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.931168                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        349745500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.442117                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.857566                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.857566                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35913470                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35913470                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1070528076.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3091681279.973230                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11291755000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   860468301000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13916865000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143427598                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143427598                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143427598                       # number of overall hits
system.cpu0.icache.overall_hits::total      143427598                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28628037                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28628037                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28628037                       # number of overall misses
system.cpu0.icache.overall_misses::total     28628037                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374071184998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374071184998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374071184998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374071184998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172055635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172055635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172055635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172055635                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166388                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166388                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166388                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166388                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13066.602680                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13066.602680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13066.602680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13066.602680                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1980                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27002131                       # number of writebacks
system.cpu0.icache.writebacks::total         27002131                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1625872                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1625872                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1625872                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1625872                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27002165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27002165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27002165                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27002165                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331280753499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331280753499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331280753499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331280753499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.156939                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.156939                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.156939                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.156939                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12268.673771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12268.673771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12268.673771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12268.673771                       # average overall mshr miss latency
system.cpu0.icache.replacements              27002131                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143427598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143427598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28628037                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28628037                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374071184998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374071184998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172055635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172055635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166388                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13066.602680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13066.602680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1625872                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1625872                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27002165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27002165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331280753499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331280753499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.156939                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.156939                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12268.673771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12268.673771                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170429482                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27002131                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.311705                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371113433                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371113433                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359189524                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359189524                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359189524                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359189524                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29098827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29098827                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29098827                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29098827                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 746002641733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 746002641733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 746002641733                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 746002641733                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388288351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388288351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388288351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388288351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.074941                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.074941                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.074941                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.074941                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25636.863016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25636.863016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25636.863016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25636.863016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2553628                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       182840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            48881                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2047                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.241730                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.320957                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22948069                       # number of writebacks
system.cpu0.dcache.writebacks::total         22948069                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6558449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6558449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6558449                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6558449                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22540378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22540378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22540378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22540378                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 369735742695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 369735742695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 369735742695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 369735742695                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058051                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058051                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16403.262745                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16403.262745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16403.262745                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16403.262745                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22948069                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254779700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254779700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23750471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23750471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 491980436000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 491980436000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278530171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278530171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20714.554924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20714.554924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4410142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4410142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19340329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19340329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 287795879500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 287795879500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14880.609296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14880.609296                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104409824                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104409824                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5348356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5348356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 254022205733                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 254022205733                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47495.380961                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47495.380961                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2148307                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2148307                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3200049                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3200049                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  81939863195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  81939863195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029155                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029155                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25605.815159                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25605.815159                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10688000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10688000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7922.905856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7922.905856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1317                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1317                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1354500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1354500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42328.125000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42328.125000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2769                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2769                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.063895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063895                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6468.253968                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6468.253968                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1035500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1035500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.063218                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.063218                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5537.433155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5537.433155                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402493                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402493                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45280716500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45280716500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819891                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819891                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509090                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108483.309695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108483.309695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44863318500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44863318500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509090                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107483.309695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107483.309695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959591                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382554088                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22957495                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.663581                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959591                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998737                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998737                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801186095                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801186095                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26940347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21684925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               31059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              100065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               33350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              102187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               21778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              108829                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49022540                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26940347                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21684925                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              31059                       # number of overall hits
system.l2.overall_hits::.cpu1.data             100065                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              33350                       # number of overall hits
system.l2.overall_hits::.cpu2.data             102187                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              21778                       # number of overall hits
system.l2.overall_hits::.cpu3.data             108829                       # number of overall hits
system.l2.overall_hits::total                49022540                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            912406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            910832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            914421                       # number of demand (read+write) misses
system.l2.demand_misses::total                4079562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61817                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262628                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5904                       # number of overall misses
system.l2.overall_misses::.cpu1.data           912406                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6804                       # number of overall misses
system.l2.overall_misses::.cpu2.data           910832                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4750                       # number of overall misses
system.l2.overall_misses::.cpu3.data           914421                       # number of overall misses
system.l2.overall_misses::total               4079562                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5394427943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142260200134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    610695938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112376755447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    697109924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111977859440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    481235925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111511374101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     485309658852                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5394427943                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142260200134                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    610695938                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112376755447                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    697109924                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111977859440                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    481235925                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111511374101                       # number of overall miss cycles
system.l2.overall_miss_latency::total    485309658852                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27002164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22947553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1012471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           40154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1013019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           26528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53102102                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27002164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22947553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1012471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          40154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1013019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          26528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53102102                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.169448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.899126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.179056                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.893644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076825                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.169448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.899126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.179056                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.893644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076825                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87264.473252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112669.923472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103437.658875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123165.296422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102455.897119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122940.190331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101312.826316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121947.521001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118961.216634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87264.473252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112669.923472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103437.658875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123165.296422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102455.897119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122940.190331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101312.826316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121947.521001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118961.216634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             510179                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23158                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.030357                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1064632                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3038078                       # number of writebacks
system.l2.writebacks::total                   3038078                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            492                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          12846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            899                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6417                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7526                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               36106                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           492                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         12846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           899                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6417                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7526                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              36106                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1249782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       906139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       904415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       906895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4043456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1249782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       906139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       904415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       906895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1328473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5371929                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4738521959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128843750254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    489686961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102824635582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    562694944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102434478093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    375797954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101875877205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 442145442952                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4738521959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128843750254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    489686961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102824635582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    562694944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102434478093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    375797954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101875877205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 118185538489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 560330981441                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.136461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.147059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.892792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.148937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.886289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.136461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.147059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.892792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.148937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.886289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77269.008708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103092.979619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97083.061261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113475.565649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95291.269094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113260.481187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95114.642875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112334.809658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109348.399723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77269.008708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103092.979619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97083.061261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113475.565649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95291.269094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113260.481187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95114.642875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112334.809658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88963.447875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104307.220263                       # average overall mshr miss latency
system.l2.replacements                       10237783                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6150548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6150548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6150548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6150548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46689879                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46689879                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46689879                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46689879                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1328473                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1328473                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 118185538489                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 118185538489                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88963.447875                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88963.447875                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  100                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                110                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1323500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1323500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.254902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.190476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.305556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.523810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16967.948718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12031.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1570500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       263000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       161000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       224000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2218500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.254902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.190476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.305556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.523810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20134.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20230.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.181818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.310345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.361702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.653846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       353500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       343500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1099500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.310345                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.361702                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.653846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20794.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20205.882353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2824596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            43772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2950400                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         789935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         675588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         675275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         680474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2821272                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  90703253550                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82045024510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81629435992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81538538032                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  335916252084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3614531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5771672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.218544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.943771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.941733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.939562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.488814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114823.692519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121442.394640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120883.249035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119826.088920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119065.532173                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2970                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3455                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       782597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       672618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       672262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       677019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2804496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  82301033598                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75077659063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74666500557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74499642067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 306544835285                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.216514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.939622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.937531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.934791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105164.003437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111620.056351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111067.560798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110040.696150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109304.786060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26940347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         31059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         33350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         21778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27026534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            79275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5394427943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    610695938                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    697109924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    481235925                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7183469730                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27002164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        40154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        26528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27105809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.169448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.179056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87264.473252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103437.658875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102455.897119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101312.826316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90614.566131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          492                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          860                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          899                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          799                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3050                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3951                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        76225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4738521959                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    489686961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    562694944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    375797954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6166701818                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.136461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.147059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.148937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77269.008708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97083.061261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95291.269094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95114.642875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80901.302958                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18860329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        59814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        60406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        65057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19045606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       472693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       233947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1179015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51556946584                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30331730937                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30348423448                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29972836069                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 142209937038                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19333022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20224621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.798356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.795900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.782421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109070.679244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128080.344133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128836.856676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128118.061223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120617.580809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3297                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       467185                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       233521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       232153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       229876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1162735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46542716656                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27746976519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27767977536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27376235138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129433905849                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.787241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.784399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.768806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99623.739324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118820.048385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119610.677165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 119091.315048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111318.491186                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               278                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          155                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          141                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             710                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3560494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       983996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       786495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1122495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6453480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          396                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          207                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          193                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           988                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.621212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.811594                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.807292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.730570                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.718623                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14473.552846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5857.119048                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5074.161290                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7960.957447                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9089.408451                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           76                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          634                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4095478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3216480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2923486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2605983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12841427                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.520202                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.748792                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.755208                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.663212                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.641700                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19880.961165                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20751.483871                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20161.972414                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20359.242188                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20254.616719                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999882                       # Cycle average of tags in use
system.l2.tags.total_refs                   107202661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10238135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.470917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.390675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.690784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.070879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.130519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.129481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.025185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.195366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.298166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.301534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 857789095                       # Number of tag accesses
system.l2.tags.data_accesses                857789095                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3924736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      79995072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        322816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57998400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        377920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      57887872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        252864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58045504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     82911680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          341716864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3924736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       322816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       377920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       252864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4878336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    194436992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       194436992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1249923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         906225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         904498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         906961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1295495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5339326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3038078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3038078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4488567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91487225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           369192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66330494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           432212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66204087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           289191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66384365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     94822835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390808167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4488567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       369192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       432212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       289191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5579161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222369957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222369957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222369957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4488567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91487225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          369192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66330494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          432212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66204087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          289191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66384365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     94822835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613178124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2991779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1192492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    901512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    899708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    900649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1294116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003385260750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10170260                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2818436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5339326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3038078                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5339326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3038078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  74625                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46299                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            282943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            264065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            302764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            787534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            295484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            301463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            287725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            369293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           326778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           253745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           269194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           261191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           314962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           212334                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 251720870828                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26323505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            350434014578                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47812.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66562.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2533626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1601038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5339326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3038078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1172178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1228411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  968632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  566785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  158926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  150321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  147238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  128656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  109306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 100060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 124739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  70090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  36793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 195032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 202640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 205011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 208597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 205423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4121777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.199914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.666791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.225177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3015434     73.16%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       703949     17.08%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125386      3.04%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68213      1.65%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47209      1.15%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33704      0.82%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24211      0.59%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17086      0.41%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86585      2.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4121777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.451373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.318346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.792315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185035    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.671108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172229     93.08%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              824      0.45%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7977      4.31%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2653      1.43%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              840      0.45%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              285      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336940864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4776000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191472320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               341716864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            194436992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       385.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  874385062000                       # Total gap between requests
system.mem_ctrls.avgGap                     104374.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3924736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76319488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       322816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57696768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       377920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     57581312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       252864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     57641536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     82823424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191472320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4488566.540937863290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87283603.345118954778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 369191.990615266201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 65985529.310775153339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 432212.272914977570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 65853486.814528137445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 289190.633410173818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 65922362.639898672700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 94721899.707982912660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218979378.248052299023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1249923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       906225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       904498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       906961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1295495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3038078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2193389962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77237299886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    276022779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64867809578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    312449968                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64548713070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    208675173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63905422898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  76884231264                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21091687697715                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35767.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61793.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54722.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71580.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52912.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71364.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52815.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70461.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59347.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6942444.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15272674200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8117588490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17215796640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8266767840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69022842720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150969597510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     208631611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       477496878600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.094441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 540462444457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29197480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 304725241543                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14156920680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7524555225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20374168500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7350193260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69022842720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     245158341780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     129314773920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       492901796085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.712441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 333283416693                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29197480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 511904269307                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6079329423.387096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33946583061.225174                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        68500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267929662500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120548317500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 753836848500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13651987                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13651987                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13651987                       # number of overall hits
system.cpu1.icache.overall_hits::total       13651987                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        44403                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         44403                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        44403                       # number of overall misses
system.cpu1.icache.overall_misses::total        44403                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1281563999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1281563999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1281563999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1281563999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13696390                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13696390                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13696390                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13696390                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003242                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003242                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003242                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003242                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28862.103889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28862.103889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28862.103889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28862.103889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          367                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.777778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36931                       # number of writebacks
system.cpu1.icache.writebacks::total            36931                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7440                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7440                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36963                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36963                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36963                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1033267499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1033267499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1033267499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1033267499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002699                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002699                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002699                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27954.102724                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27954.102724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27954.102724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27954.102724                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36931                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13651987                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13651987                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        44403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        44403                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1281563999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1281563999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13696390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13696390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28862.103889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28862.103889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36963                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1033267499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1033267499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002699                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002699                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27954.102724                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27954.102724                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985239                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13518929                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36931                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           366.059110                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335499000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985239                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999539                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999539                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27429743                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27429743                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13655118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13655118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13655118                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13655118                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2532773                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2532773                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2532773                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2532773                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 343447182653                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 343447182653                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 343447182653                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 343447182653                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16187891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16187891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16187891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16187891                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156461                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156461                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156461                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156461                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 135601.249166                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135601.249166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 135601.249166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135601.249166                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2149856                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260934                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34276                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3128                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.721905                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.418798                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1012504                       # number of writebacks
system.cpu1.dcache.writebacks::total          1012504                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1926437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1926437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1926437                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1926437                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       606336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       606336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       606336                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       606336                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70962299886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70962299886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70962299886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70962299886                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037456                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037456                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037456                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037456                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117034.614283                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117034.614283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117034.614283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117034.614283                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1012504                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11047189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11047189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1475527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1475527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 159039658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 159039658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12522716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12522716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107784.986991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107784.986991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1178274                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1178274                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31689301500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31689301500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106607.171332                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106607.171332                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2607929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2607929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1057246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1057246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 184407524153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 184407524153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288457                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288457                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 174422.531892                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174422.531892                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       748163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       748163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39272998386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39272998386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127062.951977                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127062.951977                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          363                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          363                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329020                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329020                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27567.415730                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27567.415730                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.107209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.107209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6741.379310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6741.379310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1069000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1069000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440318                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440318                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6439.759036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6439.759036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       937000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419098                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419098                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5930.379747                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5930.379747                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402383                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402383                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417256                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417256                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45034892500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45034892500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819639                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819639                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107931.084274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107931.084274                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417256                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417256                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44617636500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44617636500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106931.084274                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106931.084274                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.083667                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15081793                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1023396                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.737006                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335510500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.083667                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.940115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.940115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35040320                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35040320                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 874385166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47333048                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9188626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46952401                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7199705                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2357298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1133                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           599                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1732                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5812727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5812727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27105809                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20227243                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          988                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81006458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68854119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       110857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3049080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       120430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3051449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        79552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3083014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159354959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3456274816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2937319552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4729216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129597952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5137664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129671104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3393536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130999360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6797123200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12640222                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197237248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         65751554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60249830     91.63%     91.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5159059      7.85%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113425      0.17%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 179941      0.27%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  49299      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           65751554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106242975414                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1538300255                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          60758275                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1554448867                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40248931                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34438734729                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40504297810                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1536478175                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55971769                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               987793962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 399085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748008                       # Number of bytes of host memory used
host_op_rate                                   400787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2881.94                       # Real time elapsed on the host
host_tick_rate                               39351484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150141839                       # Number of instructions simulated
sim_ops                                    1155046688                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113409                       # Number of seconds simulated
sim_ticks                                113408796000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.022862                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10380519                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12067163                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1264565                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18301091                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1146422                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1453419                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          306997                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23363625                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6230                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3595                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1035460                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8976522                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1107609                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34109025                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37925696                       # Number of instructions committed
system.cpu0.commit.committedOps              38369454                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    215800370                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.820093                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199162476     92.29%     92.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8575119      3.97%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2919516      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2364553      1.10%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       747488      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       614509      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       225425      0.10%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        83675      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1107609      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    215800370                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049874                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36611376                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8215819                       # Number of loads committed
system.cpu0.commit.membars                     666239                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666546      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28151744     73.37%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8219182     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232932      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38369454                       # Class of committed instruction
system.cpu0.commit.refs                       9452412                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37925696                       # Number of Instructions Simulated
system.cpu0.committedOps                     38369454                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.956547                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.956547                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167735271                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               229502                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7890572                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78155922                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15262662                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35266220                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1036523                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               111861                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1657266                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23363625                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12953286                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201516357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               149702                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      92900144                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2531256                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103422                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18175793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11526941                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.411233                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         220957942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.435897                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.960208                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165561518     74.93%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                30954498     14.01%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17465358      7.90%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2715366      1.23%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1050261      0.48%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1713227      0.78%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  970875      0.44%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  523450      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3389      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           220957942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1000                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     713                       # number of floating regfile writes
system.cpu0.idleCycles                        4948233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1063593                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13049404                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.256750                       # Inst execution rate
system.cpu0.iew.exec_refs                    13860531                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1496447                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49543634                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15128308                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            439649                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1007138                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2061751                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72433750                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12364084                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           681255                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58001517                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                438803                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4156707                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1036523                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4943706                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       110044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28871                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1881                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6912489                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       825158                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           472                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       472891                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        590702                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44887041                       # num instructions consuming a value
system.cpu0.iew.wb_count                     56988604                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720444                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32338598                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.252267                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57036608                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76362471                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42968432                       # number of integer regfile writes
system.cpu0.ipc                              0.167883                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.167883                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667265      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43838616     74.70%     75.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28197      0.05%     75.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70242      0.12%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 43      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12579147     21.44%     97.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1498151      2.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            319      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58682771                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1192                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2345                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1103                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1389                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     120239                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002049                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  69043     57.42%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44751     37.22%     94.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6390      5.31%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               23      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58134553                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         338459100                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56987501                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106497050                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  70964231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58682771                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1469519                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34064299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            17721                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        574319                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21563729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    220957942                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.265583                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185554437     83.98%     83.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20473855      9.27%     93.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9785267      4.43%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3052803      1.38%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1462112      0.66%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             297855      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             216933      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              76788      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              37892      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      220957942                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.259766                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1197516                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          618978                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15128308                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2061751                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1927                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       225906175                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      911486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60069416                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28244563                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3139380                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16406380                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3453805                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                93443                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101299023                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75031185                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55770681                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35228086                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                888526                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1036523                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7916431                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27526123                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1149                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101297874                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100301106                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            500829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8182262                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        499355                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   287162660                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150128710                       # The number of ROB writes
system.cpu0.timesIdled                         178596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  719                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.535411                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9644203                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10893046                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1174314                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16794811                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1162967                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1212418                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           49451                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21319979                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1372                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           947                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           972138                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8015906                       # Number of branches committed
system.cpu1.commit.bw_lim_events               985353                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         858324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31497439                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32893096                       # Number of instructions committed
system.cpu1.commit.committedOps              33321399                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193312065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172371                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.808620                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178845175     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7466262      3.86%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2567539      1.33%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2019440      1.04%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       658336      0.34%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       541181      0.28%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       161787      0.08%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66992      0.03%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       985353      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193312065                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              839302                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31668527                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7082687                       # Number of loads committed
system.cpu1.commit.membars                     642403                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       642403      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24828397     74.51%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7083634     21.26%     97.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        766813      2.30%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33321399                       # Class of committed instruction
system.cpu1.commit.refs                       7850447                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32893096                       # Number of Instructions Simulated
system.cpu1.committedOps                     33321399                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.036208                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.036208                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            153736804                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               202470                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7183795                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70730437                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10709059                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31158469                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                972642                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15200                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1542993                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21319979                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12114667                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183944594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               162928                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      85332413                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                2349636                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.107379                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13000555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10807170                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.429779                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198119967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.443750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.950757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               146920918     74.16%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28676629     14.47%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16291020      8.22%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2568242      1.30%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  886276      0.45%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1649641      0.83%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  732025      0.37%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  394802      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198119967                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         429609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              995943                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11619055                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256527                       # Inst execution rate
system.cpu1.iew.exec_refs                    11645720                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    841173                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               48848716                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13523383                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            397114                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1306466                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1351061                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64777973                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10804547                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           595032                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50933337                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                436582                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3538629                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                972642                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4316082                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        87940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             176                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6440696                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       583301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            35                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       472459                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        523484                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40584354                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50063625                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712049                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28898053                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252147                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50105458                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67315028                       # number of integer regfile reads
system.cpu1.int_regfile_writes               37972264                       # number of integer regfile writes
system.cpu1.ipc                              0.165667                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165667                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           642880      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39049108     75.78%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10994738     21.34%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             841447      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51528369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      80310                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001559                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  61494     76.57%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     76.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 18782     23.39%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50965799                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         301265547                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50063625                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96234581                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63365561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51528369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1412412                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31456574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8532                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        554088                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20585581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198119967                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260087                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.720183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167230186     84.41%     84.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17670288      8.92%     93.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8594756      4.34%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2739896      1.38%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1367496      0.69%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             255457      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             163143      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67206      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31539      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198119967                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259524                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1142880                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          594135                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13523383                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1351061                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    477                       # number of misc regfile reads
system.cpu1.numCycles                       198549576                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    28156213                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               58568393                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24530525                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3043594                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11771204                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3040633                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               103836                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91605362                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67570863                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50293561                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31118125                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                798351                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                972642                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7291717                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25763036                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91605362                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88397886                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            429838                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7777961                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        429813                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257142924                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134461300                       # The number of ROB writes
system.cpu1.timesIdled                           4760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.897861                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8712322                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9800373                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1087713                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15855627                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1005774                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1017575                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11801                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20146333                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1511                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           986                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           951859                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7868840                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1007286                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         829471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30882869                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32283592                       # Number of instructions committed
system.cpu2.commit.committedOps              32697440                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    183845563                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.177853                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.828209                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    169894265     92.41%     92.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7048104      3.83%     96.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2531973      1.38%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2003225      1.09%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       618477      0.34%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       480745      0.26%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       190622      0.10%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        70866      0.04%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1007286      0.55%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    183845563                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              808910                       # Number of function calls committed.
system.cpu2.commit.int_insts                 31064697                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6958862                       # Number of loads committed
system.cpu2.commit.membars                     620712                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       620712      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24357356     74.49%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             66      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6959848     21.29%     97.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        759362      2.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32697440                       # Class of committed instruction
system.cpu2.commit.refs                       7719210                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32283592                       # Number of Instructions Simulated
system.cpu2.committedOps                     32697440                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.854485                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.854485                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            146394878                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               136069                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6849274                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68687566                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 9964435                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 29699241                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                952380                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                11891                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1563074                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20146333                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11210212                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    175476317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               116873                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      81704602                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2176468                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.106592                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12009443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9718096                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.432291                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         188574008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.446023                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.949050                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               139576952     74.02%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27124577     14.38%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16106293      8.54%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2290395      1.21%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  918914      0.49%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1483329      0.79%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  707495      0.38%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  365622      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     431      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           188574008                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         429793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              974634                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11454973                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.265183                       # Inst execution rate
system.cpu2.iew.exec_refs                    11460791                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    839053                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               48209016                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13266952                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            372985                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           824979                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1355100                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63538512                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10621738                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           635528                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50120612                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                431582                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3747471                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                952380                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4511137                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        87373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             198                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6308090                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       594752                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            37                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       519922                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        454712                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39729552                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49175647                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.713264                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 28337655                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.260183                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49223696                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                66185659                       # number of integer regfile reads
system.cpu2.int_regfile_writes               37261502                       # number of integer regfile writes
system.cpu2.ipc                              0.170809                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.170809                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           621207      1.22%      1.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38476895     75.81%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  99      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10818641     21.31%     98.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             839202      1.65%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50756140                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      86107                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001696                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60357     70.10%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     70.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25731     29.88%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   19      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50221040                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         290181493                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49175647                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         94379619                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  62215164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50756140                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1323348                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30841072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             9098                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        493877                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20019581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    188574008                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.269158                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.738841                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158411908     84.01%     84.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17225522      9.13%     93.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8316962      4.41%     97.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2620793      1.39%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1391446      0.74%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             305954      0.16%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             203594      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              65435      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32394      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      188574008                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.268546                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1115036                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          612150                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13266952                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1355100                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    495                       # number of misc regfile reads
system.cpu2.numCycles                       189003801                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    37701789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57996316                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24060371                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2916285                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                10963190                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3045808                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               100043                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89377198                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65911430                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49272679                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 29747108                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                796856                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                952380                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7185133                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25212308                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89377198                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      81729881                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            422054                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7528531                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        422078                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   246415856                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131913996                       # The number of ROB writes
system.cpu2.timesIdled                           4804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.844239                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8353800                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9195740                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1031672                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13496883                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            806378                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         820693                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14315                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17558653                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1361                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1010                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           902801                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6925285                       # Number of branches committed
system.cpu3.commit.bw_lim_events               946017                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         676320                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27478362                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28529510                       # Number of instructions committed
system.cpu3.commit.committedOps              28866811                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    151241265                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.190866                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.855587                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    138709108     91.71%     91.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6494312      4.29%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2250666      1.49%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1822262      1.20%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       500671      0.33%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       349455      0.23%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        95132      0.06%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        73642      0.05%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       946017      0.63%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    151241265                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              593263                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27351146                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6062836                       # Number of loads committed
system.cpu3.commit.membars                     505900                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       505900      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21575185     74.74%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             54      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6063846     21.01%     97.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        721730      2.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28866811                       # Class of committed instruction
system.cpu3.commit.refs                       6785576                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28529510                       # Number of Instructions Simulated
system.cpu3.committedOps                     28866811                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.462593                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.462593                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            116596602                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               129491                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6639590                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61413133                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8932242                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27658818                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                903295                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14138                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1372494                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17558653                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10644627                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    143086542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               156238                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72960888                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2064332                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112667                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11344743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9160178                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.468163                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         155463451                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.475600                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.902324                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109870247     70.67%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25571698     16.45%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15812610     10.17%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2205771      1.42%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  586465      0.38%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1032070      0.66%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   74546      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  309591      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     453      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           155463451                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         381644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              927704                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10305685                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.287128                       # Inst execution rate
system.cpu3.iew.exec_refs                     9961816                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    814391                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41256033                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11576376                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            283716                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1144324                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1317201                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56308379                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9147425                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           644259                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44747529                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383419                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3284776                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                903295                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3947323                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        51131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             233                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5513540                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       594461                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       490722                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        436982                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34204415                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43915882                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.729552                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24953897                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.281792                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43959128                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59101498                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33070383                       # number of integer regfile writes
system.cpu3.ipc                              0.183063                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183063                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           506373      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34752807     76.56%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  75      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9317273     20.53%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815164      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45391788                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      87382                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001925                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68374     78.25%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     78.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 18980     21.72%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   28      0.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44972797                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         246350235                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43915882                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83749972                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55241714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45391788                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1066665                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27441568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            15826                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        390345                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17031072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    155463451                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.291977                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.767216                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          128503883     82.66%     82.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15406673      9.91%     92.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7472125      4.81%     97.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2321700      1.49%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1109062      0.71%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             376426      0.24%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             188025      0.12%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              55219      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30338      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      155463451                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.291262                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1091067                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          627236                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11576376                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1317201                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    473                       # number of misc regfile reads
system.cpu3.numCycles                       155845095                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    70860209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               50062795                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21179570                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2412400                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9888158                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2757828                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                99816                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79527547                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58875122                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43665308                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27623448                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                823358                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                903295                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6427718                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22485738                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79527547                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60558037                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            294655                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6161999                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        294662                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   206638458                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116937988                       # The number of ROB writes
system.cpu3.timesIdled                           4661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           330789                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                62691                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              546830                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 91046                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5207969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9876249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1431676                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       522809                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5609047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4020583                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12230993                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4543392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5131191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       651181                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4022161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5555                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7230                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58930                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58836                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5131192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15066276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15066276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    373837312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               373837312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5202907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5202907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5202907                       # Request fanout histogram
system.membus.respLayer1.occupancy        27791352109                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13826252790                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                570                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    66108524.475524                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   151350398.334140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          286    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    605483500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94501758000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  18907038000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11204223                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11204223                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11204223                       # number of overall hits
system.cpu2.icache.overall_hits::total       11204223                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5989                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5989                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5989                       # number of overall misses
system.cpu2.icache.overall_misses::total         5989                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    392492500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    392492500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    392492500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    392492500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11210212                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11210212                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11210212                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11210212                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000534                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000534                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000534                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000534                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65535.565203                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65535.565203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65535.565203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65535.565203                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          812                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    54.133333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5650                       # number of writebacks
system.cpu2.icache.writebacks::total             5650                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          339                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5650                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5650                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5650                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5650                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    365805000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    365805000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    365805000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    365805000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64744.247788                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64744.247788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64744.247788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64744.247788                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5650                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11204223                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11204223                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5989                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5989                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    392492500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    392492500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11210212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11210212                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000534                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000534                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65535.565203                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65535.565203                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5650                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5650                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    365805000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    365805000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64744.247788                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64744.247788                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11351842                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5682                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1997.860260                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22426074                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22426074                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8513948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8513948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8513948                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8513948                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2200481                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2200481                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2200481                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2200481                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 183869838987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 183869838987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 183869838987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 183869838987                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10714429                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10714429                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10714429                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10714429                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205375                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83558.930519                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83558.930519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83558.930519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83558.930519                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7691265                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          410                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           124114                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.969359                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   136.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1452736                       # number of writebacks
system.cpu2.dcache.writebacks::total          1452736                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       741455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       741455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       741455                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       741455                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1459026                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1459026                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1459026                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1459026                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 131265662497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 131265662497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 131265662497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 131265662497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136174                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136174                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136174                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136174                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89968.007765                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89968.007765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89968.007765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89968.007765                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1452736                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8159569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8159569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2002776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2002776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 164674761500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 164674761500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10162345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10162345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197078                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197078                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82223.254872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82223.254872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       558371                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       558371                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1444405                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1444405                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 129523730000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 129523730000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142133                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142133                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89672.723371                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89672.723371                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197705                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197705                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19195077487                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19195077487                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552084                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552084                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.358107                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.358107                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97089.489325                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97089.489325                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183084                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183084                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14621                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14621                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1741932497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1741932497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119139.080569                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119139.080569                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       206630                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       206630                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1035                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1035                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     25091500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25091500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       207665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       207665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24242.995169                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24242.995169                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          870                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          870                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004189                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004189                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15854.022989                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15854.022989                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       205254                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       205254                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1962                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1962                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29946500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29946500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       207216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       207216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009468                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009468                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15263.251784                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15263.251784                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1951                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1951                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     28075500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28075500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009415                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009415                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14390.312660                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14390.312660                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1015500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1015500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       935500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       935500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          322                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            322                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          664                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          664                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9827000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9827000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          986                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          986                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.673428                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.673428                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14799.698795                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14799.698795                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          664                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          664                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9163000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9163000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.673428                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.673428                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13799.698795                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13799.698795                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.490785                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10390386                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1458904                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.122049                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.490785                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984087                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984087                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23719469                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23719469                       # Number of data accesses
system.cpu3.numPwrStateTransitions                644                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          323                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    109865044.891641                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   278760047.822384                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          323    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1273336500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            323                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77922386500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35486409500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10638655                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10638655                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10638655                       # number of overall hits
system.cpu3.icache.overall_hits::total       10638655                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5972                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5972                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5972                       # number of overall misses
system.cpu3.icache.overall_misses::total         5972                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    369041500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    369041500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    369041500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    369041500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10644627                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10644627                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10644627                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10644627                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000561                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000561                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000561                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000561                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61795.294709                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61795.294709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61795.294709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61795.294709                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          883                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.473684                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5732                       # number of writebacks
system.cpu3.icache.writebacks::total             5732                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          240                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5732                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5732                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5732                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    350255500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    350255500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    350255500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    350255500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61105.286113                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61105.286113                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61105.286113                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61105.286113                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5732                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10638655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10638655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5972                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    369041500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    369041500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10644627                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10644627                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000561                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61795.294709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61795.294709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          240                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5732                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    350255500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    350255500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61105.286113                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61105.286113                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10763708                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5764                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1867.402498                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21294986                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21294986                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7451891                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7451891                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7451891                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7451891                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1923353                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1923353                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1923353                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1923353                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 161806811490                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 161806811490                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 161806811490                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 161806811490                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9375244                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9375244                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9375244                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9375244                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205152                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205152                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205152                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205152                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84127.464636                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84127.464636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84127.464636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84127.464636                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4999036                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4990                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            76314                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             55                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.506146                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.727273                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1160914                       # number of writebacks
system.cpu3.dcache.writebacks::total          1160914                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       756628                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       756628                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       756628                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       756628                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1166725                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1166725                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1166725                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1166725                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 105480929992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 105480929992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 105480929992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 105480929992                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124447                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124447                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124447                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124447                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90407.705322                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90407.705322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90407.705322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90407.705322                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1160914                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7097578                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7097578                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1724873                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1724873                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141999747500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141999747500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8822451                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8822451                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.195510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.195510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82324.755214                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82324.755214                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       572238                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       572238                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1152635                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1152635                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 103698195500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 103698195500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89966.203959                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89966.203959                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354313                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354313                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19807063990                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19807063990                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.359049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.359049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99793.752469                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99793.752469                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184390                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14090                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1782734492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1782734492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025489                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025489                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126524.804258                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126524.804258                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          903                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          903                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29924.141750                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29924.141750                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          727                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          727                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     11769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     11769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004294                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004294                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16188.445667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16188.445667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167379                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167379                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1496                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1496                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22129000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22129000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168875                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168875                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008859                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008859                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 14792.112299                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14792.112299                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1482                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1482                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20734000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20734000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008776                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008776                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 13990.553306                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13990.553306                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1095000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1095000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1008000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1008000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          682                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          682                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10522000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10522000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1010                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1010                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.675248                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.675248                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 15428.152493                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 15428.152493                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          682                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          682                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      9840000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      9840000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.675248                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.675248                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 14428.152493                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 14428.152493                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.785422                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8958748                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1167050                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.676405                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.785422                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20595930                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20595930                       # Number of data accesses
system.cpu0.numPwrStateTransitions                116                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           58                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7858137.931034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7337198.195349                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           58    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       441500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     22555500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             58                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112953024000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    455772000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12713494                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12713494                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12713494                       # number of overall hits
system.cpu0.icache.overall_hits::total       12713494                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       239791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        239791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       239791                       # number of overall misses
system.cpu0.icache.overall_misses::total       239791                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5860207500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5860207500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5860207500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5860207500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12953285                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12953285                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12953285                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12953285                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018512                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018512                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018512                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018512                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24438.813383                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24438.813383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24438.813383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24438.813383                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2507                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.814286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       219862                       # number of writebacks
system.cpu0.icache.writebacks::total           219862                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        19929                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        19929                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        19929                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        19929                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       219862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       219862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       219862                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       219862                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5193815000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5193815000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5193815000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5193815000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016973                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016973                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016973                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016973                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23623.068106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23623.068106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23623.068106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23623.068106                       # average overall mshr miss latency
system.cpu0.icache.replacements                219862                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12713494                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12713494                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       239791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       239791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5860207500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5860207500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12953285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12953285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018512                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018512                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24438.813383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24438.813383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        19929                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        19929                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       219862                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       219862                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5193815000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5193815000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23623.068106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23623.068106                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12933635                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           219894                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.817589                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26126432                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26126432                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10194943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10194943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10194943                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10194943                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2568713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2568713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2568713                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2568713                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 205590439689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 205590439689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 205590439689                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 205590439689                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12763656                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12763656                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12763656                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12763656                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.201252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.201252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.201252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.201252                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80036.360500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80036.360500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80036.360500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80036.360500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9002437                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2607                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147933                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.854826                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.673913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1717071                       # number of writebacks
system.cpu0.dcache.writebacks::total          1717071                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       846031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       846031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       846031                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       846031                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1722682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1722682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1722682                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1722682                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149307749097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149307749097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149307749097                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149307749097                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134968                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86671.683513                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86671.683513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86671.683513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86671.683513                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1717071                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9432553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9432553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2322445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2322445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 183945642000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 183945642000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11754998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11754998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.197571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.197571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79203.443784                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79203.443784                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       630415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       630415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1692030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1692030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146821414500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146821414500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86772.347122                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86772.347122                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       762390                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        762390                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       246268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       246268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21644797689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21644797689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87891.231053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87891.231053                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       215616                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       215616                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2486334597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2486334597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030389                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81114.922256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81114.922256                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       237665                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       237665                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34068000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34068000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.007131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.007131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19957.820738                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19957.820738                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          753                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          753                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     17776500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     17776500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003146                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23607.569721                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23607.569721                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3585                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3585                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     79196500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     79196500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224325                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224325                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015981                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015981                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22091.073919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22091.073919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     75624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     75624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015946                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015946                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21141.878669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21141.878669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        50000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        50000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        45000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          502                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          502                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10198000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10198000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3595                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3595                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.139638                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.139638                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20314.741036                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20314.741036                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          502                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          502                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9696000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9696000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.139638                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.139638                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19314.741036                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19314.741036                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974907                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12390486                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1720208                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.202900                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974907                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999216                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999216                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28182072                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28182072                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              189785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              271969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              191517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              148967                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1013676                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             189785                       # number of overall hits
system.l2.overall_hits::.cpu0.data             271969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1838                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205400                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1998                       # number of overall hits
system.l2.overall_hits::.cpu2.data             191517                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2202                       # number of overall hits
system.l2.overall_hits::.cpu3.data             148967                       # number of overall hits
system.l2.overall_hits::total                 1013676                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1443978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1322056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1259558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1010597                       # number of demand (read+write) misses
system.l2.demand_misses::total                5077151                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30078                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1443978                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3702                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1322056                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3652                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1259558                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3530                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1010597                       # number of overall misses
system.l2.overall_misses::total               5077151                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2499425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142973773497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    332297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131513949998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    332721500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 126398274498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    314908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 101707224495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     506072573988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2499425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142973773497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    332297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131513949998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    332721500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 126398274498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    314908000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 101707224495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    506072573988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          219863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1715947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1527456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1451075                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1159564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6090827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         219863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1715947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1527456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1451075                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1159564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6090827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.841505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.668231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.646372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.868017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.615841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.871532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.841505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.668231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.646372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.868017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.615841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.871532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83098.111577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99013.817037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89761.480281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99476.837591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91106.653888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100351.293468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89209.065156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100640.734630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99676.486673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83098.111577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99013.817037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89761.480281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99476.837591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91106.653888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100351.293468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89209.065156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100640.734630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99676.486673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1512                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        56                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             27                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    127176                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              651182                       # number of writebacks
system.l2.writebacks::total                    651182                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               36381                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              36381                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1434772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1313028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1250989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1003160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5040770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1434772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1313028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1250989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1003160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       168119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5208889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2197400001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128102575531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    255345001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 117865852043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    250259502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 113400324030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    242634001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  91253801533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453568191642                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2197400001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128102575531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    255345001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 117865852043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    250259502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 113400324030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    242634001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  91253801533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  12587621277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 466155812919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.836140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.550903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.507788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.862112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.498255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.865118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.836140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.550903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.507788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.862112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.498255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.865118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855202                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73139.395586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89284.273411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83664.810288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89766.442180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87228.826072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90648.538101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84955.882703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90966.347874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89979.941882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73139.395586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89284.273411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83664.810288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89766.442180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87228.826072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90648.538101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84955.882703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90966.347874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74873.281884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89492.368319                       # average overall mshr miss latency
system.l2.replacements                        9171675                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       702523                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           702523                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       702523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       702523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4510832                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4510832                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4510832                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4510832                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       168119                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         168119                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  12587621277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  12587621277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74873.281884                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74873.281884                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1514                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             453                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             511                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2711                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1680                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           688                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3177                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     45282000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10381500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     11901500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      5366500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     72931500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          506                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5888                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.525986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.541962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.573812                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.539526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.539572                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26953.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19368.470149                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17298.691860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19657.509158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22956.090652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1680                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          536                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          688                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     33655499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     10778000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13897500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5519000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     63849999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.525986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.541962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.573812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.537549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.539402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20033.035119                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20108.208955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20199.854651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20290.441176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20103.903967                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           769                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           519                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           376                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           247                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1911                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1990                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1050                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          645                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          477                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     43514500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     25230000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11462000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     94679000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1021                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          724                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.721276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.669216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.631734                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.658840                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.685329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21866.582915                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 24028.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22437.984496                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 24029.350105                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22748.438251                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1982                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1047                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          637                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          471                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4137                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     40098499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20914000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12953500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9855000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     83820999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.718376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.667304                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.623898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.650552                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.681212                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20231.331483                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19975.167144                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20335.164835                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20923.566879                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20261.300218                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7676                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2286008000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1713828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1695559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1752142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7447538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.743502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.974251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113522.769032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131217.249828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129729.112471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134614.474493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125624.755415                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          423                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        19714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2066289001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1583092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1564720000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1621647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6835748501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.727884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.973802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.878778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104813.279953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121263.309077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119773.423148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124646.195234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116169.272488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        189785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             195823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2499425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    332297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    332721500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    314908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3479351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       219863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         236785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.668231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.646372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.615841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.172992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83098.111577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89761.480281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91106.653888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89209.065156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84940.957473                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          650                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          783                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          674                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2197400001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    255345001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    250259502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    242634001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2945638505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.550903                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.507788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.498255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.163950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73139.395586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83664.810288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87228.826072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84955.882703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75877.450478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       265022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       191311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       148623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            810177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1423841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1308995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1246488                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       997581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4976905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140687765497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 129800121498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 124702714998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  99955082495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 495145684488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1688863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1514216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1437799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1146204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5787082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.870335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98808.620834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99160.135446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100043.253523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100197.460151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99488.675088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9022                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8563                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7431                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33799                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1415058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1299973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1237925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       990150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4943106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126036286530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 116282759543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 111835604030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  89632154533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 443786804636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.860986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.863851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89067.929746                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89450.134382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90341.179013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90523.814102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89778.937501                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                16                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        23000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        23000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.111111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.111111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        11500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        11500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999981                       # Cycle average of tags in use
system.l2.tags.total_refs                    11427362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9171757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.245929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.198373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.834855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.050687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.817297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.978161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.028430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.043342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.987077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.137770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.031048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99701397                       # Number of tag accesses
system.l2.tags.data_accesses                 99701397                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1922752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91825344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        195328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84033536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        183616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      80063360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64202368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      9552640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          332161728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1922752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       195328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       183616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       182784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2484480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41675584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41675584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1434771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1313024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1250990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1003162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       149260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5190027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       651181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             651181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16954170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        809684497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1722336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        740978998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1619063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        705971343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1611727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        566114537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     84231914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2928888585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16954170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1722336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1619063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1611727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21907295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      367481055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            367481055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      367481055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16954170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       809684497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1722336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       740978998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1619063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       705971343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1611727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       566114537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     84231914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3296369640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1417408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1303931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1242528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    993465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    146838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000420597750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9210133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             608277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5190028                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     651181                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5190028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   651181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47037                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4898                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            158887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            855515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            559371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            425627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            342998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            401817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           486481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           365432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           170915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           213445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37220                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156161848040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25714955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            252592929290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30364.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49114.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2851933                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5190028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               651181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  943845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1197123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1029130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  737091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  489223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  313631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  191088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  108657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   59115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  12211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2380045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.674421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.215465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.582097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1414379     59.43%     59.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       602956     25.33%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147252      6.19%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64526      2.71%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36641      1.54%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23453      0.99%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16051      0.67%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11432      0.48%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63355      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2380045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.052212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.043297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    190.527678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         31624     78.74%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3414      8.50%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2739      6.82%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          567      1.41%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          500      1.24%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          415      1.03%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          319      0.79%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          195      0.49%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          117      0.29%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           82      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           55      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           54      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           36      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           20      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.091353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.478558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38384     95.57%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              482      1.20%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              923      2.30%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              244      0.61%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               86      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              329151424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3010368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41361728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               332161792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41675584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2902.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2928.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    367.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113408876500                       # Total gap between requests
system.mem_ctrls.avgGap                      19415.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1922816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     90714112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       195328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83451584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       183616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79521792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       182784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63581760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      9397632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41361728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16954734.269465304911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 799886033.531296730042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1722335.540886969538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 735847543.959465026855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1619063.128048727289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 701195981.306423544884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1611726.836426338414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 560642227.433575749397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 82865106.865255847573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364713580.064812600613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1434771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1313024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1250990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1003162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       149260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       651181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    953785653                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68719049895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    127213512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63441503769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    129551268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  61534242843                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    122824262                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49686198718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   7878559370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2812683504262                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31746.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47895.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41682.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48317.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45155.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49188.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43005.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49529.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52784.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4319357.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9313344600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4950167640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16797421200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1885364820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8952231600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51326524950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        326640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93551695770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        824.906877                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    428292292                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3786900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109193603708                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7680169560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4082103135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19923527400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1488201120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8952231600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51279100950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        366576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93771910725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        826.848658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    540034547                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3786900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109081861453                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                550                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    51210672.101449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   106990072.352312                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          276    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    403559500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99274650500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  14134145500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12108760                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12108760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12108760                       # number of overall hits
system.cpu1.icache.overall_hits::total       12108760                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5907                       # number of overall misses
system.cpu1.icache.overall_misses::total         5907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    387190000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    387190000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    387190000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    387190000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12114667                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12114667                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12114667                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12114667                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000488                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000488                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65547.655324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65547.655324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65547.655324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65547.655324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          524                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.307692                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5540                       # number of writebacks
system.cpu1.icache.writebacks::total             5540                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          367                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          367                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5540                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5540                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    363173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    363173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    363173500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    363173500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65554.783394                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65554.783394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65554.783394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65554.783394                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5540                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12108760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12108760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    387190000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    387190000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12114667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12114667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65547.655324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65547.655324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          367                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    363173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    363173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65554.783394                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65554.783394                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12284321                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5572                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2204.652010                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24234874                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24234874                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8646828                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8646828                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8646828                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8646828                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2274162                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2274162                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2274162                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2274162                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188607100995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188607100995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188607100995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188607100995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10920990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10920990                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10920990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10920990                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208238                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208238                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208238                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208238                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82934.769377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82934.769377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82934.769377                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82934.769377                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7734841                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          452                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           125968                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.403221                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   150.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1528600                       # number of writebacks
system.cpu1.dcache.writebacks::total          1528600                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       739513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       739513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       739513                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       739513                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1534649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1534649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1534649                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1534649                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136673313996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136673313996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136673313996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136673313996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140523                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140523                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140523                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140523                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89058.354058                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89058.354058                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89058.354058                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89058.354058                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1528600                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8294205                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8294205                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2074469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2074469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 169209247000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 169209247000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10368674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10368674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81567.498478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81567.498478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       554173                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       554173                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1520296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1520296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 134919265000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 134919265000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88745.392345                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88745.392345                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       352623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        352623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19397853995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19397853995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97138.377384                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97138.377384                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1754048996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1754048996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122207.830837                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122207.830837                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       213889                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       213889                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          967                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          967                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27947000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27947000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       214856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       214856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28900.723888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28900.723888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          746                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          746                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003472                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16712.466488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16712.466488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212053                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212053                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2379                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2379                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44343000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44343000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       214432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011094                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011094                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18639.344262                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18639.344262                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2368                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2368                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42036000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42036000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011043                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011043                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17751.689189                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17751.689189                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       763000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       763000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       702000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       702000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          606                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          606                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9999000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9999000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          947                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          947                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.639916                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.639916                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data        16500                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total        16500                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          606                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          606                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9393000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9393000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.639916                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.639916                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data        15500                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total        15500                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.635773                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10612766                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1534641                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.915471                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.635773                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24237063                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24237063                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113408796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6049035                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5393572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8520493                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           272341                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8255                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68183                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        236785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5812254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       659587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5166539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4596994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4368553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3491334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18333773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28142336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219713152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       709120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    195587456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       723200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    185843712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       733696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    148510272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              779962944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9476083                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43379840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15578904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.464901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.767488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10099249     64.83%     64.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4447002     28.55%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 459506      2.95%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 415958      2.67%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 157188      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15578904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12211681316                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2196622287                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8874474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1757441039                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8946140                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2590995206                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         330025518                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2310533744                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8646624                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
