

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Nov 29 21:17:22 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        rsa_crt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    4|  1351|    5|  1352|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |- L1      |    0|  1347|        77|         41|          1| 0 ~ 32 |    yes   |
        +----------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|    4000|   4000|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    240|
|Register         |        -|      -|     337|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    4337|   4252|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       4|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+------+------+
    |           Instance          |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+--------------------------+---------+-------+------+------+
    |dut_mul_32s_32s_32_6_U2      |dut_mul_32s_32s_32_6      |        0|      4|     0|     0|
    |dut_mul_32s_32s_32_6_U3      |dut_mul_32s_32s_32_6      |        0|      4|     0|     0|
    |dut_urem_32ns_32ns_32_36_U1  |dut_urem_32ns_32ns_32_36  |        0|      0|  2000|  2000|
    |dut_urem_32ns_32ns_32_36_U4  |dut_urem_32ns_32ns_32_36  |        0|      0|  2000|  2000|
    +-----------------------------+--------------------------+---------+-------+------+------+
    |Total                        |                          |        0|      8|  4000|  4000|
    +-----------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_i_fu_109_p2  |   icmp   |      0|  0|  11|          32|           1|
    |ap_sig_111       |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  12|          33|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  78|         46|    1|         46|
    |p_i_phi_fu_84_p4     |  32|          2|   32|         64|
    |p_i_reg_81           |  32|          2|   32|         64|
    |strm_in_V_V_blk_n    |   1|          2|    1|          2|
    |strm_out_V_V_blk_n   |   1|          2|    1|          2|
    |tmp_V_fu_64          |  32|          2|   32|         64|
    |x_pn_i_phi_fu_93_p4  |  32|          2|   32|         64|
    |x_pn_i_reg_90        |  32|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 240|         60|  163|        370|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  45|   0|   45|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_1_reg_186_pp0_iter1  |   1|   0|    1|          0|
    |p_i_reg_81                            |  32|   0|   32|          0|
    |tmp_1_reg_186                         |   1|   0|    1|          0|
    |tmp_6_i_reg_207                       |  32|   0|   32|          0|
    |tmp_V_4_reg_166                       |  32|   0|   32|          0|
    |tmp_V_5_reg_171                       |  32|   0|   32|          0|
    |tmp_V_6_reg_176                       |  32|   0|   32|          0|
    |tmp_V_fu_64                           |  32|   0|   32|          0|
    |tmp_i_reg_182                         |   1|   0|    1|          0|
    |tmp_reg_190                           |  31|   0|   32|          1|
    |x_assign_1_reg_195                    |  32|   0|   32|          0|
    |x_pn_i_reg_90                         |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 337|   0|  338|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

