// Seed: 1652190551
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output wand  id_2,
    input  uwire id_3
);
  supply0 id_5;
  ;
  logic id_6;
  ;
  logic id_7, id_8;
  assign id_1 = id_8;
  assign id_5 = -1'b0;
  wire id_9, id_10, id_11;
  assign module_1.id_2 = 0;
endmodule
program module_1 #(
    parameter id_5 = 32'd12
) (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wand id_4,
    input tri0 _id_5,
    input wand id_6,
    output uwire id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    input supply0 id_11,
    output uwire id_12[-1 : id_5  .  find  ==  -1 'h0],
    input tri0 id_13,
    input wand id_14,
    output supply0 id_15,
    input wire id_16
    , id_18
);
  case (id_5)
    id_18: logic id_19;
  endcase
  module_0 modCall_1 (
      id_3,
      id_9,
      id_3,
      id_2
  );
endprogram
