INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Latches_FF/Latches_FF.srcs/sources_1/new/T_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF
WARNING: [VRFC 10-1315] redeclaration of ansi port Q is not allowed [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Latches_FF/Latches_FF.srcs/sources_1/new/T_FF.v:29]
