----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 00400103
ID.PC: 4
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00800183
ID.PC: 8
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 000000000100
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 00010
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: True
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00120213
ID.PC: 12
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 000000001000
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 00011
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: True
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 005202b3
ID.PC: 16
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 000000000001
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 00100
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 5
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
ID.nop: False
ID.Instr: 00519463
ID.PC: 20
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 00101
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 10
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00100
MEM.Rt: 0
MEM.Wrt_reg_addr: 00100
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 10
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 24
ID.nop: False
ID.Instr: 00c0056f
ID.PC: 24
EX.nop: False
EX.Read_data1: 10
EX.Read_data2: 0
EX.Imm: 000000001000
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: True
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00100
MEM.Rt: 00101
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 1
WB.Rs: 00100
WB.Rt: 0
WB.Wrt_reg_addr: 00100
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 28
ID.nop: False
ID.Instr: fe4118e3
ID.PC: 28
EX.nop: False
EX.Read_data1: 24
EX.Read_data2: 4
EX.Imm: 00000000000000001100
EX.Rs: None
EX.Rt: 0
EX.Wrt_reg_addr: 01010
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 11
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0010
MEM.nop: False
MEM.ALUresult: 10
MEM.Store_data: 0
MEM.Rs: 00011
MEM.Rt: 00101
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 32
ID.nop: False
ID.Instr: ffffffff
ID.PC: 32
EX.nop: False
EX.Read_data1: 5
EX.Read_data2: 0
EX.Imm: 1111111110000
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 01
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0110
MEM.nop: True
MEM.ALUresult: 28
MEM.Store_data: 0
MEM.Rs: None
MEM.Rt: 0
MEM.Wrt_reg_addr: 01010
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 10
WB.Rs: 00011
WB.Rt: 00101
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: None
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: None
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 1000
MEM.nop: False
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 00100
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 5
WB.Rs: 00010
WB.Rt: 00100
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: True
IF.PC: 0
ID.nop: True
ID.Instr: 0
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.is_load: 0
EX.alu_control: 0000
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
