

================================================================
== Vivado HLS Report for 'aescbc'
================================================================
* Date:           Thu Jun  8 09:29:42 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        aescbc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.50|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2543|    2|  2544|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_dataoutclr0  |   16|   16|         1|          -|          -|    16|    no    |
        |- loop_xorvreset    |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3            |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 4            |  350|  350|        50|          -|          -|     7|    no    |
        |- Loop 5            |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 6            |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 7            |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 8            |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 9            |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 10           |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 11           |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 12           |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 13           |   32|   32|         2|          -|          -|    16|    no    |
        |- loop_setiv        |   32|   32|         2|          -|          -|    16|    no    |
        |- loop_dataoutclr1  |   16|   16|         1|          -|          -|    16|    no    |
        |- loop_setkey       |   64|   64|         2|          -|          -|    32|    no    |
        |- loop_dataoutclr2  |   16|   16|         1|          -|          -|    16|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 34
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	17  / (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4)
	2  / (mode_read == 4)
	5  / (mode_read == 3)
	8  / (mode_read == 2)
	19  / (mode_read == 1)
	28  / (mode_read == 0)
2 --> 
	3  / (!tmp_7)
	4  / (tmp_7)
3 --> 
	2  / true
4 --> 
	4  / (!tmp_14)
	17  / (tmp_14)
5 --> 
	6  / (!tmp_6)
	7  / (tmp_6)
6 --> 
	5  / true
7 --> 
	7  / (!tmp_13)
	17  / (tmp_13)
8 --> 
	9  / (!tmp_5)
	10  / (tmp_5)
9 --> 
	8  / true
10 --> 
	11  / (!tmp_12)
	12  / (tmp_12)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / (!tmp_22)
	15  / (tmp_22)
14 --> 
	13  / true
15 --> 
	16  / (!tmp_27)
	17  / (tmp_27)
16 --> 
	15  / true
17 --> 
	18  / (mode_read == 2 & !tmp_30)
18 --> 
	17  / true
19 --> 
	20  / (!tmp_4)
	21  / (tmp_4)
20 --> 
	19  / true
21 --> 
	22  / (!tmp_11)
	23  / (tmp_11)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / (!tmp_21)
	26  / (tmp_21)
25 --> 
	24  / true
26 --> 
	27  / (!tmp_26)
	17  / (tmp_26)
27 --> 
	26  / true
28 --> 
	28  / (!tmp_3)
	29  / (tmp_3)
29 --> 
	30  / (!tmp_10)
	31  / (tmp_10)
30 --> 
	29  / true
31 --> 
	32  / (!tmp_i)
	33  / (tmp_i)
32 --> 
	31  / true
33 --> 
	34  / (!tmp_90_i)
	17  / (tmp_90_i)
34 --> 
	33  / true
* FSM state operations: 

 <State 1>: 2.88ns
ST_1: StgValue_35 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i3 %mode) nounwind, !map !37

ST_1: StgValue_36 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %data_in) nounwind, !map !43

ST_1: StgValue_37 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %data_out) nounwind, !map !49

ST_1: StgValue_38 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aescbc_str) nounwind

ST_1: mode_read (17)  [1/1] 1.00ns
:4  %mode_read = call i3 @_ssdm_op_Read.s_axilite.i3(i3 %mode) nounwind

ST_1: buf (18)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:21
:5  %buf = alloca [16 x i8], align 16

ST_1: empty (19)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %data_in, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_42 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([32 x i8]* %data_in, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_5 (21)  [1/1] 0.00ns
:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %data_out, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_44 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %data_out, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_45 (23)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:16
:10  call void (...)* @_ssdm_op_SpecInterface(i3 %mode, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_46 (24)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:17
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_47 (25)  [1/1] 1.88ns  loc: aescbc/src/aescbc.c:29
:12  switch i3 %mode_read, label %.loopexit [
    i3 0, label %.preheader15.preheader
    i3 1, label %.preheader13.preheader
    i3 2, label %.preheader9.preheader
    i3 3, label %.preheader4.preheader
    i3 -4, label %.preheader1.preheader
  ]

ST_1: StgValue_48 (27)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:91
.preheader1.preheader:0  br label %.preheader1

ST_1: StgValue_49 (59)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:81
.preheader4.preheader:0  br label %.preheader4

ST_1: StgValue_50 (91)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:61
.preheader9.preheader:0  br label %.preheader9

ST_1: StgValue_51 (171)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:45
.preheader13.preheader:0  br label %.preheader13

ST_1: StgValue_52 (236)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:33
.preheader15.preheader:0  br label %.preheader15


 <State 2>: 2.39ns
ST_2: i_11 (29)  [1/1] 0.00ns
.preheader1:0  %i_11 = phi i6 [ %i_18, %20 ], [ 0, %.preheader1.preheader ]

ST_2: tmp_7 (30)  [1/1] 1.94ns  loc: aescbc/src/aescbc.c:91
.preheader1:1  %tmp_7 = icmp eq i6 %i_11, -32

ST_2: empty_22 (31)  [1/1] 0.00ns
.preheader1:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: i_18 (32)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:91
.preheader1:3  %i_18 = add i6 %i_11, 1

ST_2: StgValue_57 (33)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:91
.preheader1:4  br i1 %tmp_7, label %.preheader.preheader, label %20

ST_2: tmp_9 (36)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:92
:1  %tmp_9 = zext i6 %i_11 to i64

ST_2: data_in_addr_3 (37)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:92
:2  %data_in_addr_3 = getelementptr [32 x i8]* %data_in, i64 0, i64 %tmp_9

ST_2: data_in_load_3 (38)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:92
:3  %data_in_load_3 = load i8* %data_in_addr_3, align 1

ST_2: StgValue_61 (43)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:95
.preheader.preheader:0  br label %.preheader


 <State 3>: 4.78ns
ST_3: StgValue_62 (35)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:92
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind

ST_3: data_in_load_3 (38)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:92
:3  %data_in_load_3 = load i8* %data_in_addr_3, align 1

ST_3: key_addr (39)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:92
:4  %key_addr = getelementptr inbounds [32 x i8]* @key, i64 0, i64 %tmp_9

ST_3: StgValue_65 (40)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:92
:5  store i8 %data_in_load_3, i8* %key_addr, align 1

ST_3: StgValue_66 (41)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:91
:6  br label %.preheader1


 <State 4>: 2.39ns
ST_4: i_14 (45)  [1/1] 0.00ns
.preheader:0  %i_14 = phi i5 [ %i_23, %21 ], [ 0, %.preheader.preheader ]

ST_4: tmp_14 (46)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:95
.preheader:1  %tmp_14 = icmp eq i5 %i_14, -16

ST_4: empty_23 (47)  [1/1] 0.00ns
.preheader:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_4: i_23 (48)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:95
.preheader:3  %i_23 = add i5 %i_14, 1

ST_4: StgValue_71 (49)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:95
.preheader:4  br i1 %tmp_14, label %.loopexit.loopexit, label %21

ST_4: StgValue_72 (51)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:96
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind

ST_4: tmp_20 (52)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:96
:1  %tmp_20 = zext i5 %i_14 to i64

ST_4: data_out_addr_2 (53)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:96
:2  %data_out_addr_2 = getelementptr [16 x i8]* %data_out, i64 0, i64 %tmp_20

ST_4: StgValue_75 (54)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:96
:3  store i8 0, i8* %data_out_addr_2, align 1

ST_4: StgValue_76 (55)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:95
:4  br label %.preheader

ST_4: StgValue_77 (57)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 5>: 2.39ns
ST_5: i_s (61)  [1/1] 0.00ns
.preheader4:0  %i_s = phi i5 [ %i_17, %18 ], [ 0, %.preheader4.preheader ]

ST_5: tmp_6 (62)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:81
.preheader4:1  %tmp_6 = icmp eq i5 %i_s, -16

ST_5: empty_20 (63)  [1/1] 0.00ns
.preheader4:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_5: i_17 (64)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:81
.preheader4:3  %i_17 = add i5 %i_s, 1

ST_5: StgValue_82 (65)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:81
.preheader4:4  br i1 %tmp_6, label %.preheader2.preheader, label %18

ST_5: tmp_2 (68)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:82
:1  %tmp_2 = zext i5 %i_s to i64

ST_5: data_in_addr_2 (69)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:82
:2  %data_in_addr_2 = getelementptr [32 x i8]* %data_in, i64 0, i64 %tmp_2

ST_5: data_in_load_2 (70)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:82
:3  %data_in_load_2 = load i8* %data_in_addr_2, align 1

ST_5: StgValue_86 (75)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:85
.preheader2.preheader:0  br label %.preheader2


 <State 6>: 4.78ns
ST_6: StgValue_87 (67)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:82
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_6: data_in_load_2 (70)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:82
:3  %data_in_load_2 = load i8* %data_in_addr_2, align 1

ST_6: iv_addr (71)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:82
:4  %iv_addr = getelementptr inbounds [16 x i8]* @iv, i64 0, i64 %tmp_2

ST_6: StgValue_90 (72)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:82
:5  store i8 %data_in_load_2, i8* %iv_addr, align 1

ST_6: StgValue_91 (73)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:81
:6  br label %.preheader4


 <State 7>: 2.39ns
ST_7: i_12 (77)  [1/1] 0.00ns
.preheader2:0  %i_12 = phi i5 [ %i_22, %19 ], [ 0, %.preheader2.preheader ]

ST_7: tmp_13 (78)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:85
.preheader2:1  %tmp_13 = icmp eq i5 %i_12, -16

ST_7: empty_21 (79)  [1/1] 0.00ns
.preheader2:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_7: i_22 (80)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:85
.preheader2:3  %i_22 = add i5 %i_12, 1

ST_7: StgValue_96 (81)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:85
.preheader2:4  br i1 %tmp_13, label %.loopexit.loopexit14, label %19

ST_7: StgValue_97 (83)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:86
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5) nounwind

ST_7: tmp_19 (84)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:86
:1  %tmp_19 = zext i5 %i_12 to i64

ST_7: data_out_addr_1 (85)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:86
:2  %data_out_addr_1 = getelementptr [16 x i8]* %data_out, i64 0, i64 %tmp_19

ST_7: StgValue_100 (86)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:86
:3  store i8 0, i8* %data_out_addr_1, align 1

ST_7: StgValue_101 (87)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:85
:4  br label %.preheader2

ST_7: StgValue_102 (89)  [1/1] 0.00ns
.loopexit.loopexit14:0  br label %.loopexit


 <State 8>: 2.39ns
ST_8: i_6 (93)  [1/1] 0.00ns
.preheader9:0  %i_6 = phi i5 [ %i_16, %11 ], [ 0, %.preheader9.preheader ]

ST_8: tmp_5 (94)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:61
.preheader9:1  %tmp_5 = icmp eq i5 %i_6, -16

ST_8: empty_15 (95)  [1/1] 0.00ns
.preheader9:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_8: i_16 (96)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:61
.preheader9:3  %i_16 = add i5 %i_6, 1

ST_8: StgValue_107 (97)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:61
.preheader9:4  br i1 %tmp_5, label %.preheader8.preheader, label %11

ST_8: tmp_1 (99)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:62
:0  %tmp_1 = zext i5 %i_6 to i64

ST_8: data_in_addr_1 (100)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:62
:1  %data_in_addr_1 = getelementptr [32 x i8]* %data_in, i64 0, i64 %tmp_1

ST_8: data_in_load_1 (101)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:62
:2  %data_in_load_1 = load i8* %data_in_addr_1, align 1

ST_8: StgValue_111 (106)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:64
.preheader8.preheader:0  br label %.preheader8


 <State 9>: 4.78ns
ST_9: data_in_load_1 (101)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:62
:2  %data_in_load_1 = load i8* %data_in_addr_1, align 1

ST_9: buf_addr_1 (102)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:62
:3  %buf_addr_1 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_1

ST_9: StgValue_114 (103)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:62
:4  store i8 %data_in_load_1, i8* %buf_addr_1, align 1

ST_9: StgValue_115 (104)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:61
:5  br label %.preheader9


 <State 10>: 2.39ns
ST_10: i_7 (108)  [1/1] 0.00ns
.preheader8:0  %i_7 = phi i5 [ %i_21, %12 ], [ 0, %.preheader8.preheader ]

ST_10: tmp_12 (109)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:64
.preheader8:1  %tmp_12 = icmp eq i5 %i_7, -16

ST_10: empty_16 (110)  [1/1] 0.00ns
.preheader8:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_10: i_21 (111)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:64
.preheader8:3  %i_21 = add i5 %i_7, 1

ST_10: StgValue_120 (112)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:64
.preheader8:4  br i1 %tmp_12, label %13, label %12

ST_10: tmp_18 (114)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:65
:0  %tmp_18 = zext i5 %i_7 to i64

ST_10: buf_addr_3 (115)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:65
:1  %buf_addr_3 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_18

ST_10: buf_load_1 (116)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:65
:2  %buf_load_1 = load i8* %buf_addr_3, align 1

ST_10: StgValue_124 (121)  [2/2] 0.00ns  loc: aescbc/src/aescbc.c:67
:0  call fastcc void @aes_decrypt_ecb([16 x i8]* %buf) nounwind


 <State 11>: 4.78ns
ST_11: buf_load_1 (116)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:65
:2  %buf_load_1 = load i8* %buf_addr_3, align 1

ST_11: lastbuf_addr (117)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:65
:3  %lastbuf_addr = getelementptr inbounds [16 x i8]* @lastbuf, i64 0, i64 %tmp_18

ST_11: StgValue_127 (118)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:65
:4  store i8 %buf_load_1, i8* %lastbuf_addr, align 1

ST_11: StgValue_128 (119)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:64
:5  br label %.preheader8


 <State 12>: 1.57ns
ST_12: StgValue_129 (121)  [1/2] 0.00ns  loc: aescbc/src/aescbc.c:67
:0  call fastcc void @aes_decrypt_ecb([16 x i8]* %buf) nounwind

ST_12: StgValue_130 (122)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:69
:1  br label %14


 <State 13>: 2.39ns
ST_13: i_8 (124)  [1/1] 0.00ns
:0  %i_8 = phi i5 [ 0, %13 ], [ %i_25, %15 ]

ST_13: tmp_22 (125)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:69
:1  %tmp_22 = icmp eq i5 %i_8, -16

ST_13: empty_17 (126)  [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_13: i_25 (127)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:69
:3  %i_25 = add i5 %i_8, 1

ST_13: StgValue_135 (128)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:69
:4  br i1 %tmp_22, label %.preheader7.preheader, label %15

ST_13: tmp_24 (130)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:70
:0  %tmp_24 = zext i5 %i_8 to i64

ST_13: buf_addr_5 (131)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:70
:1  %buf_addr_5 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_24

ST_13: buf_load_3 (132)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:70
:2  %buf_load_3 = load i8* %buf_addr_5, align 1

ST_13: xorv_addr_3 (133)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:70
:3  %xorv_addr_3 = getelementptr inbounds [16 x i8]* @xorv, i64 0, i64 %tmp_24

ST_13: xorv_load_1 (134)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:70
:4  %xorv_load_1 = load i8* %xorv_addr_3, align 1

ST_13: StgValue_141 (139)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:72
.preheader7.preheader:0  br label %.preheader7


 <State 14>: 6.15ns
ST_14: buf_load_3 (132)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:70
:2  %buf_load_3 = load i8* %buf_addr_5, align 1

ST_14: xorv_load_1 (134)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:70
:4  %xorv_load_1 = load i8* %xorv_addr_3, align 1

ST_14: tmp_25 (135)  [1/1] 1.37ns  loc: aescbc/src/aescbc.c:70
:5  %tmp_25 = xor i8 %xorv_load_1, %buf_load_3

ST_14: StgValue_145 (136)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:70
:6  store i8 %tmp_25, i8* %buf_addr_5, align 1

ST_14: StgValue_146 (137)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:69
:7  br label %14


 <State 15>: 2.39ns
ST_15: i_9 (141)  [1/1] 0.00ns
.preheader7:0  %i_9 = phi i5 [ %i_27, %16 ], [ 0, %.preheader7.preheader ]

ST_15: tmp_27 (142)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:72
.preheader7:1  %tmp_27 = icmp eq i5 %i_9, -16

ST_15: empty_18 (143)  [1/1] 0.00ns
.preheader7:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_15: i_27 (144)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:72
.preheader7:3  %i_27 = add i5 %i_9, 1

ST_15: StgValue_151 (145)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:72
.preheader7:4  br i1 %tmp_27, label %.preheader5.preheader, label %16

ST_15: tmp_29 (147)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:73
:0  %tmp_29 = zext i5 %i_9 to i64

ST_15: lastbuf_addr_1 (148)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:73
:1  %lastbuf_addr_1 = getelementptr inbounds [16 x i8]* @lastbuf, i64 0, i64 %tmp_29

ST_15: lastbuf_load (149)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:73
:2  %lastbuf_load = load i8* %lastbuf_addr_1, align 1

ST_15: StgValue_155 (154)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:75
.preheader5.preheader:0  br label %.preheader5


 <State 16>: 4.78ns
ST_16: lastbuf_load (149)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:73
:2  %lastbuf_load = load i8* %lastbuf_addr_1, align 1

ST_16: xorv_addr_4 (150)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:73
:3  %xorv_addr_4 = getelementptr inbounds [16 x i8]* @xorv, i64 0, i64 %tmp_29

ST_16: StgValue_158 (151)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:73
:4  store i8 %lastbuf_load, i8* %xorv_addr_4, align 1

ST_16: StgValue_159 (152)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:72
:5  br label %.preheader7


 <State 17>: 2.39ns
ST_17: i_10 (156)  [1/1] 0.00ns
.preheader5:0  %i_10 = phi i5 [ %i_28, %17 ], [ 0, %.preheader5.preheader ]

ST_17: tmp_30 (157)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:75
.preheader5:1  %tmp_30 = icmp eq i5 %i_10, -16

ST_17: empty_19 (158)  [1/1] 0.00ns
.preheader5:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_17: i_28 (159)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:75
.preheader5:3  %i_28 = add i5 %i_10, 1

ST_17: StgValue_164 (160)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:75
.preheader5:4  br i1 %tmp_30, label %.loopexit.loopexit15, label %17

ST_17: tmp_31 (162)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:76
:0  %tmp_31 = zext i5 %i_10 to i64

ST_17: buf_addr_7 (163)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:76
:1  %buf_addr_7 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_31

ST_17: buf_load_5 (164)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:76
:2  %buf_load_5 = load i8* %buf_addr_7, align 1

ST_17: StgValue_168 (169)  [1/1] 0.00ns
.loopexit.loopexit15:0  br label %.loopexit

ST_17: StgValue_169 (297)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:99
.loopexit:0  ret void


 <State 18>: 4.78ns
ST_18: buf_load_5 (164)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:76
:2  %buf_load_5 = load i8* %buf_addr_7, align 1

ST_18: data_out_addr_4 (165)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:76
:3  %data_out_addr_4 = getelementptr [16 x i8]* %data_out, i64 0, i64 %tmp_31

ST_18: StgValue_172 (166)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:76
:4  store i8 %buf_load_5, i8* %data_out_addr_4, align 1

ST_18: StgValue_173 (167)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:75
:5  br label %.preheader5


 <State 19>: 2.39ns
ST_19: i_2 (173)  [1/1] 0.00ns
.preheader13:0  %i_2 = phi i5 [ %i_15, %5 ], [ 0, %.preheader13.preheader ]

ST_19: tmp_4 (174)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:45
.preheader13:1  %tmp_4 = icmp eq i5 %i_2, -16

ST_19: empty_11 (175)  [1/1] 0.00ns
.preheader13:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_19: i_15 (176)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:45
.preheader13:3  %i_15 = add i5 %i_2, 1

ST_19: StgValue_178 (177)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:45
.preheader13:4  br i1 %tmp_4, label %.preheader12.preheader, label %5

ST_19: tmp_s (179)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:46
:0  %tmp_s = zext i5 %i_2 to i64

ST_19: data_in_addr (180)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:46
:1  %data_in_addr = getelementptr [32 x i8]* %data_in, i64 0, i64 %tmp_s

ST_19: data_in_load (181)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:46
:2  %data_in_load = load i8* %data_in_addr, align 1

ST_19: StgValue_182 (186)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:48
.preheader12.preheader:0  br label %.preheader12


 <State 20>: 4.78ns
ST_20: data_in_load (181)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:46
:2  %data_in_load = load i8* %data_in_addr, align 1

ST_20: buf_addr (182)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:46
:3  %buf_addr = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_s

ST_20: StgValue_185 (183)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:46
:4  store i8 %data_in_load, i8* %buf_addr, align 1

ST_20: StgValue_186 (184)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:45
:5  br label %.preheader13


 <State 21>: 2.39ns
ST_21: i_3 (188)  [1/1] 0.00ns
.preheader12:0  %i_3 = phi i5 [ %i_20, %6 ], [ 0, %.preheader12.preheader ]

ST_21: tmp_11 (189)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:48
.preheader12:1  %tmp_11 = icmp eq i5 %i_3, -16

ST_21: empty_12 (190)  [1/1] 0.00ns
.preheader12:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_21: i_20 (191)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:48
.preheader12:3  %i_20 = add i5 %i_3, 1

ST_21: StgValue_191 (192)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:48
.preheader12:4  br i1 %tmp_11, label %7, label %6

ST_21: tmp_16 (194)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:49
:0  %tmp_16 = zext i5 %i_3 to i64

ST_21: buf_addr_2 (195)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:49
:1  %buf_addr_2 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_16

ST_21: buf_load (196)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:49
:2  %buf_load = load i8* %buf_addr_2, align 1

ST_21: xorv_addr_1 (197)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:49
:3  %xorv_addr_1 = getelementptr inbounds [16 x i8]* @xorv, i64 0, i64 %tmp_16

ST_21: xorv_load (198)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:49
:4  %xorv_load = load i8* %xorv_addr_1, align 1

ST_21: StgValue_197 (203)  [2/2] 0.00ns  loc: aescbc/src/aescbc.c:51
:0  call fastcc void @aes_encrypt_ecb([16 x i8]* %buf) nounwind


 <State 22>: 6.15ns
ST_22: buf_load (196)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:49
:2  %buf_load = load i8* %buf_addr_2, align 1

ST_22: xorv_load (198)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:49
:4  %xorv_load = load i8* %xorv_addr_1, align 1

ST_22: tmp_17 (199)  [1/1] 1.37ns  loc: aescbc/src/aescbc.c:49
:5  %tmp_17 = xor i8 %xorv_load, %buf_load

ST_22: StgValue_201 (200)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:49
:6  store i8 %tmp_17, i8* %buf_addr_2, align 1

ST_22: StgValue_202 (201)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:48
:7  br label %.preheader12


 <State 23>: 1.57ns
ST_23: StgValue_203 (203)  [1/2] 0.00ns  loc: aescbc/src/aescbc.c:51
:0  call fastcc void @aes_encrypt_ecb([16 x i8]* %buf) nounwind

ST_23: StgValue_204 (204)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:53
:1  br label %8


 <State 24>: 2.39ns
ST_24: i_4 (206)  [1/1] 0.00ns
:0  %i_4 = phi i5 [ 0, %7 ], [ %i_24, %9 ]

ST_24: tmp_21 (207)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:53
:1  %tmp_21 = icmp eq i5 %i_4, -16

ST_24: empty_13 (208)  [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_24: i_24 (209)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:53
:3  %i_24 = add i5 %i_4, 1

ST_24: StgValue_209 (210)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:53
:4  br i1 %tmp_21, label %.preheader10.preheader, label %9

ST_24: tmp_23 (212)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:54
:0  %tmp_23 = zext i5 %i_4 to i64

ST_24: buf_addr_4 (213)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:54
:1  %buf_addr_4 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_23

ST_24: buf_load_2 (214)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:54
:2  %buf_load_2 = load i8* %buf_addr_4, align 1

ST_24: StgValue_213 (219)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:56
.preheader10.preheader:0  br label %.preheader10


 <State 25>: 4.78ns
ST_25: buf_load_2 (214)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:54
:2  %buf_load_2 = load i8* %buf_addr_4, align 1

ST_25: xorv_addr_2 (215)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:54
:3  %xorv_addr_2 = getelementptr inbounds [16 x i8]* @xorv, i64 0, i64 %tmp_23

ST_25: StgValue_216 (216)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:54
:4  store i8 %buf_load_2, i8* %xorv_addr_2, align 1

ST_25: StgValue_217 (217)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:53
:5  br label %8


 <State 26>: 2.39ns
ST_26: i_5 (221)  [1/1] 0.00ns
.preheader10:0  %i_5 = phi i5 [ %i_26, %10 ], [ 0, %.preheader10.preheader ]

ST_26: tmp_26 (222)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:56
.preheader10:1  %tmp_26 = icmp eq i5 %i_5, -16

ST_26: empty_14 (223)  [1/1] 0.00ns
.preheader10:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_26: i_26 (224)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:56
.preheader10:3  %i_26 = add i5 %i_5, 1

ST_26: StgValue_222 (225)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:56
.preheader10:4  br i1 %tmp_26, label %.loopexit.loopexit16, label %10

ST_26: tmp_28 (227)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:57
:0  %tmp_28 = zext i5 %i_5 to i64

ST_26: buf_addr_6 (228)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:57
:1  %buf_addr_6 = getelementptr inbounds [16 x i8]* %buf, i64 0, i64 %tmp_28

ST_26: buf_load_4 (229)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:57
:2  %buf_load_4 = load i8* %buf_addr_6, align 1

ST_26: StgValue_226 (234)  [1/1] 0.00ns
.loopexit.loopexit16:0  br label %.loopexit


 <State 27>: 4.78ns
ST_27: buf_load_4 (229)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:57
:2  %buf_load_4 = load i8* %buf_addr_6, align 1

ST_27: data_out_addr_3 (230)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:57
:3  %data_out_addr_3 = getelementptr [16 x i8]* %data_out, i64 0, i64 %tmp_28

ST_27: StgValue_229 (231)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:57
:4  store i8 %buf_load_4, i8* %data_out_addr_3, align 1

ST_27: StgValue_230 (232)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:56
:5  br label %.preheader10


 <State 28>: 2.39ns
ST_28: i (238)  [1/1] 0.00ns
.preheader15:0  %i = phi i5 [ %i_13, %1 ], [ 0, %.preheader15.preheader ]

ST_28: tmp_3 (239)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:33
.preheader15:1  %tmp_3 = icmp eq i5 %i, -16

ST_28: empty_6 (240)  [1/1] 0.00ns
.preheader15:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_28: i_13 (241)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:33
.preheader15:3  %i_13 = add i5 %i, 1

ST_28: StgValue_235 (242)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:33
.preheader15:4  br i1 %tmp_3, label %.preheader14.preheader, label %1

ST_28: StgValue_236 (244)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:34
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

ST_28: tmp_8 (245)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:34
:1  %tmp_8 = zext i5 %i to i64

ST_28: data_out_addr (246)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:34
:2  %data_out_addr = getelementptr [16 x i8]* %data_out, i64 0, i64 %tmp_8

ST_28: StgValue_239 (247)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:34
:3  store i8 0, i8* %data_out_addr, align 1

ST_28: StgValue_240 (248)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:33
:4  br label %.preheader15

ST_28: StgValue_241 (250)  [1/1] 1.57ns  loc: aescbc/src/aescbc.c:37
.preheader14.preheader:0  br label %.preheader14


 <State 29>: 2.39ns
ST_29: i_1 (252)  [1/1] 0.00ns
.preheader14:0  %i_1 = phi i5 [ %i_19, %2 ], [ 0, %.preheader14.preheader ]

ST_29: tmp_10 (253)  [1/1] 1.91ns  loc: aescbc/src/aescbc.c:37
.preheader14:1  %tmp_10 = icmp eq i5 %i_1, -16

ST_29: empty_7 (254)  [1/1] 0.00ns
.preheader14:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_29: i_19 (255)  [1/1] 1.72ns  loc: aescbc/src/aescbc.c:37
.preheader14:3  %i_19 = add i5 %i_1, 1

ST_29: StgValue_246 (256)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:37
.preheader14:4  br i1 %tmp_10, label %.preheader38.preheader, label %2

ST_29: tmp_15 (259)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:38
:1  %tmp_15 = zext i5 %i_1 to i64

ST_29: iv_addr_1 (260)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:38
:2  %iv_addr_1 = getelementptr inbounds [16 x i8]* @iv, i64 0, i64 %tmp_15

ST_29: iv_load (261)  [2/2] 2.39ns  loc: aescbc/src/aescbc.c:38
:3  %iv_load = load i8* %iv_addr_1, align 1

ST_29: StgValue_250 (266)  [1/1] 1.57ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
.preheader38.preheader:0  br label %.preheader38


 <State 30>: 4.78ns
ST_30: StgValue_251 (258)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:38
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_30: iv_load (261)  [1/2] 2.39ns  loc: aescbc/src/aescbc.c:38
:3  %iv_load = load i8* %iv_addr_1, align 1

ST_30: xorv_addr (262)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:38
:4  %xorv_addr = getelementptr inbounds [16 x i8]* @xorv, i64 0, i64 %tmp_15

ST_30: StgValue_254 (263)  [1/1] 2.39ns  loc: aescbc/src/aescbc.c:38
:5  store i8 %iv_load, i8* %xorv_addr, align 1

ST_30: StgValue_255 (264)  [1/1] 0.00ns  loc: aescbc/src/aescbc.c:37
:6  br label %.preheader14


 <State 31>: 2.39ns
ST_31: i_i (268)  [1/1] 0.00ns
.preheader38:0  %i_i = phi i6 [ %i_29, %3 ], [ 0, %.preheader38.preheader ]

ST_31: tmp_i (269)  [1/1] 1.94ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
.preheader38:1  %tmp_i = icmp eq i6 %i_i, -32

ST_31: empty_8 (270)  [1/1] 0.00ns
.preheader38:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_31: i_29 (271)  [1/1] 1.72ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
.preheader38:3  %i_29 = add i6 %i_i, 1

ST_31: StgValue_260 (272)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
.preheader38:4  br i1 %tmp_i, label %.preheader.i.preheader, label %3

ST_31: tmp_i_9 (274)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:0  %tmp_i_9 = zext i6 %i_i to i64

ST_31: key_addr_1 (275)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:1  %key_addr_1 = getelementptr [32 x i8]* @key, i64 0, i64 %tmp_i_9

ST_31: key_load (276)  [2/2] 2.39ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:2  %key_load = load i8* %key_addr_1, align 1

ST_31: StgValue_264 (283)  [1/1] 1.57ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
.preheader.i.preheader:0  br label %.preheader.i


 <State 32>: 4.78ns
ST_32: key_load (276)  [1/2] 2.39ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:2  %key_load = load i8* %key_addr_1, align 1

ST_32: ctx_deckey_addr (277)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:3  %ctx_deckey_addr = getelementptr [32 x i8]* @ctx_deckey, i64 0, i64 %tmp_i_9

ST_32: StgValue_267 (278)  [1/1] 2.39ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:4  store i8 %key_load, i8* %ctx_deckey_addr, align 1

ST_32: ctx_enckey_addr (279)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:5  %ctx_enckey_addr = getelementptr [32 x i8]* @ctx_enckey, i64 0, i64 %tmp_i_9

ST_32: StgValue_269 (280)  [1/1] 2.39ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:6  store i8 %key_load, i8* %ctx_enckey_addr, align 1

ST_32: StgValue_270 (281)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40
:7  br label %.preheader38


 <State 33>: 3.76ns
ST_33: rcon_i (285)  [1/1] 0.00ns
.preheader.i:0  %rcon_i = phi i8 [ %rcon, %4 ], [ 1, %.preheader.i.preheader ]

ST_33: i_30 (286)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
.preheader.i:1  %i_30 = phi i3 [ %phitmp_i, %4 ], [ -1, %.preheader.i.preheader ]

ST_33: tmp_90_i (287)  [1/1] 1.62ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
.preheader.i:2  %tmp_90_i = icmp eq i3 %i_30, 0

ST_33: empty_10 (288)  [1/1] 0.00ns
.preheader.i:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind

ST_33: StgValue_275 (289)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
.preheader.i:4  br i1 %tmp_90_i, label %.loopexit.loopexit17, label %4

ST_33: rcon (291)  [2/2] 3.76ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
:0  %rcon = call fastcc i8 @aes_expandEncKey([32 x i8]* @ctx_deckey, i8 %rcon_i) nounwind

ST_33: phitmp_i (292)  [1/1] 0.80ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
:1  %phitmp_i = add i3 %i_30, -1

ST_33: StgValue_278 (295)  [1/1] 0.00ns
.loopexit.loopexit17:0  br label %.loopexit


 <State 34>: 0.00ns
ST_34: rcon (291)  [1/2] 0.00ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
:0  %rcon = call fastcc i8 @aes_expandEncKey([32 x i8]* @ctx_deckey, i8 %rcon_i) nounwind

ST_34: StgValue_280 (293)  [1/1] 0.00ns  loc: aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40
:2  br label %.preheader.i



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	s_axi read on port 'mode' [17]  (1 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:91) [29]  (0 ns)
	'getelementptr' operation ('data_in_addr_3', aescbc/src/aescbc.c:92) [37]  (0 ns)
	'load' operation ('data_in_load_3', aescbc/src/aescbc.c:92) on array 'data_in' [38]  (2.39 ns)

 <State 3>: 4.78ns
The critical path consists of the following:
	'load' operation ('data_in_load_3', aescbc/src/aescbc.c:92) on array 'data_in' [38]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:92) of variable 'data_in_load_3', aescbc/src/aescbc.c:92 on array 'key' [40]  (2.39 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:95) [45]  (0 ns)
	'getelementptr' operation ('data_out_addr_2', aescbc/src/aescbc.c:96) [53]  (0 ns)
	'store' operation (aescbc/src/aescbc.c:96) of constant 0 on array 'data_out' [54]  (2.39 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:81) [61]  (0 ns)
	'getelementptr' operation ('data_in_addr_2', aescbc/src/aescbc.c:82) [69]  (0 ns)
	'load' operation ('data_in_load_2', aescbc/src/aescbc.c:82) on array 'data_in' [70]  (2.39 ns)

 <State 6>: 4.78ns
The critical path consists of the following:
	'load' operation ('data_in_load_2', aescbc/src/aescbc.c:82) on array 'data_in' [70]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:82) of variable 'data_in_load_2', aescbc/src/aescbc.c:82 on array 'iv' [72]  (2.39 ns)

 <State 7>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:85) [77]  (0 ns)
	'getelementptr' operation ('data_out_addr_1', aescbc/src/aescbc.c:86) [85]  (0 ns)
	'store' operation (aescbc/src/aescbc.c:86) of constant 0 on array 'data_out' [86]  (2.39 ns)

 <State 8>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:61) [93]  (0 ns)
	'getelementptr' operation ('data_in_addr_1', aescbc/src/aescbc.c:62) [100]  (0 ns)
	'load' operation ('data_in_load_1', aescbc/src/aescbc.c:62) on array 'data_in' [101]  (2.39 ns)

 <State 9>: 4.78ns
The critical path consists of the following:
	'load' operation ('data_in_load_1', aescbc/src/aescbc.c:62) on array 'data_in' [101]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:62) of variable 'data_in_load_1', aescbc/src/aescbc.c:62 on array 'buf', aescbc/src/aescbc.c:21 [103]  (2.39 ns)

 <State 10>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:64) [108]  (0 ns)
	'getelementptr' operation ('buf_addr_3', aescbc/src/aescbc.c:65) [115]  (0 ns)
	'load' operation ('buf_load_1', aescbc/src/aescbc.c:65) on array 'buf', aescbc/src/aescbc.c:21 [116]  (2.39 ns)

 <State 11>: 4.78ns
The critical path consists of the following:
	'load' operation ('buf_load_1', aescbc/src/aescbc.c:65) on array 'buf', aescbc/src/aescbc.c:21 [116]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:65) of variable 'buf_load_1', aescbc/src/aescbc.c:65 on array 'lastbuf' [118]  (2.39 ns)

 <State 12>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:69) [124]  (1.57 ns)

 <State 13>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:69) [124]  (0 ns)
	'getelementptr' operation ('buf_addr_5', aescbc/src/aescbc.c:70) [131]  (0 ns)
	'load' operation ('buf_load_3', aescbc/src/aescbc.c:70) on array 'buf', aescbc/src/aescbc.c:21 [132]  (2.39 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'load' operation ('buf_load_3', aescbc/src/aescbc.c:70) on array 'buf', aescbc/src/aescbc.c:21 [132]  (2.39 ns)
	'xor' operation ('tmp_25', aescbc/src/aescbc.c:70) [135]  (1.37 ns)
	'store' operation (aescbc/src/aescbc.c:70) of variable 'tmp_25', aescbc/src/aescbc.c:70 on array 'buf', aescbc/src/aescbc.c:21 [136]  (2.39 ns)

 <State 15>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:72) [141]  (0 ns)
	'getelementptr' operation ('lastbuf_addr_1', aescbc/src/aescbc.c:73) [148]  (0 ns)
	'load' operation ('lastbuf_load', aescbc/src/aescbc.c:73) on array 'lastbuf' [149]  (2.39 ns)

 <State 16>: 4.78ns
The critical path consists of the following:
	'load' operation ('lastbuf_load', aescbc/src/aescbc.c:73) on array 'lastbuf' [149]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:73) of variable 'lastbuf_load', aescbc/src/aescbc.c:73 on array 'xorv' [151]  (2.39 ns)

 <State 17>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:75) [156]  (0 ns)
	'getelementptr' operation ('buf_addr_7', aescbc/src/aescbc.c:76) [163]  (0 ns)
	'load' operation ('buf_load_5', aescbc/src/aescbc.c:76) on array 'buf', aescbc/src/aescbc.c:21 [164]  (2.39 ns)

 <State 18>: 4.78ns
The critical path consists of the following:
	'load' operation ('buf_load_5', aescbc/src/aescbc.c:76) on array 'buf', aescbc/src/aescbc.c:21 [164]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:76) of variable 'buf_load_5', aescbc/src/aescbc.c:76 on array 'data_out' [166]  (2.39 ns)

 <State 19>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:45) [173]  (0 ns)
	'getelementptr' operation ('data_in_addr', aescbc/src/aescbc.c:46) [180]  (0 ns)
	'load' operation ('data_in_load', aescbc/src/aescbc.c:46) on array 'data_in' [181]  (2.39 ns)

 <State 20>: 4.78ns
The critical path consists of the following:
	'load' operation ('data_in_load', aescbc/src/aescbc.c:46) on array 'data_in' [181]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:46) of variable 'data_in_load', aescbc/src/aescbc.c:46 on array 'buf', aescbc/src/aescbc.c:21 [183]  (2.39 ns)

 <State 21>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:48) [188]  (0 ns)
	'getelementptr' operation ('buf_addr_2', aescbc/src/aescbc.c:49) [195]  (0 ns)
	'load' operation ('buf_load', aescbc/src/aescbc.c:49) on array 'buf', aescbc/src/aescbc.c:21 [196]  (2.39 ns)

 <State 22>: 6.15ns
The critical path consists of the following:
	'load' operation ('buf_load', aescbc/src/aescbc.c:49) on array 'buf', aescbc/src/aescbc.c:21 [196]  (2.39 ns)
	'xor' operation ('tmp_17', aescbc/src/aescbc.c:49) [199]  (1.37 ns)
	'store' operation (aescbc/src/aescbc.c:49) of variable 'tmp_17', aescbc/src/aescbc.c:49 on array 'buf', aescbc/src/aescbc.c:21 [200]  (2.39 ns)

 <State 23>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:53) [206]  (1.57 ns)

 <State 24>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:53) [206]  (0 ns)
	'getelementptr' operation ('buf_addr_4', aescbc/src/aescbc.c:54) [213]  (0 ns)
	'load' operation ('buf_load_2', aescbc/src/aescbc.c:54) on array 'buf', aescbc/src/aescbc.c:21 [214]  (2.39 ns)

 <State 25>: 4.78ns
The critical path consists of the following:
	'load' operation ('buf_load_2', aescbc/src/aescbc.c:54) on array 'buf', aescbc/src/aescbc.c:21 [214]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:54) of variable 'buf_load_2', aescbc/src/aescbc.c:54 on array 'xorv' [216]  (2.39 ns)

 <State 26>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:56) [221]  (0 ns)
	'getelementptr' operation ('buf_addr_6', aescbc/src/aescbc.c:57) [228]  (0 ns)
	'load' operation ('buf_load_4', aescbc/src/aescbc.c:57) on array 'buf', aescbc/src/aescbc.c:21 [229]  (2.39 ns)

 <State 27>: 4.78ns
The critical path consists of the following:
	'load' operation ('buf_load_4', aescbc/src/aescbc.c:57) on array 'buf', aescbc/src/aescbc.c:21 [229]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:57) of variable 'buf_load_4', aescbc/src/aescbc.c:57 on array 'data_out' [231]  (2.39 ns)

 <State 28>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:33) [238]  (0 ns)
	'getelementptr' operation ('data_out_addr', aescbc/src/aescbc.c:34) [246]  (0 ns)
	'store' operation (aescbc/src/aescbc.c:34) of constant 0 on array 'data_out' [247]  (2.39 ns)

 <State 29>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aescbc.c:37) [252]  (0 ns)
	'getelementptr' operation ('iv_addr_1', aescbc/src/aescbc.c:38) [260]  (0 ns)
	'load' operation ('iv_load', aescbc/src/aescbc.c:38) on array 'iv' [261]  (2.39 ns)

 <State 30>: 4.78ns
The critical path consists of the following:
	'load' operation ('iv_load', aescbc/src/aescbc.c:38) on array 'iv' [261]  (2.39 ns)
	'store' operation (aescbc/src/aescbc.c:38) of variable 'iv_load', aescbc/src/aescbc.c:38 on array 'xorv' [263]  (2.39 ns)

 <State 31>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40) [268]  (0 ns)
	'getelementptr' operation ('key_addr_1', aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40) [275]  (0 ns)
	'load' operation ('key_load', aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40) on array 'key' [276]  (2.39 ns)

 <State 32>: 4.78ns
The critical path consists of the following:
	'load' operation ('key_load', aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40) on array 'key' [276]  (2.39 ns)
	'store' operation (aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40) of variable 'key_load', aescbc/src/aesecb.c:344->aescbc/src/aescbc.c:40 on array 'ctx_deckey' [278]  (2.39 ns)

 <State 33>: 3.76ns
The critical path consists of the following:
	'phi' operation ('rcon') with incoming values : ('rcon', aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40) [285]  (0 ns)
	'call' operation ('rcon', aescbc/src/aesecb.c:345->aescbc/src/aescbc.c:40) to 'aes_expandEncKey' [291]  (3.76 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
