<stg><name>srcnn</name>


<trans_list>

<<<<<<< HEAD
<trans id="153" from="1" to="2">
=======
<trans id="101" from="1" to="2">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="154" from="2" to="3">
=======
<trans id="102" from="2" to="3">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="155" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
=======
<trans id="103" from="3" to="4">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="161" from="7" to="5">
=======
<trans id="104" from="4" to="5">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="165" from="8" to="9">
=======
<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="166" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="12" to="13">
=======
<trans id="109" from="7" to="5">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="172" from="13" to="11">
=======
<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="9">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<<<<<<< HEAD
<operation id="15" st_id="1" stage="1" lat="1">
=======
<operation id="13" st_id="1" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
=======
<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %acc_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_5_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
>>>>>>> b41ed44 (Initial commit)
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:18 %call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
=======
<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:19 %call_ln18 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:19 %store_ln18 = store i7 0, i7 %c

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
=======
<Node id="32" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:21 %store_ln10 = store i6 0, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="2" st_id="2">

<<<<<<< HEAD
<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
=======
<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
>>>>>>> b41ed44 (Initial commit)
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
=======
<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:19 %call_ln18 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="20" st_id="2" stage="1" lat="1">
=======
<operation id="21" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap
=======
<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="21" st_id="2" stage="1" lat="1">
=======
<operation id="22" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="22" st_id="2" stage="1" lat="1">
=======
<operation id="23" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights
=======
<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="23" st_id="2" stage="1" lat="1">
=======
<operation id="24" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="24" st_id="2" stage="1" lat="1">
=======
<operation id="25" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases
=======
<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="25" st_id="2" stage="1" lat="1">
=======
<operation id="26" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="26" st_id="2" stage="1" lat="1">
=======
<operation id="27" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights
=======
<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="27" st_id="2" stage="1" lat="1">
=======
<operation id="28" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="28" st_id="2" stage="1" lat="1">
=======
<operation id="29" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases
=======
<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="29" st_id="2" stage="1" lat="1">
=======
<operation id="30" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
=======
<operation id="31" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
<<<<<<< HEAD
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases
=======
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="32" st_id="2" stage="1" lat="1">
=======
<operation id="32" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
=======
<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
<<<<<<< HEAD
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
=======
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="34" st_id="2" stage="1" lat="1">
=======
<operation id="34" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap
=======
<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="35" st_id="2" stage="1" lat="2">
=======
<operation id="36" st_id="4" stage="1" lat="2">
>>>>>>> b41ed44 (Initial commit)
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:18 %call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
=======
<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln18 = br void %VITIS_LOOP_19_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_2:0 %c_2 = load i7 %c

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_2:1 %zext_ln21 = zext i7 %c_2

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_19_2:2 %tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_19_2:3 %zext_ln21_1 = zext i15 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_19_2:4 %sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_19_2:5 %sext_ln18 = sext i16 %sub_ln21

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_2:6 %icmp_ln18 = icmp_eq  i7 %c_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_2:7 %add_ln18 = add i7 %c_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_2:8 %br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_19_2.split:0 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_2.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_19_2.split:2 %br_ln19 = br void %VITIS_LOOP_20_3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32">
<![CDATA[
for.end25:0 %c_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end25:1 %call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end25:2 %store_ln30 = store i6 0, i6 %c_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_20_3:0 %y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_20_3:1 %zext_ln21_2 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_20_3:2 %add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_20_3:3 %sext_ln21 = sext i17 %add_ln21

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_20_3:4 %trunc_ln21 = trunc i17 %add_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_20_3:5 %p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_20_3:6 %sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_20_3:7 %icmp_ln19 = icmp_eq  i8 %y, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_20_3:8 %add_ln19 = add i8 %y, i8 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_20_3:9 %br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_20_3.split:0 %speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln19"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_20_3.split:1 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_20_3.split:2 %br_ln20 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23:0 %store_ln18 = store i7 %add_ln18, i7 %c

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc23:1 %br_ln18 = br void %VITIS_LOOP_19_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
=======
<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln10 = br void %VITIS_LOOP_11_2.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="5" st_id="5">

<<<<<<< HEAD
<operation id="67" st_id="5" stage="1" lat="1">
=======
<operation id="38" st_id="5" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body8:0 %x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc
=======
<Node id="35" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i:0 %oc_1 = load i6 %oc

]]></Node>
<StgValue><ssdm name="oc_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i:1 %trunc_ln10 = trunc i6 %oc_1

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i:2 %icmp_ln10 = icmp_eq  i6 %oc_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i:3 %add_ln10 = add i6 %oc_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i:4 %br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_11_2.i.split, void %for.inc54.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i.split:0 %zext_ln10 = zext i6 %oc_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_11_2.i.split:8 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_11_2.i.split:9 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i.split:12 %store_ln10 = store i6 %add_ln10, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
for.inc54.preheader:0 %x = alloca i32 1
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="8">
<![CDATA[
for.body8:1 %zext_ln21_3 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body8:2 %add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="22">
<![CDATA[
for.body8:3 %zext_ln21_4 = zext i22 %add_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8:4 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8:5 %icmp_ln20 = icmp_eq  i8 %x, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8:6 %add_ln20 = add i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:7 %br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="22">
<![CDATA[
for.body8.split:2 %feat1_load = load i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="feat1_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc20:0 %br_ln19 = br void %VITIS_LOOP_20_3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
=======
<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
for.inc54.preheader:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
for.inc54.preheader:2 %indvar_flatten106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten106"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc54.preheader:3 %call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc54.preheader:6 %store_ln14 = store i16 0, i16 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc54.preheader:7 %store_ln14 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc54.preheader:8 %store_ln14 = store i8 0, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="6" st_id="6">

<<<<<<< HEAD
<operation id="77" st_id="6" stage="1" lat="2">
=======
<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i.split:1 %zext_ln21 = zext i6 %oc_1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_11_2.i.split:2 %tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %oc_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_11_2.i.split:3 %zext_ln21_5 = zext i14 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_11_2.i.split:4 %sub_ln21 = sub i15 %zext_ln21_5, i15 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_11_2.i.split:5 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln10, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="2">
>>>>>>> b41ed44 (Initial commit)
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="73" bw="32" op_0_bw="22">
<![CDATA[
for.body8.split:2 %feat1_load = load i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="feat1_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
=======
<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_11_2.i.split:9 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.body8.split:3 %bitcast_ln21 = bitcast i32 %feat1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
=======
<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_11_2.i.split:10 %acc = bitcast i32 %conv2_biases_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core></core>
>>>>>>> b41ed44 (Initial commit)
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="32">
<![CDATA[
for.body8.split:5 %trunc_ln21_1 = trunc i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.split:6 %icmp_ln21 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.split:7 %icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split:9 %tmp_1 = fcmp_olt  i32 %feat1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
=======
<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="11" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i.split:11 %call_ln10 = call void @srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4, i32 %acc, i15 %sub_ln21, i11 %tmp_7, i32 %conv2_weights, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="7" st_id="7">

<<<<<<< HEAD
<operation id="84" st_id="7" stage="1" lat="1">
=======
<operation id="62" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.split:0 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
=======
<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_11_2.i.split:6 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.split:1 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
=======
<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i.split:7 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="2">
<core></core>
>>>>>>> b41ed44 (Initial commit)
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.split:8 %or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split:9 %tmp_1 = fcmp_olt  i32 %feat1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.split:10 %and_ln21 = and i1 %or_ln21, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
=======
<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="11" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i.split:11 %call_ln10 = call void @srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4, i32 %acc, i15 %sub_ln21, i11 %tmp_7, i32 %conv2_weights, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.split:11 %br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="22" op_2_bw="0">
<![CDATA[
if.then:0 %store_ln22 = store i32 0, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.inc:0 %br_ln20 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
=======
<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_11_2.i.split:13 %br_ln10 = br void %VITIS_LOOP_11_2.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="8" st_id="8">

<<<<<<< HEAD
<operation id="93" st_id="8" stage="1" lat="2">
=======
<operation id="66" st_id="8" stage="1" lat="2">
>>>>>>> b41ed44 (Initial commit)
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end25:1 %call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
=======
<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc54.preheader:3 %call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.end25:3 %br_ln30 = br void %VITIS_LOOP_31_5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_5:0 %c_3 = load i6 %c_1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5:1 %zext_ln33 = zext i6 %c_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_5:2 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_31_5:3 %zext_ln33_1 = zext i14 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_31_5:4 %sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_31_5:5 %sext_ln30 = sext i15 %sub_ln33

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_5:6 %icmp_ln30 = icmp_eq  i6 %c_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_5:7 %add_ln30 = add i6 %c_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_5:8 %br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_5.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_5.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_5.split:2 %br_ln31 = br void %VITIS_LOOP_32_6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end64:0 %conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases
=======
<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.preheader:4 %conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="conv3_biases_read"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
for.end64:1 %empty = bitcast i32 %conv3_biases_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end64:2 %call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
=======
<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc54.preheader:5 %acc_1 = bitcast i32 %conv3_biases_read

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.preheader:9 %br_ln14 = br void %VITIS_LOOP_19_4.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_4.i:0 %indvar_flatten106_load = load i16 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="indvar_flatten106_load"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_19_4.i:1 %icmp_ln14 = icmp_eq  i16 %indvar_flatten106_load, i16 65025

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_19_4.i:2 %add_ln14_1 = add i16 %indvar_flatten106_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_4.i:3 %br_ln14 = br i1 %icmp_ln14, void %for.inc59.i, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc59.i:0 %x_load = load i8 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc59.i:1 %y_load = load i8 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc59.i:2 %add_ln14 = add i8 %y_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc59.i:5 %icmp_ln15 = icmp_eq  i8 %x_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc59.i:6 %select_ln14 = select i1 %icmp_ln15, i8 0, i8 %x_load

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc59.i:7 %select_ln14_1 = select i1 %icmp_ln15, i8 %add_ln14, i8 %y_load

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc59.i:20 %add_ln15 = add i8 %select_ln14, i8 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59.i:21 %store_ln15 = store i16 %add_ln14_1, i16 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59.i:22 %store_ln15 = store i8 %select_ln14_1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59.i:23 %store_ln15 = store i8 %add_ln15, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit:0 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="10" st_id="10">

<<<<<<< HEAD
<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_6:0 %y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_32_6:1 %zext_ln33_2 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_32_6:2 %add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6:3 %sext_ln33 = sext i16 %add_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6:4 %trunc_ln33 = trunc i16 %add_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
VITIS_LOOP_32_6:5 %p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_32_6:6 %sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6:7 %icmp_ln31 = icmp_eq  i8 %y_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6:8 %add_ln31 = add i8 %y_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_6:9 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_6.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_6.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_6.split:2 %br_ln32 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62:0 %store_ln30 = store i6 %add_ln30, i6 %c_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
for.inc62:1 %br_ln30 = br void %VITIS_LOOP_31_5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body40:0 %x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="21" op_0_bw="8">
<![CDATA[
for.body40:1 %zext_ln33_3 = zext i8 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body40:2 %add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="21">
<![CDATA[
for.body40:3 %zext_ln33_4 = zext i21 %add_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body40:4 %feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="feat2_addr"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40:5 %icmp_ln32 = icmp_eq  i8 %x_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40:6 %add_ln32 = add i8 %x_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40:7 %br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
for.body40.split:2 %feat2_load = load i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="feat2_load"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
for.inc59:0 %br_ln31 = br void %VITIS_LOOP_32_6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
for.body40.split:2 %feat2_load = load i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="feat2_load"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
for.body40.split:3 %bitcast_ln33 = bitcast i32 %feat2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.split:4 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="32">
<![CDATA[
for.body40.split:5 %trunc_ln33_1 = trunc i32 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40.split:6 %icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body40.split:7 %icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.split:9 %tmp_3 = fcmp_olt  i32 %feat2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body40.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body40.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body40.split:8 %or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.split:9 %tmp_3 = fcmp_olt  i32 %feat2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body40.split:10 %and_ln33 = and i1 %or_ln33, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40.split:11 %br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="21" op_2_bw="0">
<![CDATA[
if.then48:0 %store_ln34 = store i32 0, i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.then48:1 %br_ln35 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.inc56:0 %br_ln32 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="2">
=======
<operation id="85" st_id="10" stage="2" lat="2">
>>>>>>> b41ed44 (Initial commit)
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end64:2 %call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
=======
<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.inc59.i:16 %call_ln14 = call void @srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6, i32 %acc_1, i8 %select_ln14_1, i32 %conv3_weights, i8 %select_ln14, i32 %acc_5_loc, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.inc59.i:16 %call_ln14 = call void @srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6, i32 %acc_1, i8 %select_ln14_1, i32 %conv3_weights, i8 %select_ln14, i32 %acc_5_loc, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="163" bw="0">
<![CDATA[
for.end64:3 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
=======
<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_15_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc59.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
for.inc59.i:8 %zext_ln33 = zext i8 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc59.i:9 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln14_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc59.i:10 %sub_ln33 = sub i16 %tmp_s, i16 %zext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
for.inc59.i:11 %zext_ln33_1 = zext i8 %select_ln14

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc59.i:12 %add_ln33 = add i16 %sub_ln33, i16 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="16">
<![CDATA[
for.inc59.i:13 %zext_ln33_2 = zext i16 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59.i:14 %output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="output_ftmap_addr"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59.i:15 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc59.i:17 %acc_5_loc_load = load i32 %acc_5_loc

]]></Node>
<StgValue><ssdm name="acc_5_loc_load"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.inc59.i:18 %bitcast_ln33 = bitcast i32 %acc_5_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc59.i:19 %store_ln33 = store i32 %bitcast_ln33, i16 %output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc59.i:24 %br_ln15 = br void %VITIS_LOOP_19_4.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>
</state_list>


<ports>
<<<<<<< HEAD
<port id="176" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="conv2_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="conv2_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="conv3_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="conv3_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases"/></StgValue>
</port>
<port id="183" name="output_ftmap" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="feat1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="feat2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat2"/><MemPortTyVec>2 3 </MemPortTyVec>
=======
<port id="117" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="conv2_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="conv2_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="conv3_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="conv3_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases"/></StgValue>
</port>
<port id="124" name="output_ftmap" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="feat1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="feat2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat2"/><MemPortTyVec>2 1 </MemPortTyVec>
>>>>>>> b41ed44 (Initial commit)
</StgValue>
</port>
</ports>


<dataflows>
<<<<<<< HEAD
<dataflow id="187" from="StgValue_186" to="c" fromId="186" toId="15">
</dataflow>
<dataflow id="189" from="conv1" to="call_ln17" fromId="188" toId="16">
</dataflow>
<dataflow id="190" from="input_ftmap" to="call_ln17" fromId="176" toId="16">
</dataflow>
<dataflow id="191" from="conv1_weights" to="call_ln17" fromId="177" toId="16">
</dataflow>
<dataflow id="192" from="conv1_biases" to="call_ln17" fromId="178" toId="16">
</dataflow>
<dataflow id="193" from="feat1" to="call_ln17" fromId="184" toId="16">
</dataflow>
<dataflow id="195" from="StgValue_194" to="store_ln18" fromId="194" toId="17">
</dataflow>
<dataflow id="196" from="c" to="store_ln18" fromId="15" toId="17">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="197" toId="18">
</dataflow>
<dataflow id="200" from="empty_2" to="spectopmodule_ln3" fromId="199" toId="18">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="19">
</dataflow>
<dataflow id="203" from="input_ftmap" to="specinterface_ln0" fromId="176" toId="19">
</dataflow>
<dataflow id="205" from="empty" to="specinterface_ln0" fromId="204" toId="19">
</dataflow>
<dataflow id="207" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="208" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="210" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="212" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="213" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="217" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="218" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="219" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="220" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="223" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="224" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="20">
</dataflow>
<dataflow id="227" from="input_ftmap" to="specbitsmap_ln0" fromId="176" toId="20">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="229" from="conv1_weights" to="specinterface_ln0" fromId="177" toId="21">
</dataflow>
<dataflow id="230" from="empty" to="specinterface_ln0" fromId="204" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="232" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="233" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="234" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="21">
</dataflow>
<dataflow id="235" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="240" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="241" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="242" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="243" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="245" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="21">
</dataflow>
<dataflow id="246" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="22">
</dataflow>
<dataflow id="248" from="conv1_weights" to="specbitsmap_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="250" from="conv1_biases" to="specinterface_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="251" from="empty" to="specinterface_ln0" fromId="204" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="253" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="255" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="256" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="257" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="259" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="260" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="261" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="262" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="263" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="264" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="265" from="empty_0" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="266" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="267" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="24">
</dataflow>
<dataflow id="269" from="conv1_biases" to="specbitsmap_ln0" fromId="178" toId="24">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="271" from="conv2_weights" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="272" from="empty" to="specinterface_ln0" fromId="204" toId="25">
</dataflow>
<dataflow id="273" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="274" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="276" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="25">
</dataflow>
<dataflow id="277" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="278" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="279" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="281" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="282" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="283" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="284" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="285" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="286" from="empty_0" to="specinterface_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="287" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="25">
</dataflow>
<dataflow id="288" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="26">
</dataflow>
<dataflow id="290" from="conv2_weights" to="specbitsmap_ln0" fromId="179" toId="26">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="27">
</dataflow>
<dataflow id="292" from="conv2_biases" to="specinterface_ln0" fromId="180" toId="27">
</dataflow>
<dataflow id="293" from="empty" to="specinterface_ln0" fromId="204" toId="27">
</dataflow>
<dataflow id="294" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="295" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="296" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="297" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="27">
</dataflow>
<dataflow id="298" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="299" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="300" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="301" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="302" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="303" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="304" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="305" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="306" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="307" from="empty_0" to="specinterface_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="308" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="27">
</dataflow>
<dataflow id="309" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="28">
</dataflow>
<dataflow id="311" from="conv2_biases" to="specbitsmap_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="29">
</dataflow>
<dataflow id="313" from="conv3_weights" to="specinterface_ln0" fromId="181" toId="29">
</dataflow>
<dataflow id="314" from="empty" to="specinterface_ln0" fromId="204" toId="29">
</dataflow>
<dataflow id="315" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="316" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="317" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="318" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="29">
</dataflow>
<dataflow id="319" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="320" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="322" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="323" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="324" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="325" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="326" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="327" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="328" from="empty_0" to="specinterface_ln0" fromId="209" toId="29">
</dataflow>
<dataflow id="329" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="29">
</dataflow>
<dataflow id="330" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="29">
</dataflow>
<dataflow id="331" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="30">
</dataflow>
<dataflow id="332" from="conv3_weights" to="specbitsmap_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="31">
</dataflow>
<dataflow id="334" from="conv3_biases" to="specbitsmap_ln0" fromId="182" toId="31">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="32">
</dataflow>
<dataflow id="336" from="conv3_biases" to="specinterface_ln0" fromId="182" toId="32">
</dataflow>
<dataflow id="338" from="empty_1" to="specinterface_ln0" fromId="337" toId="32">
</dataflow>
<dataflow id="339" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="340" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="341" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="342" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="343" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="344" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="345" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="346" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="347" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="348" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="349" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="350" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="351" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="352" from="empty_0" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="353" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="32">
</dataflow>
<dataflow id="354" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="32">
</dataflow>
<dataflow id="355" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="201" toId="33">
</dataflow>
<dataflow id="356" from="output_ftmap" to="specinterface_ln0" fromId="183" toId="33">
</dataflow>
<dataflow id="357" from="empty" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="358" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="359" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="360" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="361" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="33">
</dataflow>
<dataflow id="362" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="363" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="364" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="365" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="366" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="367" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="368" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="369" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="370" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="371" from="empty_0" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="372" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="33">
</dataflow>
<dataflow id="373" from="StgValue_206" to="specinterface_ln0" fromId="206" toId="33">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="225" toId="34">
</dataflow>
<dataflow id="375" from="output_ftmap" to="specbitsmap_ln0" fromId="183" toId="34">
</dataflow>
<dataflow id="376" from="conv1" to="call_ln17" fromId="188" toId="35">
</dataflow>
<dataflow id="377" from="input_ftmap" to="call_ln17" fromId="176" toId="35">
</dataflow>
<dataflow id="378" from="conv1_weights" to="call_ln17" fromId="177" toId="35">
</dataflow>
<dataflow id="379" from="conv1_biases" to="call_ln17" fromId="178" toId="35">
</dataflow>
<dataflow id="380" from="feat1" to="call_ln17" fromId="184" toId="35">
</dataflow>
<dataflow id="381" from="c" to="c_2" fromId="15" toId="37">
</dataflow>
<dataflow id="382" from="c_2" to="zext_ln21" fromId="37" toId="38">
</dataflow>
<dataflow id="384" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_4" fromId="383" toId="39">
</dataflow>
<dataflow id="385" from="c_2" to="tmp_4" fromId="37" toId="39">
</dataflow>
<dataflow id="387" from="StgValue_386" to="tmp_4" fromId="386" toId="39">
</dataflow>
<dataflow id="388" from="tmp_4" to="zext_ln21_1" fromId="39" toId="40">
</dataflow>
<dataflow id="389" from="zext_ln21_1" to="sub_ln21" fromId="40" toId="41">
</dataflow>
<dataflow id="390" from="zext_ln21" to="sub_ln21" fromId="38" toId="41">
</dataflow>
<dataflow id="391" from="sub_ln21" to="sext_ln18" fromId="41" toId="42">
</dataflow>
<dataflow id="392" from="c_2" to="icmp_ln18" fromId="37" toId="43">
</dataflow>
<dataflow id="394" from="StgValue_393" to="icmp_ln18" fromId="393" toId="43">
</dataflow>
<dataflow id="395" from="c_2" to="add_ln18" fromId="37" toId="44">
</dataflow>
<dataflow id="397" from="StgValue_396" to="add_ln18" fromId="396" toId="44">
</dataflow>
<dataflow id="398" from="icmp_ln18" to="br_ln18" fromId="43" toId="45">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="399" toId="46">
</dataflow>
<dataflow id="402" from="StgValue_401" to="speclooptripcount_ln18" fromId="401" toId="46">
</dataflow>
<dataflow id="403" from="StgValue_401" to="speclooptripcount_ln18" fromId="401" toId="46">
</dataflow>
<dataflow id="404" from="StgValue_401" to="speclooptripcount_ln18" fromId="401" toId="46">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="405" toId="47">
</dataflow>
<dataflow id="408" from="empty_8" to="specloopname_ln18" fromId="407" toId="47">
</dataflow>
<dataflow id="409" from="StgValue_186" to="c_1" fromId="186" toId="49">
</dataflow>
<dataflow id="411" from="conv2" to="call_ln29" fromId="410" toId="50">
</dataflow>
<dataflow id="412" from="conv2_weights" to="call_ln29" fromId="179" toId="50">
</dataflow>
<dataflow id="413" from="conv2_biases" to="call_ln29" fromId="180" toId="50">
</dataflow>
<dataflow id="414" from="feat1" to="call_ln29" fromId="184" toId="50">
</dataflow>
<dataflow id="415" from="feat2" to="call_ln29" fromId="185" toId="50">
</dataflow>
<dataflow id="417" from="StgValue_416" to="store_ln30" fromId="416" toId="51">
</dataflow>
<dataflow id="418" from="c_1" to="store_ln30" fromId="49" toId="51">
</dataflow>
<dataflow id="419" from="add_ln19" to="y" fromId="60" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="420" from="br_ln19" to="y" fromId="76" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="421" from="StgValue_386" to="y" fromId="386" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="422" from="br_ln19" to="y" fromId="48" toId="52">
</dataflow>
<dataflow id="423" from="y" to="zext_ln21_2" fromId="52" toId="53">
</dataflow>
<dataflow id="424" from="sext_ln18" to="add_ln21" fromId="42" toId="54">
</dataflow>
<dataflow id="425" from="zext_ln21_2" to="add_ln21" fromId="53" toId="54">
</dataflow>
<dataflow id="426" from="add_ln21" to="sext_ln21" fromId="54" toId="55">
</dataflow>
<dataflow id="427" from="add_ln21" to="trunc_ln21" fromId="54" toId="56">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl1" fromId="428" toId="57">
</dataflow>
<dataflow id="430" from="trunc_ln21" to="p_shl1" fromId="56" toId="57">
</dataflow>
<dataflow id="431" from="StgValue_386" to="p_shl1" fromId="386" toId="57">
</dataflow>
<dataflow id="432" from="p_shl1" to="sub_ln21_1" fromId="57" toId="58">
</dataflow>
<dataflow id="433" from="sext_ln21" to="sub_ln21_1" fromId="55" toId="58">
</dataflow>
<dataflow id="434" from="y" to="icmp_ln19" fromId="52" toId="59">
</dataflow>
<dataflow id="436" from="StgValue_435" to="icmp_ln19" fromId="435" toId="59">
</dataflow>
<dataflow id="437" from="y" to="add_ln19" fromId="52" toId="60">
</dataflow>
<dataflow id="439" from="StgValue_438" to="add_ln19" fromId="438" toId="60">
</dataflow>
<dataflow id="440" from="icmp_ln19" to="br_ln19" fromId="59" toId="61">
</dataflow>
<dataflow id="441" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln19" fromId="399" toId="62">
</dataflow>
<dataflow id="443" from="StgValue_442" to="speclooptripcount_ln19" fromId="442" toId="62">
</dataflow>
<dataflow id="444" from="StgValue_442" to="speclooptripcount_ln19" fromId="442" toId="62">
</dataflow>
<dataflow id="445" from="StgValue_442" to="speclooptripcount_ln19" fromId="442" toId="62">
</dataflow>
<dataflow id="446" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="405" toId="63">
</dataflow>
<dataflow id="448" from="empty_7" to="specloopname_ln19" fromId="447" toId="63">
</dataflow>
<dataflow id="449" from="add_ln18" to="store_ln18" fromId="44" toId="65">
</dataflow>
<dataflow id="450" from="c" to="store_ln18" fromId="15" toId="65">
</dataflow>
<dataflow id="451" from="StgValue_386" to="x" fromId="386" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln20" to="x" fromId="64" toId="67">
</dataflow>
<dataflow id="453" from="add_ln20" to="x" fromId="73" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="454" from="br_ln20" to="x" fromId="92" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="455" from="x" to="zext_ln21_3" fromId="67" toId="68">
</dataflow>
<dataflow id="456" from="sub_ln21_1" to="add_ln21_1" fromId="58" toId="69">
</dataflow>
<dataflow id="457" from="zext_ln21_3" to="add_ln21_1" fromId="68" toId="69">
</dataflow>
<dataflow id="458" from="add_ln21_1" to="zext_ln21_4" fromId="69" toId="70">
</dataflow>
<dataflow id="459" from="feat1" to="feat1_addr" fromId="184" toId="71">
</dataflow>
<dataflow id="461" from="StgValue_460" to="feat1_addr" fromId="460" toId="71">
</dataflow>
<dataflow id="462" from="zext_ln21_4" to="feat1_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="463" from="x" to="icmp_ln20" fromId="67" toId="72">
</dataflow>
<dataflow id="464" from="StgValue_435" to="icmp_ln20" fromId="435" toId="72">
</dataflow>
<dataflow id="465" from="x" to="add_ln20" fromId="67" toId="73">
</dataflow>
<dataflow id="466" from="StgValue_438" to="add_ln20" fromId="438" toId="73">
</dataflow>
<dataflow id="467" from="icmp_ln20" to="br_ln20" fromId="72" toId="74">
</dataflow>
<dataflow id="468" from="feat1_addr" to="feat1_load" fromId="71" toId="75">
</dataflow>
<dataflow id="469" from="feat1_addr" to="feat1_load" fromId="71" toId="77">
</dataflow>
<dataflow id="470" from="feat1_load" to="bitcast_ln21" fromId="77" toId="78">
</dataflow>
<dataflow id="472" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="471" toId="79">
</dataflow>
<dataflow id="473" from="bitcast_ln21" to="tmp" fromId="78" toId="79">
</dataflow>
<dataflow id="475" from="StgValue_474" to="tmp" fromId="474" toId="79">
</dataflow>
<dataflow id="477" from="StgValue_476" to="tmp" fromId="476" toId="79">
</dataflow>
<dataflow id="478" from="bitcast_ln21" to="trunc_ln21_1" fromId="78" toId="80">
</dataflow>
<dataflow id="479" from="tmp" to="icmp_ln21" fromId="79" toId="81">
</dataflow>
<dataflow id="480" from="StgValue_435" to="icmp_ln21" fromId="435" toId="81">
</dataflow>
<dataflow id="481" from="trunc_ln21_1" to="icmp_ln21_1" fromId="80" toId="82">
</dataflow>
<dataflow id="483" from="StgValue_482" to="icmp_ln21_1" fromId="482" toId="82">
</dataflow>
<dataflow id="484" from="feat1_load" to="tmp_1" fromId="77" toId="83">
</dataflow>
<dataflow id="486" from="StgValue_485" to="tmp_1" fromId="485" toId="83">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="399" toId="84">
</dataflow>
<dataflow id="488" from="StgValue_442" to="speclooptripcount_ln20" fromId="442" toId="84">
</dataflow>
<dataflow id="489" from="StgValue_442" to="speclooptripcount_ln20" fromId="442" toId="84">
</dataflow>
<dataflow id="490" from="StgValue_442" to="speclooptripcount_ln20" fromId="442" toId="84">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="405" toId="85">
</dataflow>
<dataflow id="493" from="empty_6" to="specloopname_ln20" fromId="492" toId="85">
</dataflow>
<dataflow id="494" from="icmp_ln21_1" to="or_ln21" fromId="82" toId="86">
</dataflow>
<dataflow id="495" from="icmp_ln21" to="or_ln21" fromId="81" toId="86">
</dataflow>
<dataflow id="496" from="feat1_load" to="tmp_1" fromId="77" toId="87">
</dataflow>
<dataflow id="497" from="StgValue_485" to="tmp_1" fromId="485" toId="87">
</dataflow>
<dataflow id="498" from="or_ln21" to="and_ln21" fromId="86" toId="88">
</dataflow>
<dataflow id="499" from="tmp_1" to="and_ln21" fromId="87" toId="88">
</dataflow>
<dataflow id="500" from="and_ln21" to="br_ln21" fromId="88" toId="89">
</dataflow>
<dataflow id="501" from="StgValue_485" to="store_ln22" fromId="485" toId="90">
</dataflow>
<dataflow id="502" from="feat1_addr" to="store_ln22" fromId="71" toId="90">
</dataflow>
<dataflow id="503" from="conv2" to="call_ln29" fromId="410" toId="93">
</dataflow>
<dataflow id="504" from="conv2_weights" to="call_ln29" fromId="179" toId="93">
</dataflow>
<dataflow id="505" from="conv2_biases" to="call_ln29" fromId="180" toId="93">
</dataflow>
<dataflow id="506" from="feat1" to="call_ln29" fromId="184" toId="93">
</dataflow>
<dataflow id="507" from="feat2" to="call_ln29" fromId="185" toId="93">
</dataflow>
<dataflow id="508" from="c_1" to="c_3" fromId="49" toId="95">
</dataflow>
<dataflow id="509" from="c_3" to="zext_ln33" fromId="95" toId="96">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_5" fromId="510" toId="97">
</dataflow>
<dataflow id="512" from="c_3" to="tmp_5" fromId="95" toId="97">
</dataflow>
<dataflow id="513" from="StgValue_386" to="tmp_5" fromId="386" toId="97">
</dataflow>
<dataflow id="514" from="tmp_5" to="zext_ln33_1" fromId="97" toId="98">
</dataflow>
<dataflow id="515" from="zext_ln33_1" to="sub_ln33" fromId="98" toId="99">
</dataflow>
<dataflow id="516" from="zext_ln33" to="sub_ln33" fromId="96" toId="99">
</dataflow>
<dataflow id="517" from="sub_ln33" to="sext_ln30" fromId="99" toId="100">
</dataflow>
<dataflow id="518" from="c_3" to="icmp_ln30" fromId="95" toId="101">
</dataflow>
<dataflow id="520" from="StgValue_519" to="icmp_ln30" fromId="519" toId="101">
</dataflow>
<dataflow id="521" from="c_3" to="add_ln30" fromId="95" toId="102">
</dataflow>
<dataflow id="523" from="StgValue_522" to="add_ln30" fromId="522" toId="102">
</dataflow>
<dataflow id="524" from="icmp_ln30" to="br_ln30" fromId="101" toId="103">
</dataflow>
<dataflow id="525" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="399" toId="104">
</dataflow>
<dataflow id="527" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="104">
</dataflow>
<dataflow id="528" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="104">
</dataflow>
<dataflow id="529" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="104">
</dataflow>
<dataflow id="530" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="405" toId="105">
</dataflow>
<dataflow id="532" from="empty_5" to="specloopname_ln30" fromId="531" toId="105">
</dataflow>
<dataflow id="534" from="_ssdm_op_Read.ap_auto.i32P0A" to="conv3_biases_read" fromId="533" toId="107">
</dataflow>
<dataflow id="535" from="conv3_biases" to="conv3_biases_read" fromId="182" toId="107">
</dataflow>
<dataflow id="536" from="conv3_biases_read" to="empty" fromId="107" toId="108">
</dataflow>
<dataflow id="538" from="conv3" to="call_ln41" fromId="537" toId="109">
</dataflow>
<dataflow id="539" from="conv3_weights" to="call_ln41" fromId="181" toId="109">
</dataflow>
<dataflow id="540" from="empty" to="call_ln41" fromId="108" toId="109">
</dataflow>
<dataflow id="541" from="output_ftmap" to="call_ln41" fromId="183" toId="109">
</dataflow>
<dataflow id="542" from="feat2" to="call_ln41" fromId="185" toId="109">
</dataflow>
<dataflow id="543" from="add_ln31" to="y_1" fromId="118" toId="110">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="544" from="br_ln31" to="y_1" fromId="134" toId="110">
<BackEdge/>
</dataflow>
<dataflow id="545" from="StgValue_386" to="y_1" fromId="386" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="546" from="br_ln31" to="y_1" fromId="106" toId="110">
</dataflow>
<dataflow id="547" from="y_1" to="zext_ln33_2" fromId="110" toId="111">
</dataflow>
<dataflow id="548" from="sext_ln30" to="add_ln33" fromId="100" toId="112">
</dataflow>
<dataflow id="549" from="zext_ln33_2" to="add_ln33" fromId="111" toId="112">
</dataflow>
<dataflow id="550" from="add_ln33" to="sext_ln33" fromId="112" toId="113">
</dataflow>
<dataflow id="551" from="add_ln33" to="trunc_ln33" fromId="112" toId="114">
</dataflow>
<dataflow id="553" from="_ssdm_op_BitConcatenate.i21.i13.i8" to="p_shl3" fromId="552" toId="115">
</dataflow>
<dataflow id="554" from="trunc_ln33" to="p_shl3" fromId="114" toId="115">
</dataflow>
<dataflow id="555" from="StgValue_386" to="p_shl3" fromId="386" toId="115">
</dataflow>
<dataflow id="556" from="p_shl3" to="sub_ln33_1" fromId="115" toId="116">
</dataflow>
<dataflow id="557" from="sext_ln33" to="sub_ln33_1" fromId="113" toId="116">
</dataflow>
<dataflow id="558" from="y_1" to="icmp_ln31" fromId="110" toId="117">
</dataflow>
<dataflow id="559" from="StgValue_435" to="icmp_ln31" fromId="435" toId="117">
</dataflow>
<dataflow id="560" from="y_1" to="add_ln31" fromId="110" toId="118">
</dataflow>
<dataflow id="561" from="StgValue_438" to="add_ln31" fromId="438" toId="118">
</dataflow>
<dataflow id="562" from="icmp_ln31" to="br_ln31" fromId="117" toId="119">
</dataflow>
<dataflow id="563" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="399" toId="120">
</dataflow>
<dataflow id="564" from="StgValue_442" to="speclooptripcount_ln31" fromId="442" toId="120">
</dataflow>
<dataflow id="565" from="StgValue_442" to="speclooptripcount_ln31" fromId="442" toId="120">
</dataflow>
<dataflow id="566" from="StgValue_442" to="speclooptripcount_ln31" fromId="442" toId="120">
</dataflow>
<dataflow id="567" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="405" toId="121">
</dataflow>
<dataflow id="569" from="empty_4" to="specloopname_ln31" fromId="568" toId="121">
</dataflow>
<dataflow id="570" from="add_ln30" to="store_ln30" fromId="102" toId="123">
</dataflow>
<dataflow id="571" from="c_1" to="store_ln30" fromId="49" toId="123">
</dataflow>
<dataflow id="572" from="StgValue_386" to="x_1" fromId="386" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="573" from="br_ln32" to="x_1" fromId="122" toId="125">
</dataflow>
<dataflow id="574" from="add_ln32" to="x_1" fromId="131" toId="125">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="575" from="br_ln32" to="x_1" fromId="150" toId="125">
<BackEdge/>
</dataflow>
<dataflow id="576" from="x_1" to="zext_ln33_3" fromId="125" toId="126">
</dataflow>
<dataflow id="577" from="sub_ln33_1" to="add_ln33_1" fromId="116" toId="127">
</dataflow>
<dataflow id="578" from="zext_ln33_3" to="add_ln33_1" fromId="126" toId="127">
</dataflow>
<dataflow id="579" from="add_ln33_1" to="zext_ln33_4" fromId="127" toId="128">
</dataflow>
<dataflow id="580" from="feat2" to="feat2_addr" fromId="185" toId="129">
</dataflow>
<dataflow id="581" from="StgValue_460" to="feat2_addr" fromId="460" toId="129">
</dataflow>
<dataflow id="582" from="zext_ln33_4" to="feat2_addr" fromId="128" toId="129">
</dataflow>
<dataflow id="583" from="x_1" to="icmp_ln32" fromId="125" toId="130">
</dataflow>
<dataflow id="584" from="StgValue_435" to="icmp_ln32" fromId="435" toId="130">
</dataflow>
<dataflow id="585" from="x_1" to="add_ln32" fromId="125" toId="131">
</dataflow>
<dataflow id="586" from="StgValue_438" to="add_ln32" fromId="438" toId="131">
</dataflow>
<dataflow id="587" from="icmp_ln32" to="br_ln32" fromId="130" toId="132">
</dataflow>
<dataflow id="588" from="feat2_addr" to="feat2_load" fromId="129" toId="133">
</dataflow>
<dataflow id="589" from="feat2_addr" to="feat2_load" fromId="129" toId="135">
</dataflow>
<dataflow id="590" from="feat2_load" to="bitcast_ln33" fromId="135" toId="136">
</dataflow>
<dataflow id="591" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_2" fromId="471" toId="137">
</dataflow>
<dataflow id="592" from="bitcast_ln33" to="tmp_2" fromId="136" toId="137">
</dataflow>
<dataflow id="593" from="StgValue_474" to="tmp_2" fromId="474" toId="137">
</dataflow>
<dataflow id="594" from="StgValue_476" to="tmp_2" fromId="476" toId="137">
</dataflow>
<dataflow id="595" from="bitcast_ln33" to="trunc_ln33_1" fromId="136" toId="138">
</dataflow>
<dataflow id="596" from="tmp_2" to="icmp_ln33" fromId="137" toId="139">
</dataflow>
<dataflow id="597" from="StgValue_435" to="icmp_ln33" fromId="435" toId="139">
</dataflow>
<dataflow id="598" from="trunc_ln33_1" to="icmp_ln33_1" fromId="138" toId="140">
</dataflow>
<dataflow id="599" from="StgValue_482" to="icmp_ln33_1" fromId="482" toId="140">
</dataflow>
<dataflow id="600" from="feat2_load" to="tmp_3" fromId="135" toId="141">
</dataflow>
<dataflow id="601" from="StgValue_485" to="tmp_3" fromId="485" toId="141">
</dataflow>
<dataflow id="602" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="399" toId="142">
</dataflow>
<dataflow id="603" from="StgValue_442" to="speclooptripcount_ln32" fromId="442" toId="142">
</dataflow>
<dataflow id="604" from="StgValue_442" to="speclooptripcount_ln32" fromId="442" toId="142">
</dataflow>
<dataflow id="605" from="StgValue_442" to="speclooptripcount_ln32" fromId="442" toId="142">
</dataflow>
<dataflow id="606" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="405" toId="143">
</dataflow>
<dataflow id="608" from="empty_3" to="specloopname_ln32" fromId="607" toId="143">
</dataflow>
<dataflow id="609" from="icmp_ln33_1" to="or_ln33" fromId="140" toId="144">
</dataflow>
<dataflow id="610" from="icmp_ln33" to="or_ln33" fromId="139" toId="144">
</dataflow>
<dataflow id="611" from="feat2_load" to="tmp_3" fromId="135" toId="145">
</dataflow>
<dataflow id="612" from="StgValue_485" to="tmp_3" fromId="485" toId="145">
</dataflow>
<dataflow id="613" from="or_ln33" to="and_ln33" fromId="144" toId="146">
</dataflow>
<dataflow id="614" from="tmp_3" to="and_ln33" fromId="145" toId="146">
</dataflow>
<dataflow id="615" from="and_ln33" to="br_ln33" fromId="146" toId="147">
</dataflow>
<dataflow id="616" from="StgValue_485" to="store_ln34" fromId="485" toId="148">
</dataflow>
<dataflow id="617" from="feat2_addr" to="store_ln34" fromId="129" toId="148">
</dataflow>
<dataflow id="618" from="conv3" to="call_ln41" fromId="537" toId="151">
</dataflow>
<dataflow id="619" from="conv3_weights" to="call_ln41" fromId="181" toId="151">
</dataflow>
<dataflow id="620" from="empty" to="call_ln41" fromId="108" toId="151">
</dataflow>
<dataflow id="621" from="output_ftmap" to="call_ln41" fromId="183" toId="151">
</dataflow>
<dataflow id="622" from="feat2" to="call_ln41" fromId="185" toId="151">
</dataflow>
<dataflow id="623" from="icmp_ln18" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="624" from="icmp_ln19" to="StgValue_4" fromId="59" toId="4">
</dataflow>
<dataflow id="625" from="icmp_ln20" to="StgValue_5" fromId="72" toId="5">
</dataflow>
<dataflow id="626" from="and_ln21" to="StgValue_7" fromId="88" toId="7">
</dataflow>
<dataflow id="627" from="icmp_ln30" to="StgValue_9" fromId="101" toId="9">
</dataflow>
<dataflow id="628" from="icmp_ln31" to="StgValue_10" fromId="117" toId="10">
</dataflow>
<dataflow id="629" from="icmp_ln32" to="StgValue_11" fromId="130" toId="11">
</dataflow>
<dataflow id="630" from="and_ln33" to="StgValue_13" fromId="146" toId="13">
=======
<dataflow id="128" from="StgValue_127" to="oc" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_129" to="acc_5_loc" fromId="129" toId="14">
</dataflow>
<dataflow id="132" from="conv1" to="call_ln18" fromId="131" toId="15">
</dataflow>
<dataflow id="133" from="input_ftmap" to="call_ln18" fromId="117" toId="15">
</dataflow>
<dataflow id="134" from="conv1_weights" to="call_ln18" fromId="118" toId="15">
</dataflow>
<dataflow id="135" from="conv1_biases" to="call_ln18" fromId="119" toId="15">
</dataflow>
<dataflow id="136" from="feat1" to="call_ln18" fromId="125" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_137" to="store_ln10" fromId="137" toId="16">
</dataflow>
<dataflow id="139" from="oc" to="store_ln10" fromId="13" toId="16">
</dataflow>
<dataflow id="140" from="conv1" to="call_ln18" fromId="131" toId="17">
</dataflow>
<dataflow id="141" from="input_ftmap" to="call_ln18" fromId="117" toId="17">
</dataflow>
<dataflow id="142" from="conv1_weights" to="call_ln18" fromId="118" toId="17">
</dataflow>
<dataflow id="143" from="conv1_biases" to="call_ln18" fromId="119" toId="17">
</dataflow>
<dataflow id="144" from="feat1" to="call_ln18" fromId="125" toId="17">
</dataflow>
<dataflow id="146" from="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" to="call_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="147" from="feat1" to="call_ln0" fromId="125" toId="18">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="148" toId="19">
</dataflow>
<dataflow id="151" from="empty_2" to="spectopmodule_ln5" fromId="150" toId="19">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="154" from="input_ftmap" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="156" from="empty" to="specinterface_ln0" fromId="155" toId="20">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="159" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="164" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="169" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="171" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="175" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="21">
</dataflow>
<dataflow id="178" from="input_ftmap" to="specbitsmap_ln0" fromId="117" toId="21">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="22">
</dataflow>
<dataflow id="180" from="conv1_weights" to="specinterface_ln0" fromId="118" toId="22">
</dataflow>
<dataflow id="181" from="empty" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="182" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="183" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="185" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="186" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="188" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="190" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="191" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="192" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="193" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="196" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="197" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="23">
</dataflow>
<dataflow id="199" from="conv1_weights" to="specbitsmap_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="201" from="conv1_biases" to="specinterface_ln0" fromId="119" toId="24">
</dataflow>
<dataflow id="202" from="empty" to="specinterface_ln0" fromId="155" toId="24">
</dataflow>
<dataflow id="203" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="204" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="205" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="206" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="208" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="209" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="210" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="211" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="212" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="213" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="214" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="217" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="218" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="25">
</dataflow>
<dataflow id="220" from="conv1_biases" to="specbitsmap_ln0" fromId="119" toId="25">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="26">
</dataflow>
<dataflow id="222" from="conv2_weights" to="specinterface_ln0" fromId="120" toId="26">
</dataflow>
<dataflow id="223" from="empty" to="specinterface_ln0" fromId="155" toId="26">
</dataflow>
<dataflow id="224" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="225" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="227" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="228" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="229" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="230" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="231" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="232" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="233" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="234" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="235" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="238" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="239" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="27">
</dataflow>
<dataflow id="241" from="conv2_weights" to="specbitsmap_ln0" fromId="120" toId="27">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="28">
</dataflow>
<dataflow id="243" from="conv2_biases" to="specinterface_ln0" fromId="121" toId="28">
</dataflow>
<dataflow id="244" from="empty" to="specinterface_ln0" fromId="155" toId="28">
</dataflow>
<dataflow id="245" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="246" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="247" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="248" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="249" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="250" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="251" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="252" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="253" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="254" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="255" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="256" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="257" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="160" toId="28">
</dataflow>
<dataflow id="259" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="260" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="29">
</dataflow>
<dataflow id="262" from="conv2_biases" to="specbitsmap_ln0" fromId="121" toId="29">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="30">
</dataflow>
<dataflow id="264" from="conv3_weights" to="specinterface_ln0" fromId="122" toId="30">
</dataflow>
<dataflow id="265" from="empty" to="specinterface_ln0" fromId="155" toId="30">
</dataflow>
<dataflow id="266" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="267" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="268" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="269" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="270" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="271" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="272" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="273" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="274" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="275" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="276" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="277" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="278" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="279" from="empty_0" to="specinterface_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="280" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="30">
</dataflow>
<dataflow id="281" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="31">
</dataflow>
<dataflow id="283" from="conv3_weights" to="specbitsmap_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="32">
</dataflow>
<dataflow id="285" from="conv3_biases" to="specbitsmap_ln0" fromId="123" toId="32">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="33">
</dataflow>
<dataflow id="287" from="conv3_biases" to="specinterface_ln0" fromId="123" toId="33">
</dataflow>
<dataflow id="289" from="empty_1" to="specinterface_ln0" fromId="288" toId="33">
</dataflow>
<dataflow id="290" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="291" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="292" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="293" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="294" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="295" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="296" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="297" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="298" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="299" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="300" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="301" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="302" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="303" from="empty_0" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="304" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="305" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="33">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="34">
</dataflow>
<dataflow id="307" from="output_ftmap" to="specinterface_ln0" fromId="124" toId="34">
</dataflow>
<dataflow id="308" from="empty" to="specinterface_ln0" fromId="155" toId="34">
</dataflow>
<dataflow id="309" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="310" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="311" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="312" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="34">
</dataflow>
<dataflow id="313" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="315" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="316" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="317" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="318" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="319" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="320" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="322" from="empty_0" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="323" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="34">
</dataflow>
<dataflow id="324" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="34">
</dataflow>
<dataflow id="325" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="176" toId="35">
</dataflow>
<dataflow id="326" from="output_ftmap" to="specbitsmap_ln0" fromId="124" toId="35">
</dataflow>
<dataflow id="327" from="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" to="call_ln0" fromId="145" toId="36">
</dataflow>
<dataflow id="328" from="feat1" to="call_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="329" from="oc" to="oc_1" fromId="13" toId="38">
</dataflow>
<dataflow id="330" from="oc_1" to="trunc_ln10" fromId="38" toId="39">
</dataflow>
<dataflow id="331" from="oc_1" to="icmp_ln10" fromId="38" toId="40">
</dataflow>
<dataflow id="333" from="StgValue_332" to="icmp_ln10" fromId="332" toId="40">
</dataflow>
<dataflow id="334" from="oc_1" to="add_ln10" fromId="38" toId="41">
</dataflow>
<dataflow id="336" from="StgValue_335" to="add_ln10" fromId="335" toId="41">
</dataflow>
<dataflow id="337" from="icmp_ln10" to="br_ln10" fromId="40" toId="42">
</dataflow>
<dataflow id="338" from="oc_1" to="zext_ln10" fromId="38" toId="43">
</dataflow>
<dataflow id="339" from="conv2_biases" to="conv2_biases_addr" fromId="121" toId="44">
</dataflow>
<dataflow id="341" from="StgValue_340" to="conv2_biases_addr" fromId="340" toId="44">
</dataflow>
<dataflow id="342" from="zext_ln10" to="conv2_biases_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="343" from="conv2_biases_addr" to="conv2_biases_load" fromId="44" toId="45">
</dataflow>
<dataflow id="344" from="add_ln10" to="store_ln10" fromId="41" toId="46">
</dataflow>
<dataflow id="345" from="oc" to="store_ln10" fromId="13" toId="46">
</dataflow>
<dataflow id="346" from="StgValue_127" to="x" fromId="127" toId="47">
</dataflow>
<dataflow id="347" from="StgValue_127" to="y" fromId="127" toId="48">
</dataflow>
<dataflow id="348" from="StgValue_127" to="indvar_flatten106" fromId="127" toId="49">
</dataflow>
<dataflow id="350" from="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" to="call_ln0" fromId="349" toId="50">
</dataflow>
<dataflow id="351" from="feat2" to="call_ln0" fromId="126" toId="50">
</dataflow>
<dataflow id="353" from="StgValue_352" to="store_ln14" fromId="352" toId="51">
</dataflow>
<dataflow id="354" from="indvar_flatten106" to="store_ln14" fromId="49" toId="51">
</dataflow>
<dataflow id="356" from="StgValue_355" to="store_ln14" fromId="355" toId="52">
</dataflow>
<dataflow id="357" from="y" to="store_ln14" fromId="48" toId="52">
</dataflow>
<dataflow id="358" from="StgValue_355" to="store_ln14" fromId="355" toId="53">
</dataflow>
<dataflow id="359" from="x" to="store_ln14" fromId="47" toId="53">
</dataflow>
<dataflow id="360" from="oc_1" to="zext_ln21" fromId="38" toId="54">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_6" fromId="361" toId="55">
</dataflow>
<dataflow id="363" from="oc_1" to="tmp_6" fromId="38" toId="55">
</dataflow>
<dataflow id="364" from="StgValue_355" to="tmp_6" fromId="355" toId="55">
</dataflow>
<dataflow id="365" from="tmp_6" to="zext_ln21_5" fromId="55" toId="56">
</dataflow>
<dataflow id="366" from="zext_ln21_5" to="sub_ln21" fromId="56" toId="57">
</dataflow>
<dataflow id="367" from="zext_ln21" to="sub_ln21" fromId="54" toId="57">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="tmp_7" fromId="368" toId="58">
</dataflow>
<dataflow id="370" from="trunc_ln10" to="tmp_7" fromId="39" toId="58">
</dataflow>
<dataflow id="371" from="StgValue_137" to="tmp_7" fromId="137" toId="58">
</dataflow>
<dataflow id="372" from="conv2_biases_addr" to="conv2_biases_load" fromId="44" toId="59">
</dataflow>
<dataflow id="373" from="conv2_biases_load" to="acc" fromId="59" toId="60">
</dataflow>
<dataflow id="375" from="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" to="call_ln10" fromId="374" toId="61">
</dataflow>
<dataflow id="376" from="acc" to="call_ln10" fromId="60" toId="61">
</dataflow>
<dataflow id="377" from="sub_ln21" to="call_ln10" fromId="57" toId="61">
</dataflow>
<dataflow id="378" from="tmp_7" to="call_ln10" fromId="58" toId="61">
</dataflow>
<dataflow id="379" from="conv2_weights" to="call_ln10" fromId="120" toId="61">
</dataflow>
<dataflow id="380" from="feat1" to="call_ln10" fromId="125" toId="61">
</dataflow>
<dataflow id="381" from="feat2" to="call_ln10" fromId="126" toId="61">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln10" fromId="382" toId="62">
</dataflow>
<dataflow id="385" from="StgValue_384" to="speclooptripcount_ln10" fromId="384" toId="62">
</dataflow>
<dataflow id="386" from="StgValue_384" to="speclooptripcount_ln10" fromId="384" toId="62">
</dataflow>
<dataflow id="387" from="StgValue_384" to="speclooptripcount_ln10" fromId="384" toId="62">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="388" toId="63">
</dataflow>
<dataflow id="391" from="empty_7" to="specloopname_ln10" fromId="390" toId="63">
</dataflow>
<dataflow id="392" from="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" to="call_ln10" fromId="374" toId="64">
</dataflow>
<dataflow id="393" from="acc" to="call_ln10" fromId="60" toId="64">
</dataflow>
<dataflow id="394" from="sub_ln21" to="call_ln10" fromId="57" toId="64">
</dataflow>
<dataflow id="395" from="tmp_7" to="call_ln10" fromId="58" toId="64">
</dataflow>
<dataflow id="396" from="conv2_weights" to="call_ln10" fromId="120" toId="64">
</dataflow>
<dataflow id="397" from="feat1" to="call_ln10" fromId="125" toId="64">
</dataflow>
<dataflow id="398" from="feat2" to="call_ln10" fromId="126" toId="64">
</dataflow>
<dataflow id="399" from="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" to="call_ln0" fromId="349" toId="66">
</dataflow>
<dataflow id="400" from="feat2" to="call_ln0" fromId="126" toId="66">
</dataflow>
<dataflow id="402" from="_ssdm_op_Read.ap_auto.i32P0A" to="conv3_biases_read" fromId="401" toId="67">
</dataflow>
<dataflow id="403" from="conv3_biases" to="conv3_biases_read" fromId="123" toId="67">
</dataflow>
<dataflow id="404" from="conv3_biases_read" to="acc_1" fromId="67" toId="68">
</dataflow>
<dataflow id="405" from="indvar_flatten106" to="indvar_flatten106_load" fromId="49" toId="70">
</dataflow>
<dataflow id="406" from="indvar_flatten106_load" to="icmp_ln14" fromId="70" toId="71">
</dataflow>
<dataflow id="408" from="StgValue_407" to="icmp_ln14" fromId="407" toId="71">
</dataflow>
<dataflow id="409" from="indvar_flatten106_load" to="add_ln14_1" fromId="70" toId="72">
</dataflow>
<dataflow id="411" from="StgValue_410" to="add_ln14_1" fromId="410" toId="72">
</dataflow>
<dataflow id="412" from="icmp_ln14" to="br_ln14" fromId="71" toId="73">
</dataflow>
<dataflow id="413" from="x" to="x_load" fromId="47" toId="74">
</dataflow>
<dataflow id="414" from="y" to="y_load" fromId="48" toId="75">
</dataflow>
<dataflow id="415" from="y_load" to="add_ln14" fromId="75" toId="76">
</dataflow>
<dataflow id="417" from="StgValue_416" to="add_ln14" fromId="416" toId="76">
</dataflow>
<dataflow id="418" from="x_load" to="icmp_ln15" fromId="74" toId="77">
</dataflow>
<dataflow id="420" from="StgValue_419" to="icmp_ln15" fromId="419" toId="77">
</dataflow>
<dataflow id="421" from="icmp_ln15" to="select_ln14" fromId="77" toId="78">
</dataflow>
<dataflow id="422" from="StgValue_355" to="select_ln14" fromId="355" toId="78">
</dataflow>
<dataflow id="423" from="x_load" to="select_ln14" fromId="74" toId="78">
</dataflow>
<dataflow id="424" from="icmp_ln15" to="select_ln14_1" fromId="77" toId="79">
</dataflow>
<dataflow id="425" from="add_ln14" to="select_ln14_1" fromId="76" toId="79">
</dataflow>
<dataflow id="426" from="y_load" to="select_ln14_1" fromId="75" toId="79">
</dataflow>
<dataflow id="427" from="select_ln14" to="add_ln15" fromId="78" toId="80">
</dataflow>
<dataflow id="428" from="StgValue_416" to="add_ln15" fromId="416" toId="80">
</dataflow>
<dataflow id="429" from="add_ln14_1" to="store_ln15" fromId="72" toId="81">
</dataflow>
<dataflow id="430" from="indvar_flatten106" to="store_ln15" fromId="49" toId="81">
</dataflow>
<dataflow id="431" from="select_ln14_1" to="store_ln15" fromId="79" toId="82">
</dataflow>
<dataflow id="432" from="y" to="store_ln15" fromId="48" toId="82">
</dataflow>
<dataflow id="433" from="add_ln15" to="store_ln15" fromId="80" toId="83">
</dataflow>
<dataflow id="434" from="x" to="store_ln15" fromId="47" toId="83">
</dataflow>
<dataflow id="436" from="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" to="call_ln14" fromId="435" toId="85">
</dataflow>
<dataflow id="437" from="acc_1" to="call_ln14" fromId="68" toId="85">
</dataflow>
<dataflow id="438" from="select_ln14_1" to="call_ln14" fromId="79" toId="85">
</dataflow>
<dataflow id="439" from="conv3_weights" to="call_ln14" fromId="122" toId="85">
</dataflow>
<dataflow id="440" from="select_ln14" to="call_ln14" fromId="78" toId="85">
</dataflow>
<dataflow id="441" from="acc_5_loc" to="call_ln14" fromId="14" toId="85">
</dataflow>
<dataflow id="442" from="feat2" to="call_ln14" fromId="126" toId="85">
</dataflow>
<dataflow id="443" from="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" to="call_ln14" fromId="435" toId="86">
</dataflow>
<dataflow id="444" from="acc_1" to="call_ln14" fromId="68" toId="86">
</dataflow>
<dataflow id="445" from="select_ln14_1" to="call_ln14" fromId="79" toId="86">
</dataflow>
<dataflow id="446" from="conv3_weights" to="call_ln14" fromId="122" toId="86">
</dataflow>
<dataflow id="447" from="select_ln14" to="call_ln14" fromId="78" toId="86">
</dataflow>
<dataflow id="448" from="acc_5_loc" to="call_ln14" fromId="14" toId="86">
</dataflow>
<dataflow id="449" from="feat2" to="call_ln14" fromId="126" toId="86">
</dataflow>
<dataflow id="450" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="388" toId="87">
</dataflow>
<dataflow id="452" from="VITIS_LOOP_14_2_VITIS_LOOP_15_3_str" to="specloopname_ln0" fromId="451" toId="87">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="382" toId="88">
</dataflow>
<dataflow id="455" from="StgValue_454" to="speclooptripcount_ln0" fromId="454" toId="88">
</dataflow>
<dataflow id="456" from="StgValue_454" to="speclooptripcount_ln0" fromId="454" toId="88">
</dataflow>
<dataflow id="457" from="StgValue_454" to="speclooptripcount_ln0" fromId="454" toId="88">
</dataflow>
<dataflow id="458" from="select_ln14_1" to="zext_ln33" fromId="79" toId="89">
</dataflow>
<dataflow id="460" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_s" fromId="459" toId="90">
</dataflow>
<dataflow id="461" from="select_ln14_1" to="tmp_s" fromId="79" toId="90">
</dataflow>
<dataflow id="462" from="StgValue_355" to="tmp_s" fromId="355" toId="90">
</dataflow>
<dataflow id="463" from="tmp_s" to="sub_ln33" fromId="90" toId="91">
</dataflow>
<dataflow id="464" from="zext_ln33" to="sub_ln33" fromId="89" toId="91">
</dataflow>
<dataflow id="465" from="select_ln14" to="zext_ln33_1" fromId="78" toId="92">
</dataflow>
<dataflow id="466" from="sub_ln33" to="add_ln33" fromId="91" toId="93">
</dataflow>
<dataflow id="467" from="zext_ln33_1" to="add_ln33" fromId="92" toId="93">
</dataflow>
<dataflow id="468" from="add_ln33" to="zext_ln33_2" fromId="93" toId="94">
</dataflow>
<dataflow id="469" from="output_ftmap" to="output_ftmap_addr" fromId="124" toId="95">
</dataflow>
<dataflow id="470" from="StgValue_340" to="output_ftmap_addr" fromId="340" toId="95">
</dataflow>
<dataflow id="471" from="zext_ln33_2" to="output_ftmap_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="388" toId="96">
</dataflow>
<dataflow id="474" from="empty_4" to="specloopname_ln15" fromId="473" toId="96">
</dataflow>
<dataflow id="475" from="acc_5_loc" to="acc_5_loc_load" fromId="14" toId="97">
</dataflow>
<dataflow id="476" from="acc_5_loc_load" to="bitcast_ln33" fromId="97" toId="98">
</dataflow>
<dataflow id="477" from="bitcast_ln33" to="store_ln33" fromId="98" toId="99">
</dataflow>
<dataflow id="478" from="output_ftmap_addr" to="store_ln33" fromId="95" toId="99">
</dataflow>
<dataflow id="479" from="icmp_ln10" to="StgValue_5" fromId="40" toId="5">
</dataflow>
<dataflow id="480" from="icmp_ln14" to="StgValue_9" fromId="71" toId="9">
>>>>>>> b41ed44 (Initial commit)
</dataflow>
</dataflows>


</stg>
