<session jtag_chain="USB-Blaster [2-1.6]" jtag_device="@1: EP3C120/EP4CE115 (0x020F70DD)" sof_file="">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" signal_set="signal_set: 2013/12/05 00:47:01  #0" trigger="trigger: 2013/12/05 00:47:01  #1"/>
  </display_tree>
  <global_info>
    <multi attribute="column width" size="23" value="34,34,561,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1600,1149"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="398,145"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
    <signal_set name="signal_set: 2013/12/05 00:47:01  #0">
      <clock name="clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="gpu:gp|fifo_full" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp0" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[10]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[11]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[12]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[13]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[14]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[15]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[16]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[17]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[18]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[19]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[20]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[21]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[22]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[23]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[24]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[25]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[26]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[27]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[28]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[29]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[30]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[31]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[3]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[4]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[5]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[6]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[7]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[8]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[9]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[6]" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="gpu:gp|fifo_full" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp0" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[10]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[11]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[12]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[13]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[14]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[15]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[16]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[17]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[18]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[19]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[20]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[21]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[22]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[23]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[24]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[25]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[26]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[27]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[28]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[29]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[30]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[31]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[3]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[4]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[5]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[6]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[7]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[8]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[9]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[6]" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="gpu:gp|fifo_full" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp0" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_wen" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|dram_dq_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|inst_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|DMA2[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[10]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[11]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[12]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[13]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[14]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[15]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[16]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[17]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[18]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[19]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[1]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[20]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[21]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[22]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[23]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[24]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[25]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[26]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[27]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[28]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[29]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[2]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[30]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[31]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[3]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[4]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[5]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[6]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[7]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[8]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[9]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[6]" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|dram_dq_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|dram_dq_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|inst_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|inst_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|inst_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|inst_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ren"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_wen" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ack"/>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_wen"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp0"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp1"/>
          <net is_signal_inverted="no" name="gpu:gp|fifo_full"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|DMA2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[0]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[2]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|dram_dq_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|dram_dq_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|dram_dq_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|inst_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|inst_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|inst_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|inst_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|inst_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ren"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_wen" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_wen[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ack"/>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|dma_wen"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp0"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp1"/>
          <net is_signal_inverted="no" name="gpu:gp|fifo_full"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|DICR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|dma_interrupts:d_interrupts|irqs[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|io_controller:io|DMA2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[0]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|io_controller:io|DMA2[2]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2013/12/05 00:47:01  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
