#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3187.in[1] (.names)                                                                                                              0.100    11.937
new_n3187.out[0] (.names)                                                                                                             0.261    12.198
new_n3199_1.in[0] (.names)                                                                                                            0.481    12.679
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.914
new_n3219_1.in[1] (.names)                                                                                                            0.307    13.221
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.482
new_n3221.in[1] (.names)                                                                                                              0.427    13.910
new_n3221.out[0] (.names)                                                                                                             0.261    14.171
n438.in[4] (.names)                                                                                                                   0.100    14.271
n438.out[0] (.names)                                                                                                                  0.261    14.532
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.532
data arrival time                                                                                                                              14.532

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.532
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.555


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3187.in[1] (.names)                                                                                                              0.100    11.937
new_n3187.out[0] (.names)                                                                                                             0.261    12.198
new_n3199_1.in[0] (.names)                                                                                                            0.481    12.679
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.914
new_n3219_1.in[1] (.names)                                                                                                            0.307    13.221
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.482
new_n3210.in[2] (.names)                                                                                                              0.427    13.910
new_n3210.out[0] (.names)                                                                                                             0.261    14.171
n433.in[3] (.names)                                                                                                                   0.100    14.271
n433.out[0] (.names)                                                                                                                  0.235    14.506
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.506
data arrival time                                                                                                                              14.506

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.506
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.529


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3153_1.in[1] (.names)                                                                                                            0.330    12.167
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.402
new_n3194_1.in[3] (.names)                                                                                                            0.269    12.671
new_n3194_1.out[0] (.names)                                                                                                           0.261    12.932
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.032
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.267
new_n3197.in[2] (.names)                                                                                                              0.100    13.367
new_n3197.out[0] (.names)                                                                                                             0.261    13.628
n428.in[3] (.names)                                                                                                                   0.100    13.728
n428.out[0] (.names)                                                                                                                  0.235    13.963
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    13.963
data arrival time                                                                                                                              13.963

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.963
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.986


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3153_1.in[1] (.names)                                                                                                            0.330    12.167
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.402
new_n3194_1.in[3] (.names)                                                                                                            0.269    12.671
new_n3194_1.out[0] (.names)                                                                                                           0.261    12.932
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.032
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.267
n423.in[4] (.names)                                                                                                                   0.100    13.367
n423.out[0] (.names)                                                                                                                  0.261    13.628
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.628
data arrival time                                                                                                                              13.628

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.628
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.651


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3171.in[1] (.names)                                                                                                              0.330    12.167
new_n3171.out[0] (.names)                                                                                                             0.235    12.402
new_n3170.in[0] (.names)                                                                                                              0.100    12.502
new_n3170.out[0] (.names)                                                                                                             0.235    12.737
new_n3168_1.in[4] (.names)                                                                                                            0.269    13.006
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.241
n418.in[2] (.names)                                                                                                                   0.100    13.341
n418.out[0] (.names)                                                                                                                  0.235    13.576
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.576
data arrival time                                                                                                                              13.576

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.576
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.599


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3107.in[1] (.names)                                                                                                              0.477     9.117
new_n3107.out[0] (.names)                                                                                                             0.235     9.352
new_n3103_1.in[1] (.names)                                                                                                            0.337     9.689
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.924
new_n3102.in[1] (.names)                                                                                                              0.335    10.259
new_n3102.out[0] (.names)                                                                                                             0.235    10.494
new_n3133_1.in[0] (.names)                                                                                                            0.453    10.946
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.181
new_n3148_1.in[1] (.names)                                                                                                            0.567    11.749
new_n3148_1.out[0] (.names)                                                                                                           0.235    11.984
new_n3131.in[4] (.names)                                                                                                              0.414    12.398
new_n3131.out[0] (.names)                                                                                                             0.235    12.633
n408.in[3] (.names)                                                                                                                   0.616    13.248
n408.out[0] (.names)                                                                                                                  0.235    13.483
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.483
data arrival time                                                                                                                              13.483

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.483
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.507


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.117
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.378
new_n3157.in[1] (.names)                                                                                                              0.613     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.613    10.840
new_n3156.out[0] (.names)                                                                                                             0.261    11.101
new_n3155.in[5] (.names)                                                                                                              0.475    11.576
new_n3155.out[0] (.names)                                                                                                             0.261    11.837
new_n3153_1.in[1] (.names)                                                                                                            0.330    12.167
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.402
new_n3151.in[1] (.names)                                                                                                              0.100    12.502
new_n3151.out[0] (.names)                                                                                                             0.235    12.737
new_n3150.in[3] (.names)                                                                                                              0.100    12.837
new_n3150.out[0] (.names)                                                                                                             0.235    13.072
n413.in[2] (.names)                                                                                                                   0.100    13.172
n413.out[0] (.names)                                                                                                                  0.235    13.407
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.407
data arrival time                                                                                                                              13.407

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.407
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.430


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3048_1.in[1] (.names)                                                                                                            0.336     7.662
new_n3048_1.out[0] (.names)                                                                                                           0.261     7.923
new_n3094_1.in[0] (.names)                                                                                                            0.456     8.379
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.640
new_n3107.in[1] (.names)                                                                                                              0.477     9.117
new_n3107.out[0] (.names)                                                                                                             0.235     9.352
new_n3103_1.in[1] (.names)                                                                                                            0.337     9.689
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.924
new_n3102.in[1] (.names)                                                                                                              0.335    10.259
new_n3102.out[0] (.names)                                                                                                             0.235    10.494
new_n3120.in[0] (.names)                                                                                                              0.453    10.946
new_n3120.out[0] (.names)                                                                                                             0.235    11.181
new_n3118_1.in[3] (.names)                                                                                                            0.428    11.609
new_n3118_1.out[0] (.names)                                                                                                           0.235    11.844
new_n3117.in[2] (.names)                                                                                                              0.100    11.944
new_n3117.out[0] (.names)                                                                                                             0.261    12.205
n403.in[3] (.names)                                                                                                                   0.100    12.305
n403.out[0] (.names)                                                                                                                  0.235    12.540
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.540
data arrival time                                                                                                                              12.540

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.540
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.563


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n3026.in[3] (.names)                                                                                                              0.475     9.477
new_n3026.out[0] (.names)                                                                                                             0.261     9.738
new_n3067.in[1] (.names)                                                                                                              0.451    10.190
new_n3067.out[0] (.names)                                                                                                             0.261    10.451
new_n3070.in[2] (.names)                                                                                                              0.100    10.551
new_n3070.out[0] (.names)                                                                                                             0.235    10.786
new_n3069_1.in[1] (.names)                                                                                                            0.334    11.119
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.354
n388.in[2] (.names)                                                                                                                   0.843    12.197
n388.out[0] (.names)                                                                                                                  0.235    12.432
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.432
data arrival time                                                                                                                              12.432

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.432
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.456


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3033_1.in[0] (.names)                                                                                                            0.336     7.662
new_n3033_1.out[0] (.names)                                                                                                           0.235     7.897
new_n3051.in[4] (.names)                                                                                                              0.336     8.233
new_n3051.out[0] (.names)                                                                                                             0.261     8.494
new_n3050.in[5] (.names)                                                                                                              0.476     8.970
new_n3050.out[0] (.names)                                                                                                             0.261     9.231
new_n3072.in[2] (.names)                                                                                                              0.449     9.679
new_n3072.out[0] (.names)                                                                                                             0.261     9.940
new_n3112.in[0] (.names)                                                                                                              0.330    10.271
new_n3112.out[0] (.names)                                                                                                             0.235    10.506
new_n3101.in[2] (.names)                                                                                                              0.468    10.974
new_n3101.out[0] (.names)                                                                                                             0.235    11.209
new_n3099_1.in[2] (.names)                                                                                                            0.475    11.683
new_n3099_1.out[0] (.names)                                                                                                           0.235    11.918
n398.in[4] (.names)                                                                                                                   0.100    12.018
n398.out[0] (.names)                                                                                                                  0.261    12.279
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.279
data arrival time                                                                                                                              12.279

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.279
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.303


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2843_1.in[1] (.names)                                                                                                            0.337     2.827
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.088
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.421
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.682
new_n2911.in[0] (.names)                                                                                                              0.479     4.161
new_n2911.out[0] (.names)                                                                                                             0.261     4.422
new_n2939_1.in[3] (.names)                                                                                                            0.332     4.755
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.016
new_n2986.in[0] (.names)                                                                                                              0.477     5.493
new_n2986.out[0] (.names)                                                                                                             0.261     5.754
new_n3001.in[0] (.names)                                                                                                              0.603     6.357
new_n3001.out[0] (.names)                                                                                                             0.235     6.592
new_n3020.in[3] (.names)                                                                                                              0.473     7.066
new_n3020.out[0] (.names)                                                                                                             0.261     7.327
new_n3033_1.in[0] (.names)                                                                                                            0.336     7.662
new_n3033_1.out[0] (.names)                                                                                                           0.235     7.897
new_n3051.in[4] (.names)                                                                                                              0.336     8.233
new_n3051.out[0] (.names)                                                                                                             0.261     8.494
new_n3050.in[5] (.names)                                                                                                              0.476     8.970
new_n3050.out[0] (.names)                                                                                                             0.261     9.231
new_n3072.in[2] (.names)                                                                                                              0.449     9.679
new_n3072.out[0] (.names)                                                                                                             0.261     9.940
new_n3089_1.in[0] (.names)                                                                                                            0.330    10.271
new_n3089_1.out[0] (.names)                                                                                                           0.235    10.506
new_n3088_1.in[0] (.names)                                                                                                            0.433    10.939
new_n3088_1.out[0] (.names)                                                                                                           0.235    11.174
new_n3086.in[4] (.names)                                                                                                              0.100    11.274
new_n3086.out[0] (.names)                                                                                                             0.261    11.535
n393.in[3] (.names)                                                                                                                   0.100    11.635
n393.out[0] (.names)                                                                                                                  0.235    11.870
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    11.870
data arrival time                                                                                                                              11.870

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.870
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.894


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n3026.in[3] (.names)                                                                                                              0.475     9.477
new_n3026.out[0] (.names)                                                                                                             0.261     9.738
new_n3067.in[1] (.names)                                                                                                              0.451    10.190
new_n3067.out[0] (.names)                                                                                                             0.261    10.451
new_n3054_1.in[1] (.names)                                                                                                            0.427    10.878
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.113
n383.in[2] (.names)                                                                                                                   0.100    11.213
n383.out[0] (.names)                                                                                                                  0.235    11.448
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.448
data arrival time                                                                                                                              11.448

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.448
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.471


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n3026.in[3] (.names)                                                                                                              0.475     9.477
new_n3026.out[0] (.names)                                                                                                             0.261     9.738
new_n3038_1.in[0] (.names)                                                                                                            0.456    10.194
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.429
new_n3037.in[1] (.names)                                                                                                              0.100    10.529
new_n3037.out[0] (.names)                                                                                                             0.261    10.790
n378.in[2] (.names)                                                                                                                   0.100    10.890
n378.out[0] (.names)                                                                                                                  0.235    11.125
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.125
data arrival time                                                                                                                              11.125

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.125
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.149


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n3026.in[3] (.names)                                                                                                              0.475     9.477
new_n3026.out[0] (.names)                                                                                                             0.261     9.738
new_n3025.in[2] (.names)                                                                                                              0.336    10.074
new_n3025.out[0] (.names)                                                                                                             0.261    10.335
n373.in[3] (.names)                                                                                                                   0.100    10.435
n373.out[0] (.names)                                                                                                                  0.235    10.670
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    10.670
data arrival time                                                                                                                              10.670

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.670
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.694


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n3012.in[2] (.names)                                                                                                              0.331     9.334
new_n3012.out[0] (.names)                                                                                                             0.235     9.569
new_n3011.in[1] (.names)                                                                                                              0.100     9.669
new_n3011.out[0] (.names)                                                                                                             0.261     9.930
n368.in[2] (.names)                                                                                                                   0.100    10.030
n368.out[0] (.names)                                                                                                                  0.235    10.265
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.265
data arrival time                                                                                                                              10.265

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.265
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.289


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3378_1.in[0] (.names)                                                               0.100     8.938
new_n3378_1.out[0] (.names)                                                              0.235     9.173
new_n3377.in[1] (.names)                                                                 0.100     9.273
new_n3377.out[0] (.names)                                                                0.235     9.508
n711.in[2] (.names)                                                                      0.336     9.843
n711.out[0] (.names)                                                                     0.235    10.078
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.078
data arrival time                                                                                 10.078

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.078
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.102


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2958_1.in[0] (.names)                                                                                                            0.476     6.823
new_n2958_1.out[0] (.names)                                                                                                           0.261     7.084
new_n2966.in[5] (.names)                                                                                                              0.100     7.184
new_n2966.out[0] (.names)                                                                                                             0.261     7.445
new_n2964_1.in[1] (.names)                                                                                                            0.331     7.776
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.011
new_n2978_1.in[0] (.names)                                                                                                            0.479     8.490
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.725
new_n2977.in[1] (.names)                                                                                                              0.100     8.825
new_n2977.out[0] (.names)                                                                                                             0.261     9.086
n358.in[2] (.names)                                                                                                                   0.733     9.819
n358.out[0] (.names)                                                                                                                  0.235    10.054
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.054
data arrival time                                                                                                                              10.054

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.054
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.078


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3375.in[0] (.names)                                                                 0.478     9.316
new_n3375.out[0] (.names)                                                                0.261     9.577
n706.in[4] (.names)                                                                      0.100     9.677
n706.out[0] (.names)                                                                     0.261     9.938
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.938
data arrival time                                                                                  9.938

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.938
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.961


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n3009_1.in[3] (.names)                                                                                                            0.476     8.742
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.003
new_n2995.in[2] (.names)                                                                                                              0.331     9.334
new_n2995.out[0] (.names)                                                                                                             0.261     9.595
n363.in[3] (.names)                                                                                                                   0.100     9.695
n363.out[0] (.names)                                                                                                                  0.235     9.930
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000     9.930
data arrival time                                                                                                                               9.930

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.930
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.954


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3381.in[0] (.names)                                                                 0.100     8.938
new_n3381.out[0] (.names)                                                                0.261     9.199
new_n3388_1.in[2] (.names)                                                               0.100     9.299
new_n3388_1.out[0] (.names)                                                              0.261     9.560
n726.in[1] (.names)                                                                      0.100     9.660
n726.out[0] (.names)                                                                     0.261     9.921
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.921
data arrival time                                                                                  9.921

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.921
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.944


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3381.in[0] (.names)                                                                 0.100     8.938
new_n3381.out[0] (.names)                                                                0.261     9.199
new_n3385.in[0] (.names)                                                                 0.100     9.299
new_n3385.out[0] (.names)                                                                0.261     9.560
n721.in[3] (.names)                                                                      0.100     9.660
n721.out[0] (.names)                                                                     0.261     9.921
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.921
data arrival time                                                                                  9.921

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.921
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.944


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3381.in[0] (.names)                                                                 0.100     8.938
new_n3381.out[0] (.names)                                                                0.261     9.199
new_n3380.in[0] (.names)                                                                 0.100     9.299
new_n3380.out[0] (.names)                                                                0.235     9.534
n716.in[4] (.names)                                                                      0.100     9.634
n716.out[0] (.names)                                                                     0.261     9.895
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.895
data arrival time                                                                                  9.895

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.895
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.918


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3373_1.in[0] (.names)                                                               0.712     8.603
new_n3373_1.out[0] (.names)                                                              0.235     8.838
new_n3372.in[1] (.names)                                                                 0.335     9.172
new_n3372.out[0] (.names)                                                                0.235     9.407
n701.in[2] (.names)                                                                      0.100     9.507
n701.out[0] (.names)                                                                     0.235     9.742
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.742
data arrival time                                                                                  9.742

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.742
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.766


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4020.in[0] (.names)                                                                 0.100     7.384
new_n4020.out[0] (.names)                                                                0.261     7.645
new_n4019_1.in[0] (.names)                                                               0.567     8.212
new_n4019_1.out[0] (.names)                                                              0.235     8.447
new_n4018_1.in[3] (.names)                                                               0.334     8.781
new_n4018_1.out[0] (.names)                                                              0.235     9.016
n3393.in[2] (.names)                                                                     0.425     9.440
n3393.out[0] (.names)                                                                    0.235     9.675
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.675
data arrival time                                                                                  9.675

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.675
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.699


#Path 25
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2975.in[4] (.names)                                                                                                              0.100     8.005
new_n2975.out[0] (.names)                                                                                                             0.261     8.266
new_n2963_1.in[1] (.names)                                                                                                            0.476     8.742
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.977
n353.in[4] (.names)                                                                                                                   0.332     9.309
n353.out[0] (.names)                                                                                                                  0.261     9.570
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.570
data arrival time                                                                                                                               9.570

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.570
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.594


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3358_1.in[0] (.names)                                                               0.100     7.630
new_n3358_1.out[0] (.names)                                                              0.235     7.865
new_n3357.in[2] (.names)                                                                 1.090     8.955
new_n3357.out[0] (.names)                                                                0.261     9.216
n681.in[3] (.names)                                                                      0.100     9.316
n681.out[0] (.names)                                                                     0.235     9.551
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     9.551
data arrival time                                                                                  9.551

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.551
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.574


#Path 27
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4119_1.in[0] (.names)                                                               0.100     7.242
new_n4119_1.out[0] (.names)                                                              0.261     7.503
new_n4127.in[2] (.names)                                                                 0.100     7.603
new_n4127.out[0] (.names)                                                                0.261     7.864
new_n4129_1.in[0] (.names)                                                               0.336     8.199
new_n4129_1.out[0] (.names)                                                              0.261     8.460
n3568.in[4] (.names)                                                                     0.752     9.213
n3568.out[0] (.names)                                                                    0.261     9.474
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.474
data arrival time                                                                                  9.474

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.474
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.497


#Path 28
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4112.in[0] (.names)                                                                 0.593     7.735
new_n4112.out[0] (.names)                                                                0.235     7.970
new_n4115.in[0] (.names)                                                                 0.596     8.566
new_n4115.out[0] (.names)                                                                0.235     8.801
new_n4114_1.in[1] (.names)                                                               0.100     8.901
new_n4114_1.out[0] (.names)                                                              0.235     9.136
n3548.in[2] (.names)                                                                     0.100     9.236
n3548.out[0] (.names)                                                                    0.235     9.471
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.471
data arrival time                                                                                  9.471

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.471
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.494


#Path 29
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2899_1.in[1] (.names)                                                                                                            0.100     4.609
new_n2899_1.out[0] (.names)                                                                                                           0.261     4.870
new_n2924_1.in[1] (.names)                                                                                                            0.476     5.346
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.607
new_n2923_1.in[5] (.names)                                                                                                            0.479     6.086
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.347
new_n2950.in[0] (.names)                                                                                                              0.476     6.823
new_n2950.out[0] (.names)                                                                                                             0.235     7.058
new_n2949_1.in[1] (.names)                                                                                                            0.612     7.670
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.905
new_n2948_1.in[0] (.names)                                                                                                            0.100     8.005
new_n2948_1.out[0] (.names)                                                                                                           0.235     8.240
new_n2947.in[4] (.names)                                                                                                              0.615     8.855
new_n2947.out[0] (.names)                                                                                                             0.261     9.116
n348.in[3] (.names)                                                                                                                   0.100     9.216
n348.out[0] (.names)                                                                                                                  0.235     9.451
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.451
data arrival time                                                                                                                               9.451

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.451
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.474


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3370.in[0] (.names)                                                                 0.615     8.506
new_n3370.out[0] (.names)                                                                0.261     8.767
new_n3369_1.in[3] (.names)                                                               0.100     8.867
new_n3369_1.out[0] (.names)                                                              0.235     9.102
n696.in[2] (.names)                                                                      0.100     9.202
n696.out[0] (.names)                                                                     0.235     9.437
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.437
data arrival time                                                                                  9.437

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.437
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.460


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4245.in[0] (.names)                                                                 0.338     7.776
new_n4245.out[0] (.names)                                                                0.261     8.037
new_n4250.in[0] (.names)                                                                 0.100     8.137
new_n4250.out[0] (.names)                                                                0.261     8.398
new_n4249_1.in[3] (.names)                                                               0.100     8.498
new_n4249_1.out[0] (.names)                                                              0.261     8.759
n3878.in[2] (.names)                                                                     0.426     9.185
n3878.out[0] (.names)                                                                    0.235     9.420
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.420
data arrival time                                                                                  9.420

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.420
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.444


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4020.in[0] (.names)                                                                 0.100     7.384
new_n4020.out[0] (.names)                                                                0.261     7.645
new_n4028_1.in[2] (.names)                                                               0.473     8.118
new_n4028_1.out[0] (.names)                                                              0.261     8.379
new_n4034_1.in[0] (.names)                                                               0.100     8.479
new_n4034_1.out[0] (.names)                                                              0.235     8.714
new_n4033_1.in[2] (.names)                                                               0.100     8.814
new_n4033_1.out[0] (.names)                                                              0.261     9.075
n3413.in[3] (.names)                                                                     0.100     9.175
n3413.out[0] (.names)                                                                    0.235     9.410
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.410
data arrival time                                                                                  9.410

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.410
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.434


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4020.in[0] (.names)                                                                 0.100     7.384
new_n4020.out[0] (.names)                                                                0.261     7.645
new_n4028_1.in[2] (.names)                                                               0.473     8.118
new_n4028_1.out[0] (.names)                                                              0.261     8.379
new_n4031.in[0] (.names)                                                                 0.100     8.479
new_n4031.out[0] (.names)                                                                0.261     8.740
new_n4030.in[3] (.names)                                                                 0.100     8.840
new_n4030.out[0] (.names)                                                                0.235     9.075
n3408.in[2] (.names)                                                                     0.100     9.175
n3408.out[0] (.names)                                                                    0.235     9.410
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.410
data arrival time                                                                                  9.410

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.410
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.434


#Path 34
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4119_1.in[0] (.names)                                                               0.100     7.242
new_n4119_1.out[0] (.names)                                                              0.261     7.503
new_n4127.in[2] (.names)                                                                 0.100     7.603
new_n4127.out[0] (.names)                                                                0.261     7.864
new_n4132.in[0] (.names)                                                                 0.100     7.964
new_n4132.out[0] (.names)                                                                0.235     8.199
new_n4131.in[2] (.names)                                                                 0.100     8.299
new_n4131.out[0] (.names)                                                                0.261     8.560
n3573.in[3] (.names)                                                                     0.587     9.147
n3573.out[0] (.names)                                                                    0.235     9.382
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.382
data arrival time                                                                                  9.382

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.382
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.406


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4245.in[0] (.names)                                                                 0.338     7.776
new_n4245.out[0] (.names)                                                                0.261     8.037
new_n4253_1.in[2] (.names)                                                               0.100     8.137
new_n4253_1.out[0] (.names)                                                              0.261     8.398
new_n4255.in[0] (.names)                                                                 0.100     8.498
new_n4255.out[0] (.names)                                                                0.261     8.759
n3888.in[4] (.names)                                                                     0.100     8.859
n3888.out[0] (.names)                                                                    0.261     9.120
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.120
data arrival time                                                                                  9.120

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.120
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.144


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4020.in[0] (.names)                                                                 0.100     7.384
new_n4020.out[0] (.names)                                                                0.261     7.645
new_n4025.in[2] (.names)                                                                 0.567     8.212
new_n4025.out[0] (.names)                                                                0.235     8.447
new_n4024_1.in[1] (.names)                                                               0.100     8.547
new_n4024_1.out[0] (.names)                                                              0.235     8.782
n3398.in[2] (.names)                                                                     0.100     8.882
n3398.out[0] (.names)                                                                    0.235     9.117
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.117
data arrival time                                                                                  9.117

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.117
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.141


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4245.in[0] (.names)                                                                 0.338     7.776
new_n4245.out[0] (.names)                                                                0.261     8.037
new_n4253_1.in[2] (.names)                                                               0.100     8.137
new_n4253_1.out[0] (.names)                                                              0.261     8.398
new_n4257.in[0] (.names)                                                                 0.100     8.498
new_n4257.out[0] (.names)                                                                0.235     8.733
n3893.in[1] (.names)                                                                     0.100     8.833
n3893.out[0] (.names)                                                                    0.261     9.094
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.094
data arrival time                                                                                  9.094

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.094
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.118


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4245.in[0] (.names)                                                                 0.338     7.776
new_n4245.out[0] (.names)                                                                0.261     8.037
new_n4244_1.in[0] (.names)                                                               0.450     8.488
new_n4244_1.out[0] (.names)                                                              0.235     8.723
n3873.in[4] (.names)                                                                     0.100     8.823
n3873.out[0] (.names)                                                                    0.261     9.084
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.084
data arrival time                                                                                  9.084

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.084
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.107


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4020.in[0] (.names)                                                                 0.100     7.384
new_n4020.out[0] (.names)                                                                0.261     7.645
new_n4028_1.in[2] (.names)                                                               0.473     8.118
new_n4028_1.out[0] (.names)                                                              0.261     8.379
new_n4027.in[2] (.names)                                                                 0.100     8.479
new_n4027.out[0] (.names)                                                                0.261     8.740
n3403.in[3] (.names)                                                                     0.100     8.840
n3403.out[0] (.names)                                                                    0.235     9.075
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.075
data arrival time                                                                                  9.075

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.075
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.099


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4245.in[0] (.names)                                                                 0.338     7.776
new_n4245.out[0] (.names)                                                                0.261     8.037
new_n4253_1.in[2] (.names)                                                               0.100     8.137
new_n4253_1.out[0] (.names)                                                              0.261     8.398
new_n4252.in[1] (.names)                                                                 0.100     8.498
new_n4252.out[0] (.names)                                                                0.235     8.733
n3883.in[2] (.names)                                                                     0.100     8.833
n3883.out[0] (.names)                                                                    0.235     9.068
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.068
data arrival time                                                                                  9.068

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.068
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.092


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4013_1.in[0] (.names)                                                               0.100     7.384
new_n4013_1.out[0] (.names)                                                              0.235     7.619
new_n4016.in[0] (.names)                                                                 0.100     7.719
new_n4016.out[0] (.names)                                                                0.235     7.954
new_n4015.in[2] (.names)                                                                 0.481     8.435
new_n4015.out[0] (.names)                                                                0.261     8.696
n3388.in[3] (.names)                                                                     0.100     8.796
n3388.out[0] (.names)                                                                    0.235     9.031
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.031
data arrival time                                                                                  9.031

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.031
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.055


#Path 42
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4112.in[0] (.names)                                                                 0.593     7.735
new_n4112.out[0] (.names)                                                                0.235     7.970
new_n4111.in[1] (.names)                                                                 0.481     8.451
new_n4111.out[0] (.names)                                                                0.235     8.686
n3543.in[2] (.names)                                                                     0.100     8.786
n3543.out[0] (.names)                                                                    0.235     9.021
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.021
data arrival time                                                                                  9.021

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.021
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.044


#Path 43
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.609
new_n2869_1.out[0] (.names)                                                                                                           0.235     4.844
new_n2867.in[1] (.names)                                                                                                              0.471     5.316
new_n2867.out[0] (.names)                                                                                                             0.235     5.551
new_n2901.in[2] (.names)                                                                                                              0.475     6.025
new_n2901.out[0] (.names)                                                                                                             0.235     6.260
new_n2931.in[2] (.names)                                                                                                              0.336     6.596
new_n2931.out[0] (.names)                                                                                                             0.235     6.831
new_n2935.in[1] (.names)                                                                                                              0.336     7.167
new_n2935.out[0] (.names)                                                                                                             0.261     7.428
new_n2934_1.in[0] (.names)                                                                                                            0.617     8.044
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.279
n343.in[4] (.names)                                                                                                                   0.479     8.758
n343.out[0] (.names)                                                                                                                  0.261     9.019
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.019
data arrival time                                                                                                                               9.019

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.019
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.043


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3358_1.in[0] (.names)                                                               0.100     7.630
new_n3358_1.out[0] (.names)                                                              0.235     7.865
new_n3364_1.in[0] (.names)                                                               0.100     7.965
new_n3364_1.out[0] (.names)                                                              0.235     8.200
new_n3363_1.in[2] (.names)                                                               0.100     8.300
new_n3363_1.out[0] (.names)                                                              0.261     8.561
n686.in[3] (.names)                                                                      0.100     8.661
n686.out[0] (.names)                                                                     0.235     8.896
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.896
data arrival time                                                                                  8.896

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.896
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.920


#Path 45
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4119_1.in[0] (.names)                                                               0.100     7.242
new_n4119_1.out[0] (.names)                                                              0.261     7.503
new_n4124_1.in[0] (.names)                                                               0.428     7.930
new_n4124_1.out[0] (.names)                                                              0.261     8.191
new_n4123_1.in[3] (.names)                                                               0.100     8.291
new_n4123_1.out[0] (.names)                                                              0.261     8.552
n3558.in[2] (.names)                                                                     0.100     8.652
n3558.out[0] (.names)                                                                    0.235     8.887
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     8.887
data arrival time                                                                                  8.887

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.887
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.911


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3359_1.in[0] (.names)                                                               0.100     7.269
new_n3359_1.out[0] (.names)                                                              0.261     7.530
new_n3367.in[2] (.names)                                                                 0.100     7.630
new_n3367.out[0] (.names)                                                                0.261     7.891
new_n3366.in[2] (.names)                                                                 0.331     8.222
new_n3366.out[0] (.names)                                                                0.261     8.483
n691.in[3] (.names)                                                                      0.100     8.583
n691.out[0] (.names)                                                                     0.235     8.818
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     8.818
data arrival time                                                                                  8.818

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.818
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.842


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4239_1.in[0] (.names)                                                               0.100     7.538
new_n4239_1.out[0] (.names)                                                              0.235     7.773
new_n4242.in[0] (.names)                                                                 0.100     7.873
new_n4242.out[0] (.names)                                                                0.235     8.108
new_n4241.in[1] (.names)                                                                 0.100     8.208
new_n4241.out[0] (.names)                                                                0.235     8.443
n3868.in[2] (.names)                                                                     0.100     8.543
n3868.out[0] (.names)                                                                    0.235     8.778
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     8.778
data arrival time                                                                                  8.778

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.778
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.802


#Path 48
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4119_1.in[0] (.names)                                                               0.100     7.242
new_n4119_1.out[0] (.names)                                                              0.261     7.503
new_n4127.in[2] (.names)                                                                 0.100     7.603
new_n4127.out[0] (.names)                                                                0.261     7.864
new_n4126.in[1] (.names)                                                                 0.336     8.199
new_n4126.out[0] (.names)                                                                0.235     8.434
n3563.in[2] (.names)                                                                     0.100     8.534
n3563.out[0] (.names)                                                                    0.235     8.769
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     8.769
data arrival time                                                                                  8.769

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.769
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.793


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3352.in[0] (.names)                                                                 0.312     7.481
new_n3352.out[0] (.names)                                                                0.235     7.716
new_n3355.in[0] (.names)                                                                 0.100     7.816
new_n3355.out[0] (.names)                                                                0.235     8.051
new_n3354_1.in[1] (.names)                                                               0.100     8.151
new_n3354_1.out[0] (.names)                                                              0.235     8.386
n676.in[2] (.names)                                                                      0.100     8.486
n676.out[0] (.names)                                                                     0.235     8.721
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.721
data arrival time                                                                                  8.721

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.721
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.744


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4239_1.in[0] (.names)                                                               0.100     7.538
new_n4239_1.out[0] (.names)                                                              0.235     7.773
new_n4238_1.in[1] (.names)                                                               0.100     7.873
new_n4238_1.out[0] (.names)                                                              0.235     8.108
n3863.in[2] (.names)                                                                     0.340     8.448
n3863.out[0] (.names)                                                                    0.235     8.683
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     8.683
data arrival time                                                                                  8.683

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.683
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.707


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n3995.in[0] (.names)                                                                 0.100     6.688
new_n3995.out[0] (.names)                                                                0.235     6.923
new_n4001.in[0] (.names)                                                                 0.483     7.406
new_n4001.out[0] (.names)                                                                0.235     7.641
new_n4000.in[1] (.names)                                                                 0.332     7.974
new_n4000.out[0] (.names)                                                                0.235     8.209
n3363.in[2] (.names)                                                                     0.100     8.309
n3363.out[0] (.names)                                                                    0.235     8.544
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.544
data arrival time                                                                                  8.544

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.544
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.567


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4236.in[0] (.names)                                                                 0.100     7.203
new_n4236.out[0] (.names)                                                                0.235     7.438
new_n4235.in[0] (.names)                                                                 0.100     7.538
new_n4235.out[0] (.names)                                                                0.235     7.773
n3858.in[4] (.names)                                                                     0.481     8.254
n3858.out[0] (.names)                                                                    0.261     8.515
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.515
data arrival time                                                                                  8.515

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.515
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.539


#Path 53
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4119_1.in[0] (.names)                                                               0.100     7.242
new_n4119_1.out[0] (.names)                                                              0.261     7.503
new_n4118_1.in[0] (.names)                                                               0.100     7.603
new_n4118_1.out[0] (.names)                                                              0.235     7.838
new_n4117.in[3] (.names)                                                                 0.100     7.938
new_n4117.out[0] (.names)                                                                0.235     8.173
n3553.in[2] (.names)                                                                     0.100     8.273
n3553.out[0] (.names)                                                                    0.235     8.508
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.508
data arrival time                                                                                  8.508

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.508
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.531


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4233_1.in[0] (.names)                                                               0.100     7.203
new_n4233_1.out[0] (.names)                                                              0.235     7.438
new_n4232.in[1] (.names)                                                                 0.479     7.917
new_n4232.out[0] (.names)                                                                0.235     8.152
n3853.in[2] (.names)                                                                     0.100     8.252
n3853.out[0] (.names)                                                                    0.235     8.487
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.487
data arrival time                                                                                  8.487

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.487
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.511


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.609
new_n2869_1.out[0] (.names)                                                                                                           0.235     4.844
new_n2867.in[1] (.names)                                                                                                              0.471     5.316
new_n2867.out[0] (.names)                                                                                                             0.235     5.551
new_n2901.in[2] (.names)                                                                                                              0.475     6.025
new_n2901.out[0] (.names)                                                                                                             0.235     6.260
new_n2906.in[1] (.names)                                                                                                              0.336     6.596
new_n2906.out[0] (.names)                                                                                                             0.235     6.831
new_n2919_1.in[0] (.names)                                                                                                            0.332     7.163
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.398
new_n2918_1.in[1] (.names)                                                                                                            0.478     7.876
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.137
n338.in[2] (.names)                                                                                                                   0.100     8.237
n338.out[0] (.names)                                                                                                                  0.235     8.472
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.472
data arrival time                                                                                                                               8.472

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.472
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.496


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4227.in[0] (.names)                                                                 0.100     6.868
new_n4227.out[0] (.names)                                                                0.235     7.103
new_n4226.in[2] (.names)                                                                 0.729     7.833
new_n4226.out[0] (.names)                                                                0.261     8.094
n3843.in[3] (.names)                                                                     0.100     8.194
n3843.out[0] (.names)                                                                    0.235     8.429
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.429
data arrival time                                                                                  8.429

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.429
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.452


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3352.in[0] (.names)                                                                 0.312     7.481
new_n3352.out[0] (.names)                                                                0.235     7.716
new_n3351.in[2] (.names)                                                                 0.100     7.816
new_n3351.out[0] (.names)                                                                0.261     8.077
n671.in[3] (.names)                                                                      0.100     8.177
n671.out[0] (.names)                                                                     0.235     8.412
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.412
data arrival time                                                                                  8.412

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.412
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.435


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4009_1.in[2] (.names)                                                               0.479     7.763
new_n4009_1.out[0] (.names)                                                              0.261     8.024
n3378.in[3] (.names)                                                                     0.100     8.124
n3378.out[0] (.names)                                                                    0.235     8.359
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.359
data arrival time                                                                                  8.359

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.359
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.382


#Path 59
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4094_1.in[0] (.names)                                                               0.100     6.167
new_n4094_1.out[0] (.names)                                                              0.235     6.402
new_n4100.in[0] (.names)                                                                 0.334     6.735
new_n4100.out[0] (.names)                                                                0.235     6.970
new_n4099_1.in[2] (.names)                                                               0.100     7.070
new_n4099_1.out[0] (.names)                                                              0.261     7.331
n3523.in[3] (.names)                                                                     0.768     8.099
n3523.out[0] (.names)                                                                    0.235     8.334
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.334
data arrival time                                                                                  8.334

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.334
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.358


#Path 60
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4109_1.in[0] (.names)                                                               0.479     6.907
new_n4109_1.out[0] (.names)                                                              0.235     7.142
new_n4108_1.in[0] (.names)                                                               0.593     7.735
new_n4108_1.out[0] (.names)                                                              0.235     7.970
n3538.in[4] (.names)                                                                     0.100     8.070
n3538.out[0] (.names)                                                                    0.261     8.331
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.331
data arrival time                                                                                  8.331

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.331
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.354


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4010.in[0] (.names)                                                                 0.100     7.049
new_n4010.out[0] (.names)                                                                0.235     7.284
new_n4013_1.in[0] (.names)                                                               0.100     7.384
new_n4013_1.out[0] (.names)                                                              0.235     7.619
new_n4012.in[1] (.names)                                                                 0.100     7.719
new_n4012.out[0] (.names)                                                                0.235     7.954
n3383.in[0] (.names)                                                                     0.100     8.054
n3383.out[0] (.names)                                                                    0.261     8.315
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.315
data arrival time                                                                                  8.315

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.315
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.338


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4007.in[0] (.names)                                                                 0.100     7.049
new_n4007.out[0] (.names)                                                                0.235     7.284
new_n4006.in[2] (.names)                                                                 0.339     7.623
new_n4006.out[0] (.names)                                                                0.261     7.884
n3373.in[3] (.names)                                                                     0.100     7.984
n3373.out[0] (.names)                                                                    0.235     8.219
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.219
data arrival time                                                                                  8.219

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.219
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.242


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4230.in[0] (.names)                                                                 0.100     6.868
new_n4230.out[0] (.names)                                                                0.235     7.103
new_n4229_1.in[0] (.names)                                                               0.476     7.579
new_n4229_1.out[0] (.names)                                                              0.235     7.814
n3848.in[4] (.names)                                                                     0.100     7.914
n3848.out[0] (.names)                                                                    0.261     8.175
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.175
data arrival time                                                                                  8.175

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.175
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.198


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3349_1.in[0] (.names)                                                               0.100     6.934
new_n3349_1.out[0] (.names)                                                              0.235     7.169
new_n3348_1.in[1] (.names)                                                               0.426     7.595
new_n3348_1.out[0] (.names)                                                              0.235     7.830
n666.in[2] (.names)                                                                      0.100     7.930
n666.out[0] (.names)                                                                     0.235     8.165
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.165
data arrival time                                                                                  8.165

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.165
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.188


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4224_1.in[0] (.names)                                                               0.100     6.533
new_n4224_1.out[0] (.names)                                                              0.235     6.768
new_n4223_1.in[2] (.names)                                                               0.734     7.502
new_n4223_1.out[0] (.names)                                                              0.261     7.763
n3838.in[3] (.names)                                                                     0.100     7.863
n3838.out[0] (.names)                                                                    0.235     8.098
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.098
data arrival time                                                                                  8.098

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.098
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.121


#Path 66
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4106.in[0] (.names)                                                                 0.479     6.907
new_n4106.out[0] (.names)                                                                0.235     7.142
new_n4105.in[2] (.names)                                                                 0.331     7.473
new_n4105.out[0] (.names)                                                                0.261     7.734
n3533.in[3] (.names)                                                                     0.100     7.834
n3533.out[0] (.names)                                                                    0.235     8.069
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.069
data arrival time                                                                                  8.069

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.069
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.093


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.609
new_n2869_1.out[0] (.names)                                                                                                           0.235     4.844
new_n2867.in[1] (.names)                                                                                                              0.471     5.316
new_n2867.out[0] (.names)                                                                                                             0.235     5.551
new_n2901.in[2] (.names)                                                                                                              0.475     6.025
new_n2901.out[0] (.names)                                                                                                             0.235     6.260
new_n2906.in[1] (.names)                                                                                                              0.336     6.596
new_n2906.out[0] (.names)                                                                                                             0.235     6.831
new_n2905.in[0] (.names)                                                                                                              0.332     7.163
new_n2905.out[0] (.names)                                                                                                             0.235     7.398
n333.in[4] (.names)                                                                                                                   0.336     7.734
n333.out[0] (.names)                                                                                                                  0.261     7.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     7.995
data arrival time                                                                                                                               7.995

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.995
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.019


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n3995.in[0] (.names)                                                                 0.100     6.688
new_n3995.out[0] (.names)                                                                0.235     6.923
new_n3994_1.in[1] (.names)                                                               0.483     7.406
new_n3994_1.out[0] (.names)                                                              0.235     7.641
n3358.in[2] (.names)                                                                     0.100     7.741
n3358.out[0] (.names)                                                                    0.235     7.976
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     7.976
data arrival time                                                                                  7.976

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.976
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.000


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3989_1.in[0] (.names)                                                               0.476     6.703
new_n3989_1.out[0] (.names)                                                              0.235     6.938
new_n3992.in[0] (.names)                                                                 0.100     7.038
new_n3992.out[0] (.names)                                                                0.235     7.273
new_n3991.in[2] (.names)                                                                 0.100     7.373
new_n3991.out[0] (.names)                                                                0.261     7.634
n3353.in[3] (.names)                                                                     0.100     7.734
n3353.out[0] (.names)                                                                    0.235     7.969
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     7.969
data arrival time                                                                                  7.969

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.969
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.992


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2853_1.in[1] (.names)                                                                                                            0.471     4.242
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.503
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.603
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.838
new_n2900.in[2] (.names)                                                                                                              0.485     5.322
new_n2900.out[0] (.names)                                                                                                             0.235     5.557
new_n2892.in[1] (.names)                                                                                                              0.332     5.890
new_n2892.out[0] (.names)                                                                                                             0.235     6.125
new_n2891.in[0] (.names)                                                                                                              0.627     6.751
new_n2891.out[0] (.names)                                                                                                             0.235     6.986
new_n2889_1.in[4] (.names)                                                                                                            0.332     7.319
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.580
n328.in[3] (.names)                                                                                                                   0.100     7.680
n328.out[0] (.names)                                                                                                                  0.235     7.915
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     7.915
data arrival time                                                                                                                               7.915

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.915
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.938


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3996.in[0] (.names)                                                                 0.100     6.327
new_n3996.out[0] (.names)                                                                0.261     6.588
new_n4004_1.in[2] (.names)                                                               0.100     6.688
new_n4004_1.out[0] (.names)                                                              0.261     6.949
new_n4003_1.in[2] (.names)                                                               0.337     7.286
new_n4003_1.out[0] (.names)                                                              0.261     7.547
n3368.in[3] (.names)                                                                     0.100     7.647
n3368.out[0] (.names)                                                                    0.235     7.882
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     7.882
data arrival time                                                                                  7.882

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.882
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.905


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3346.in[0] (.names)                                                                 0.100     6.599
new_n3346.out[0] (.names)                                                                0.235     6.834
new_n3345.in[1] (.names)                                                                 0.100     6.934
new_n3345.out[0] (.names)                                                                0.235     7.169
n661.in[2] (.names)                                                                      0.476     7.645
n661.out[0] (.names)                                                                     0.235     7.880
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.880
data arrival time                                                                                  7.880

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.880
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.903


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3985.in[1] (.names)                                                                 0.476     6.703
new_n3985.out[0] (.names)                                                                0.235     6.938
n3343.in[2] (.names)                                                                     0.689     7.627
n3343.out[0] (.names)                                                                    0.235     7.862
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.862
data arrival time                                                                                  7.862

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.862
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.885


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3986.in[0] (.names)                                                                 0.100     5.992
new_n3986.out[0] (.names)                                                                0.235     6.227
new_n3989_1.in[0] (.names)                                                               0.476     6.703
new_n3989_1.out[0] (.names)                                                              0.235     6.938
new_n3988_1.in[2] (.names)                                                               0.100     7.038
new_n3988_1.out[0] (.names)                                                              0.261     7.299
n3348.in[3] (.names)                                                                     0.100     7.399
n3348.out[0] (.names)                                                                    0.235     7.634
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.634
data arrival time                                                                                  7.634

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.634
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.657


#Path 75
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4094_1.in[0] (.names)                                                               0.100     6.167
new_n4094_1.out[0] (.names)                                                              0.235     6.402
new_n4093_1.in[2] (.names)                                                               0.613     7.015
new_n4093_1.out[0] (.names)                                                              0.261     7.276
n3518.in[3] (.names)                                                                     0.100     7.376
n3518.out[0] (.names)                                                                    0.235     7.611
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.611
data arrival time                                                                                  7.611

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.611
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.635


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4221.in[0] (.names)                                                                 0.453     6.198
new_n4221.out[0] (.names)                                                                0.235     6.433
new_n4220.in[1] (.names)                                                                 0.100     6.533
new_n4220.out[0] (.names)                                                                0.235     6.768
n3833.in[2] (.names)                                                                     0.607     7.375
n3833.out[0] (.names)                                                                    0.235     7.610
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.610
data arrival time                                                                                  7.610

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.610
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.634


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2870.in[2] (.names)                                                                                                              0.478     4.248
new_n2870.out[0] (.names)                                                                                                             0.261     4.509
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.609
new_n2869_1.out[0] (.names)                                                                                                           0.235     4.844
new_n2867.in[1] (.names)                                                                                                              0.471     5.316
new_n2867.out[0] (.names)                                                                                                             0.235     5.551
new_n2879_1.in[1] (.names)                                                                                                            0.475     6.025
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.260
new_n2878_1.in[4] (.names)                                                                                                            0.335     6.595
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.856
n323.in[3] (.names)                                                                                                                   0.477     7.333
n323.out[0] (.names)                                                                                                                  0.235     7.568
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.568
data arrival time                                                                                                                               7.568

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.568
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.591


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3343_1.in[0] (.names)                                                               0.100     6.264
new_n3343_1.out[0] (.names)                                                              0.235     6.499
new_n3342.in[2] (.names)                                                                 0.330     6.829
new_n3342.out[0] (.names)                                                                0.261     7.090
n656.in[3] (.names)                                                                      0.100     7.190
n656.out[0] (.names)                                                                     0.235     7.425
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.425
data arrival time                                                                                  7.425

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.425
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.449


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3336.in[2] (.names)                                                                 0.482     6.311
new_n3336.out[0] (.names)                                                                0.261     6.572
n646.in[3] (.names)                                                                      0.449     7.021
n646.out[0] (.names)                                                                     0.235     7.256
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.256
data arrival time                                                                                  7.256

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.256
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.280


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4215.in[2] (.names)                                                                 0.859     6.604
new_n4215.out[0] (.names)                                                                0.261     6.865
n3823.in[3] (.names)                                                                     0.100     6.965
n3823.out[0] (.names)                                                                    0.235     7.200
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.200
data arrival time                                                                                  7.200

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.200
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.223


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3337.in[0] (.names)                                                                 0.759     5.594
new_n3337.out[0] (.names)                                                                0.235     5.829
new_n3340.in[0] (.names)                                                                 0.100     5.929
new_n3340.out[0] (.names)                                                                0.235     6.164
new_n3339_1.in[1] (.names)                                                               0.100     6.264
new_n3339_1.out[0] (.names)                                                              0.235     6.499
n651.in[2] (.names)                                                                      0.448     6.947
n651.out[0] (.names)                                                                     0.235     7.182
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.182
data arrival time                                                                                  7.182

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.182
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.205


#Path 82
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4095.in[0] (.names)                                                                 0.100     5.806
new_n4095.out[0] (.names)                                                                0.261     6.067
new_n4103_1.in[2] (.names)                                                               0.100     6.167
new_n4103_1.out[0] (.names)                                                              0.261     6.428
new_n4102.in[0] (.names)                                                                 0.100     6.528
new_n4102.out[0] (.names)                                                                0.235     6.763
n3528.in[4] (.names)                                                                     0.100     6.863
n3528.out[0] (.names)                                                                    0.261     7.124
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.124
data arrival time                                                                                  7.124

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.124
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.147


#Path 83
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4091.in[0] (.names)                                                                 0.337     6.042
new_n4091.out[0] (.names)                                                                0.235     6.277
new_n4090.in[2] (.names)                                                                 0.100     6.377
new_n4090.out[0] (.names)                                                                0.261     6.638
n3513.in[3] (.names)                                                                     0.100     6.738
n3513.out[0] (.names)                                                                    0.235     6.973
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     6.973
data arrival time                                                                                  6.973

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.973
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.997


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3983_1.in[0] (.names)                                                               0.100     5.657
new_n3983_1.out[0] (.names)                                                              0.235     5.892
new_n3982.in[2] (.names)                                                                 0.475     6.366
new_n3982.out[0] (.names)                                                                0.261     6.627
n3338.in[3] (.names)                                                                     0.100     6.727
n3338.out[0] (.names)                                                                    0.235     6.962
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     6.962
data arrival time                                                                                  6.962

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.962
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.986


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3980.in[0] (.names)                                                                 0.477     5.322
new_n3980.out[0] (.names)                                                                0.235     5.557
new_n3979_1.in[2] (.names)                                                               0.729     6.285
new_n3979_1.out[0] (.names)                                                              0.261     6.546
n3333.in[3] (.names)                                                                     0.100     6.646
n3333.out[0] (.names)                                                                    0.235     6.881
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.881
data arrival time                                                                                  6.881

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.881
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.905


#Path 86
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4085.in[2] (.names)                                                                 0.337     6.042
new_n4085.out[0] (.names)                                                                0.261     6.303
n3503.in[3] (.names)                                                                     0.334     6.637
n3503.out[0] (.names)                                                                    0.235     6.872
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     6.872
data arrival time                                                                                  6.872

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.872
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.896


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2811.in[3] (.names)                                                                                                              0.612     3.674
new_n2811.out[0] (.names)                                                                                                             0.261     3.935
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.035
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.296
new_n2861.in[2] (.names)                                                                                                              0.483     4.780
new_n2861.out[0] (.names)                                                                                                             0.261     5.041
new_n2865.in[0] (.names)                                                                                                              0.100     5.141
new_n2865.out[0] (.names)                                                                                                             0.235     5.376
new_n2864_1.in[0] (.names)                                                                                                            0.336     5.711
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.946
new_n2863_1.in[4] (.names)                                                                                                            0.330     6.277
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.512
n318.in[2] (.names)                                                                                                                   0.100     6.612
n318.out[0] (.names)                                                                                                                  0.235     6.847
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.847
data arrival time                                                                                                                               6.847

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.847
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.870


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4212.in[1] (.names)                                                                 0.100     5.510
new_n4212.out[0] (.names)                                                                0.235     5.745
n3818.in[2] (.names)                                                                     0.715     6.460
n3818.out[0] (.names)                                                                    0.235     6.695
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.695
data arrival time                                                                                  6.695

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.695
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.719


#Path 89
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4086.in[0] (.names)                                                                 0.100     5.471
new_n4086.out[0] (.names)                                                                0.235     5.706
new_n4088_1.in[0] (.names)                                                               0.337     6.042
new_n4088_1.out[0] (.names)                                                              0.261     6.303
n3508.in[4] (.names)                                                                     0.100     6.403
n3508.out[0] (.names)                                                                    0.261     6.664
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     6.664
data arrival time                                                                                  6.664

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.664
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.688


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2838_1.in[1] (.names)                                                                                                            0.471     4.242
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.477
new_n2836.in[3] (.names)                                                                                                              0.332     4.809
new_n2836.out[0] (.names)                                                                                                             0.261     5.070
new_n2835.in[4] (.names)                                                                                                              0.471     5.541
new_n2835.out[0] (.names)                                                                                                             0.235     5.776
n308.in[2] (.names)                                                                                                                   0.477     6.253
n308.out[0] (.names)                                                                                                                  0.235     6.488
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.488
data arrival time                                                                                                                               6.488

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.488
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.512


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2832.in[2] (.names)                                                                                                              0.473     3.535
new_n2832.out[0] (.names)                                                                                                             0.235     3.770
new_n2838_1.in[1] (.names)                                                                                                            0.471     4.242
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.477
new_n2836.in[3] (.names)                                                                                                              0.332     4.809
new_n2836.out[0] (.names)                                                                                                             0.261     5.070
new_n2850.in[0] (.names)                                                                                                              0.471     5.541
new_n2850.out[0] (.names)                                                                                                             0.235     5.776
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.876
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.137
n313.in[2] (.names)                                                                                                                   0.100     6.237
n313.out[0] (.names)                                                                                                                  0.235     6.472
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.472
data arrival time                                                                                                                               6.472

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.472
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.496


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4213_1.in[0] (.names)                                                               0.100     5.175
new_n4213_1.out[0] (.names)                                                              0.235     5.410
new_n4216.in[0] (.names)                                                                 0.100     5.510
new_n4216.out[0] (.names)                                                                0.235     5.745
new_n4218_1.in[0] (.names)                                                               0.100     5.845
new_n4218_1.out[0] (.names)                                                              0.261     6.106
n3828.in[4] (.names)                                                                     0.100     6.206
n3828.out[0] (.names)                                                                    0.261     6.467
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.467
data arrival time                                                                                  6.467

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.467
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.491


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4210.in[0] (.names)                                                                 0.100     4.840
new_n4210.out[0] (.names)                                                                0.235     5.075
new_n4209_1.in[1] (.names)                                                               0.100     5.175
new_n4209_1.out[0] (.names)                                                              0.235     5.410
n3813.in[2] (.names)                                                                     0.769     6.179
n3813.out[0] (.names)                                                                    0.235     6.414
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.414
data arrival time                                                                                  6.414

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.414
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.438


#Path 94
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4079_1.in[2] (.names)                                                               0.757     5.792
new_n4079_1.out[0] (.names)                                                              0.261     6.053
n3493.in[3] (.names)                                                                     0.100     6.153
n3493.out[0] (.names)                                                                    0.235     6.388
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.388
data arrival time                                                                                  6.388

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.388
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.412


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[0] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.478     1.374
new_n2805.out[0] (.names)                                                                                                             0.235     1.609
new_n2815.in[0] (.names)                                                                                                              0.620     2.229
new_n2815.out[0] (.names)                                                                                                             0.261     2.490
new_n2814_1.in[0] (.names)                                                                                                            0.337     2.827
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.062
new_n2811.in[3] (.names)                                                                                                              0.612     3.674
new_n2811.out[0] (.names)                                                                                                             0.261     3.935
new_n2809_1.in[3] (.names)                                                                                                            0.100     4.035
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.296
new_n2822.in[0] (.names)                                                                                                              0.473     4.770
new_n2822.out[0] (.names)                                                                                                             0.235     5.005
new_n2821.in[1] (.names)                                                                                                              0.100     5.105
new_n2821.out[0] (.names)                                                                                                             0.261     5.366
n303.in[2] (.names)                                                                                                                   0.764     6.130
n303.out[0] (.names)                                                                                                                  0.235     6.365
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.365
data arrival time                                                                                                                               6.365

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.365
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.389


#Path 96
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4080.in[0] (.names)                                                                 0.100     4.801
new_n4080.out[0] (.names)                                                                0.235     5.036
new_n4083_1.in[0] (.names)                                                               0.100     5.136
new_n4083_1.out[0] (.names)                                                              0.235     5.371
new_n4082.in[1] (.names)                                                                 0.336     5.706
new_n4082.out[0] (.names)                                                                0.235     5.941
n3498.in[2] (.names)                                                                     0.100     6.041
n3498.out[0] (.names)                                                                    0.235     6.276
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.276
data arrival time                                                                                  6.276

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.276
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.300


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.639     0.805
new_n3945.out[0] (.names)                                                                0.261     1.066
new_n3950.in[0] (.names)                                                                 0.476     1.542
new_n3950.out[0] (.names)                                                                0.235     1.777
new_n3952.in[0] (.names)                                                                 0.100     1.877
new_n3952.out[0] (.names)                                                                0.235     2.112
new_n3959_1.in[0] (.names)                                                               0.100     2.212
new_n3959_1.out[0] (.names)                                                              0.235     2.447
new_n3962.in[0] (.names)                                                                 0.100     2.547
new_n3962.out[0] (.names)                                                                0.235     2.782
new_n3965.in[0] (.names)                                                                 0.100     2.882
new_n3965.out[0] (.names)                                                                0.235     3.117
new_n3968_1.in[0] (.names)                                                               0.100     3.217
new_n3968_1.out[0] (.names)                                                              0.235     3.452
new_n3971.in[0] (.names)                                                                 0.488     3.940
new_n3971.out[0] (.names)                                                                0.235     4.175
new_n3974_1.in[0] (.names)                                                               0.100     4.275
new_n3974_1.out[0] (.names)                                                              0.235     4.510
new_n3977.in[0] (.names)                                                                 0.100     4.610
new_n3977.out[0] (.names)                                                                0.235     4.845
new_n3976.in[1] (.names)                                                                 0.330     5.175
new_n3976.out[0] (.names)                                                                0.235     5.410
n3328.in[2] (.names)                                                                     0.336     5.746
n3328.out[0] (.names)                                                                    0.235     5.981
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     5.981
data arrival time                                                                                  5.981

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.981
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.005


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.496     0.662
new_n3301.out[0] (.names)                                                                0.261     0.923
new_n3304_1.in[0] (.names)                                                               0.100     1.023
new_n3304_1.out[0] (.names)                                                              0.235     1.258
new_n3310.in[0] (.names)                                                                 0.476     1.734
new_n3310.out[0] (.names)                                                                0.235     1.969
new_n3316.in[0] (.names)                                                                 0.621     2.590
new_n3316.out[0] (.names)                                                                0.235     2.825
new_n3319_1.in[0] (.names)                                                               0.100     2.925
new_n3319_1.out[0] (.names)                                                              0.235     3.160
new_n3322.in[0] (.names)                                                                 0.100     3.260
new_n3322.out[0] (.names)                                                                0.235     3.495
new_n3325.in[0] (.names)                                                                 0.100     3.595
new_n3325.out[0] (.names)                                                                0.235     3.830
new_n3328_1.in[0] (.names)                                                               0.100     3.930
new_n3328_1.out[0] (.names)                                                              0.235     4.165
new_n3331.in[0] (.names)                                                                 0.100     4.265
new_n3331.out[0] (.names)                                                                0.235     4.500
new_n3334_1.in[0] (.names)                                                               0.100     4.600
new_n3334_1.out[0] (.names)                                                              0.235     4.835
new_n3333_1.in[2] (.names)                                                               0.482     5.317
new_n3333_1.out[0] (.names)                                                              0.261     5.578
n641.in[3] (.names)                                                                      0.100     5.678
n641.out[0] (.names)                                                                     0.235     5.913
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     5.913
data arrival time                                                                                  5.913

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.913
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.937


#Path 99
Startpoint: $sdffe~38^Q~1.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~38^Q~1.clk[0] (.latch)                                                            0.042     0.042
$sdffe~38^Q~1.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4044_1.in[0] (.names)                                                               0.503     0.670
new_n4044_1.out[0] (.names)                                                              0.261     0.931
new_n4050.in[0] (.names)                                                                 0.477     1.408
new_n4050.out[0] (.names)                                                                0.235     1.643
new_n4053_1.in[0] (.names)                                                               0.100     1.743
new_n4053_1.out[0] (.names)                                                              0.235     1.978
new_n4058_1.in[0] (.names)                                                               0.100     2.078
new_n4058_1.out[0] (.names)                                                              0.235     2.313
new_n4062.in[0] (.names)                                                                 0.100     2.413
new_n4062.out[0] (.names)                                                                0.235     2.648
new_n4065.in[0] (.names)                                                                 0.100     2.748
new_n4065.out[0] (.names)                                                                0.235     2.983
new_n4068_1.in[0] (.names)                                                               0.100     3.083
new_n4068_1.out[0] (.names)                                                              0.235     3.318
new_n4071.in[0] (.names)                                                                 0.100     3.418
new_n4071.out[0] (.names)                                                                0.235     3.653
new_n4074_1.in[0] (.names)                                                               0.100     3.753
new_n4074_1.out[0] (.names)                                                              0.235     3.988
new_n4077.in[0] (.names)                                                                 0.478     4.466
new_n4077.out[0] (.names)                                                                0.235     4.701
new_n4076.in[2] (.names)                                                                 0.475     5.175
new_n4076.out[0] (.names)                                                                0.261     5.436
n3488.in[3] (.names)                                                                     0.100     5.536
n3488.out[0] (.names)                                                                    0.235     5.771
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     5.771
data arrival time                                                                                  5.771

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.771
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.795


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.763     3.165
new_n4195.out[0] (.names)                                                                0.235     3.400
new_n4198_1.in[0] (.names)                                                               0.100     3.500
new_n4198_1.out[0] (.names)                                                              0.235     3.735
new_n4201.in[0] (.names)                                                                 0.100     3.835
new_n4201.out[0] (.names)                                                                0.235     4.070
new_n4204_1.in[0] (.names)                                                               0.100     4.170
new_n4204_1.out[0] (.names)                                                              0.235     4.405
new_n4207.in[0] (.names)                                                                 0.100     4.505
new_n4207.out[0] (.names)                                                                0.235     4.740
new_n4206.in[2] (.names)                                                                 0.337     5.077
new_n4206.out[0] (.names)                                                                0.261     5.338
n3808.in[3] (.names)                                                                     0.100     5.438
n3808.out[0] (.names)                                                                    0.235     5.673
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].D[0] (.latch)                         0.000     5.673
data arrival time                                                                                  5.673

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.673
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.697


#End of timing report
