<?xml version="1.0" encoding="utf-8"?>

<!-- File naming: <part/series name>.svd -->

<!-- Copyright (C) 2012-2014 ARM Limited. All rights reserved. Purpose: System
	Viewer Description (SVD) Example (Schema Version 1.1) This is a description
	of a none-existent and incomplete device for demonstration purposes only.
	Redistribution and use in source and binary forms, with or without modification,
	are permitted provided that the following conditions are met: - Redistributions
	of source code must retain the above copyright notice, this list of conditions
	and the following disclaimer. - Redistributions in binary form must reproduce
	the above copyright notice, this list of conditions and the following disclaimer
	in the documentation and/or other materials provided with the distribution.
	- Neither the name of ARM nor the names of its contributors may be used to
	endorse or promote products derived from this software without specific prior
	written permission. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
	CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT
	NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
	A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS
	AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
	EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
	OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
	STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
	ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
	OF SUCH DAMAGE. -->

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
	xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>Realtek</vendor>                                       <!-- device vendor name -->
	<vendorID>Realtek</vendorID>                                        <!-- device vendor short name -->
	<name>RTL8195AM</name>                                        <!-- name of part -->
	<series>Ameba IOT</series>                                         <!-- device series the device belongs to -->
	<version>1.2</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
	<description>SINGLE-CHIP 802.11b/g/n 1T1R WLAN SoC</description>
	<licenseText>                                                   <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
	<cpu>                                                           <!-- details about the cpu embedded in the device -->
		<name>CM3</name>
		<revision>r2p0</revision>
		<endian>little</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>true</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
	<width>32</width>                                               <!-- bus width is 32 bits -->
	<!-- default settings implicitly inherited by subsequent sections -->
	<size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals and register
		that do not define "size" themselves -->
	<access>read-write</access>                                     <!-- default access permission for all subsequent registers -->
	<resetValue>0x00000000</resetValue>                             <!-- by default all bits of the registers are initialized to 0 on reset -->
	<resetMask>0xFFFFFFFF</resetMask>                               <!-- by default all 32Bits of the registers are used -->

	<peripherals><!--SYS Control -->
		<peripheral>
			<name>SYSCON</name>
			<baseAddress>0x40000000</baseAddress>
			<size>0x1000</size>
			<registers>
				<register>
					<name>PWR_CTRL</name>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>ISO_CTRL</name>
					<addressOffset>0x0002</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>

				<register>
					<name>FUNC_EN</name>
					<addressOffset>0x0008</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>CLK_CTRL0</name>
					<addressOffset>0x0010</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>CLK_CTRL1</name>
					<addressOffset>0x0014</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG0</name>
					<addressOffset>0x0020</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG1</name>
					<addressOffset>0x0024</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG2</name>
					<addressOffset>0x0028</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG3</name>
					<addressOffset>0x002C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG4</name>
					<addressOffset>0x0030</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG5</name>
					<addressOffset>0x0034</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG6</name>
					<addressOffset>0x0038</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG7</name>
					<addressOffset>0x003C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>REGU_CTRL0</name>
					<addressOffset>0x0040</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SWR_CTRL0</name>
					<addressOffset>0x0048</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SWR_CTRL1</name>
					<addressOffset>0x004C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>XTAL_CTRL0</name>
					<addressOffset>0x0060</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>XTAL_CTRL1</name>
					<addressOffset>0x0064</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL0</name>
					<addressOffset>0x0070</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL1</name>
					<addressOffset>0x0074</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL2</name>
					<addressOffset>0x0078</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>ANA_TIM_CTRL</name>
					<addressOffset>0x0090</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_TIM_CTRL</name>
					<addressOffset>0x0094</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_TIM_CAL_CTRL</name>
					<addressOffset>0x0098</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_CTRL</name>
					<addressOffset>0x00A0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PINMUX_CTRL</name>
					<addressOffset>0x00A4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DSTBY_WAKE_CTRL0</name>
					<addressOffset>0x00A8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DSTBY_WAKE_CTRL1</name>
					<addressOffset>0x00AC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_REG</name>
					<addressOffset>0x00BC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EEPROM_CTRL0</name>
					<addressOffset>0x00E0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EEPROM_CTRL1</name>
					<addressOffset>0x00E4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_CTRL</name>
					<addressOffset>0x00E8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_TEST</name>
					<addressOffset>0x00EC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO0</name>
					<addressOffset>0x00F0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO1</name>
					<addressOffset>0x00F4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO2</name>
					<addressOffset>0x00F8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO3</name>
					<addressOffset>0x00FC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_MSK0</name>
					<addressOffset>0x0100</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_MSK1</name>
					<addressOffset>0x0104</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_STATUS0</name>
					<addressOffset>0x0108</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_STATUS1</name>
					<addressOffset>0x010C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SNF_WAKE_EVENT_MSK0</name>
					<addressOffset>0x0110</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SNF_WAKE_EVENT_STATUS</name>
					<addressOffset>0x0114</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_CTRL</name>
					<addressOffset>0x0118</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_OPTION</name>
					<addressOffset>0x0120</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_OPTION_EXT</name>
					<addressOffset>0x0124</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_WEVENT</name>
					<addressOffset>0x0130</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PERI_MONITOR</name>
					<addressOffset>0x0134</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG0</name>
					<addressOffset>0x01F0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG1</name>
					<addressOffset>0x01F4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG2</name>
					<addressOffset>0x01F8</addressOffset>
					<access>read-write</access>
				</register>
			</registers>

		</peripheral><!--GPIO Control -->
		<peripheral>
			<name>GPIO</name>
			<baseAddress>0x40001000</baseAddress>
			<registers>
				<register>
					<name>PORTA_DR</name>
					<description>data register</description>
					<addressOffset>0x00</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTA_DDR</name>
					<description>data direction</description>
					<addressOffset>0x04</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTA_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_DR</name>
					<description>data register</description>
					<addressOffset>0x0c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_DDR</name>
					<description>data direction</description>
					<addressOffset>0x10</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x14</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_DR</name>
					<description>data register</description>
					<addressOffset>0x18</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_DDR</name>
					<description>data direction</description>
					<addressOffset>0x1c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x20</addressOffset>
					<access>read-write</access>
				</register>

				<!--1 Only the PORTA can be configured to generate interrupts -->
				<register>
					<name>GPIO_INT_EN</name>
					<description>Interrupt enable register</description>
					<addressOffset>0x30</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_MASK</name>
					<description>Interrupt mask</description>
					<addressOffset>0x34</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_TYPE</name>
					<description>Interrupt type(level/edge) register</description>
					<addressOffset>0x38</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_POLARITY</name>
					<description>Interrupt polarity(Active low/high) register</description>
					<addressOffset>0x3C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_STATUS</name>
					<description>Interrupt status</description>
					<addressOffset>0x40</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_RAWSTATUS</name>
					<description>Interrupt status without mask</description>
					<addressOffset>0x44</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DEBOUNCE</name>
					<description>Interrupt signal debounce</description>
					<addressOffset>0x48</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PORTA_EOI</name>
					<description>Clear interrupt</description>
					<addressOffset>0x4c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTA</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x50</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTB</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x54</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTC</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x58</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_SYNC</name>
					<description>Is level-sensitive interrupt being sync sith PCLK</description>
					<addressOffset>0x60</addressOffset>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral><!--LOG UART -->

		<peripheral>
			<name>LOG_UART</name>
			<baseAddress>0x40003000</baseAddress>
			<registers>
				<register>
					<name>DLL</name>
					<addressOffset>0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DLM</name>
					<description>upper 8-bits of a 16-bit, Divisor Latch register RW, DLAB=1</description>
					<addressOffset>0x04</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>INTERRUPT_EN</name>
					<description>interrupt enable RW, DLAB=0</description>
					<alternateRegister>DLM</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>IER_ERBI</name>
							<description>Received Data Available Interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_ETBEI</name>
							<description>Transmitter FIFO Empty Interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_ELSI</name>
							<description>Receiver Line Status Interrupt</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_EDSSI</name>
							<description>Modem Status Interrupt</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_ID</name>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>IIR_INT_PEND</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IIR_INT_ID</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>IIR_RESERVED</name>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>IIR_FIFOSE</name>
							<description>FIFOs Enabled 00=disabled 11=enabled</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO_CTL</name>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>LINE_CTL</name>
					<addressOffset>0x0c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>MODEM_CTL</name>
					<description>Controls the interface with the MODEM or data set</description>
					<addressOffset>0x10</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>LINE_STATUS</name>
					<description>Provides status information concerning the data transfer.</description>
					<addressOffset>0x14</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>MODEM_STATUS</name>
					<description>Modem Status Register</description>
					<addressOffset>0x18</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>SCRATCH_PAD</name>
					<description>Scratch Pad Register</description>
					<addressOffset>0x1c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>STS</name>
					<addressOffset>0x20</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>REV_BUF</name>
					<description>Receiver Buffer Register</description>
					<addressOffset>0x24</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>TRAN_HOLD</name>
					<description>Transmitter Holding Register</description>
					<alternateRegister>REV_BUF</alternateRegister>
					<addressOffset>0x24</addressOffset>
					<access>write-only</access>
				</register>
				<register>
					<name>MISC_CTL</name>
					<addressOffset>0x28</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG</name>
					<addressOffset>0x3c</addressOffset>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI_flash_controller</name>
			<baseAddress>0x40006000</baseAddress>
			<registers>
				<register>
					<name>SPIC_CTRLR0</name>
					<addressOffset>0x0</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SCPH</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCPOL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SHIFT_TMOD</name>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_ADDR_CH</name>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_DATA_CH</name>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_CMD_CH</name>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FAST_RD</name>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SHIFT_CK_MTIMES</name>
							<bitOffset>23</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIC_CTRLR1</name>
					<addressOffset>0x004</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_NDF</name>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_SSIENR</name>
					<addressOffset>0x008</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SPIC_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ATCK_CMD</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_MWCR</name>
					<addressOffset>0x00C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_SER</name>
					<addressOffset>0x010</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SER</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_BAUDR</name>
					<addressOffset>0x014</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_SCKDV</name>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXFTLR</name>
					<addressOffset>0x018</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_TFT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXFTLR</name>
					<addressOffset>0x01C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_RFT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXFLR</name>
					<addressOffset>0x020</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_TXFL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXFLR</name>
					<addressOffset>0x024</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_RXFL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_SR</name>
					<addressOffset>0x028</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>BUSY</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TFNF</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TFE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFNE</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_IMR</name>
					<addressOffset>0x02C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIM</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIM</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIM</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIM</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIM</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIM</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIM</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIM</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIM</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXSIM</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ISR</name>
					<addressOffset>0x030</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIS</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIS</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXSIS</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RISR</name>
					<addressOffset>0x034</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIR</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIR</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIR</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIR</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIR</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIR</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIR</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXOICR</name>
					<addressOffset>0x038</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXOICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXOICR</name>
					<addressOffset>0x03C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RXOCIR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPC_RXUICR</name>
					<addressOffset>0x040</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RXUICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_MSTICR</name>
					<addressOffset>0x044</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>MSTICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ICR</name>
					<addressOffset>0x048</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMACR</name>
					<addressOffset>0x04C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMATDLR0</name>
					<addressOffset>0x050</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMATDLR1</name>
					<addressOffset>0x054</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_IDR</name>
					<addressOffset>0x058</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_VERSION</name>
					<addressOffset>0x05C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR0</name>
					<addressOffset>0x060</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR1</name>
					<addressOffset>0x064</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR2</name>
					<addressOffset>0x068</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR3</name>
					<addressOffset>0x06C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR4</name>
					<addressOffset>0x070</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR5</name>
					<addressOffset>0x074</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR6</name>
					<addressOffset>0x078</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR7</name>
					<addressOffset>0x07C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR8</name>
					<addressOffset>0x080</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR9</name>
					<addressOffset>0x084</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR10</name>
					<addressOffset>0x088</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR11</name>
					<addressOffset>0x08C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR12</name>
					<addressOffset>0x090</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR13</name>
					<addressOffset>0x094</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR14</name>
					<addressOffset>0x098</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR15</name>
					<addressOffset>0x09C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR16</name>
					<addressOffset>0x0A0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR17</name>
					<addressOffset>0x0A4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR18</name>
					<addressOffset>0x0A8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR19</name>
					<addressOffset>0x0AC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR20</name>
					<addressOffset>0x0B0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR21</name>
					<addressOffset>0x0B4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR22</name>
					<addressOffset>0x0B8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR23</name>
					<addressOffset>0x0BC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR24</name>
					<addressOffset>0x0C0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR25</name>
					<addressOffset>0x0C4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR26</name>
					<addressOffset>0x0C8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR27</name>
					<addressOffset>0x0CC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR28</name>
					<addressOffset>0x0D0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR29</name>
					<addressOffset>0x0D4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR30</name>
					<addressOffset>0x0D8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR31</name>
					<addressOffset>0x0DC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_FAST_SINGLE</name>
					<addressOffset>0x0E0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_DUAL_DATA</name>
					<addressOffset>0x0E4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_DUAL_ADDR_DATA</name>
					<addressOffset>0x0E8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_QUAD_DATA</name>
					<addressOffset>0x0EC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_QUAD_ADDR_DATA</name>
					<addressOffset>0x0F0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_SIGNLE</name>
					<addressOffset>0x0F4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_DUAL_DATA</name>
					<addressOffset>0x0F8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_DUAL_ADDR_DATA</name>
					<addressOffset>0x0FC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_QUAD_DATA</name>
					<addressOffset>0x100</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_QUAD_ADDR_DATA</name>
					<addressOffset>0x104</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_ENABLE</name>
					<addressOffset>0x108</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_STATUS</name>
					<addressOffset>0x10C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_CTRLR2</name>
					<addressOffset>0x110</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_FBAUDR</name>
					<addressOffset>0x114</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>FSCKDV</name>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ADDR_LENGTH</name>
					<addressOffset>0x118</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>ADDR_PHASE_LENGTH</name>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_AUTO_LENGTH</name>
					<addressOffset>0x11C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RD_DUMMY_LENGTH</name>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>AUTO_ADDR__LENGTH</name>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>AUTO_DUM_LEN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>CS_H_RD_DUM_LEN</name>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CS_H_WR_DUM_LEN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_VALID_CMD</name>
					<addressOffset>0x120</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_FLASE_SIZE</name>
					<addressOffset>0x124</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>FLASE_SIZE</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_FLUSH_FIFO</name>
					<addressOffset>0x128</addressOffset>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>

		<peripheral derivedFrom="LOG_UART">
			<name>UART_0</name>
			<baseAddress>0x40040000</baseAddress>
		</peripheral>
		<!-- <peripheral derivedFrom="LOG_UART"> <name>UART_2</name> <baseAddress>0x40040800</baseAddress>
			</peripheral> --><!--SSI0-2 -->
		<peripheral>
			<name>SSI0</name>
			<baseAddress>0x40042000</baseAddress>
			<registers>
				<register>
					<name>CTRLR0</name>
					<addressOffset>0x00</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>CTRLR0_DFS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CTRLR0_FRF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SCPH</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SCPOL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_TMOD</name>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SLV_OE</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SRL</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_CFS</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRLR1</name>
					<addressOffset>0x04</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SSIENR</name>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>MWCR</name>
					<addressOffset>0x0C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SER</name>
					<addressOffset>0x10</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>BAUDR</name>
					<addressOffset>0x14</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>TXFTLR</name>
					<addressOffset>0x18</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RXFTLR</name>
					<addressOffset>0x1C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>TXFLR</name>
					<addressOffset>0x20</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>RXFLR</name>
					<addressOffset>0x24</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SR</name>
					<addressOffset>0x28</addressOffset>
					<access>read-only</access>
					<fields>
						<field>
							<name>SR_BUSY</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_TFNF</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_TFE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_RFNE</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_RFF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSR_TXE</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_DCOL</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IMR</name>
					<addressOffset>0x2C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>ISR</name>
					<addressOffset>0x30</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RISR</name>
					<addressOffset>0x34</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>TXOICR</name>
					<addressOffset>0x38</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RXOICR</name>
					<addressOffset>0x3C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RXUICR</name>
					<addressOffset>0x40</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>MSTICR</name>
					<addressOffset>0x44</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>ICR</name>
					<addressOffset>0x48</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DMACR</name>
					<addressOffset>0x4C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DMATDLR</name>
					<addressOffset>0x50</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DMARDLR</name>
					<addressOffset>0x54</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>IDR</name>
					<addressOffset>0x58</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>COMP_VERSION</name>
					<addressOffset>0x5C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<dim>70</dim>
					<dimIncrement>2</dimIncrement>
					<dimIndex>0-69</dimIndex>
					<name>DR[%s]</name>
					<addressOffset>0x60</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RX_SAMPLE_DLY</name>
					<addressOffset>0xF0</addressOffset>
					<size>8</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_0</name>
					<addressOffset>0xF4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_1</name>
					<addressOffset>0xF8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_2</name>
					<addressOffset>0xFC</addressOffset>
					<access>read-write</access>
				</register>


			</registers>
		</peripheral>
		<peripheral derivedFrom="SSI0">
			<name>SSI1</name>
			<baseAddress>0x40042400</baseAddress>
		</peripheral>
		<peripheral derivedFrom="SSI0">
			<name>SSI2</name>
			<baseAddress>0x40042800</baseAddress>
		</peripheral>
		<!--Timer Control -->
		<peripheral>
			<name>Timer</name>
			<baseAddress>0x40002000</baseAddress>
		</peripheral>
	</peripherals>
</device>
