Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug  7 18:09:57 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file johnson_counter_timing_summary_routed.rpt -pb johnson_counter_timing_summary_routed.pb -rpx johnson_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : johnson_counter
| Device       : xa7a25t-csg325
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF3/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.896ns  (logic 3.078ns (62.866%)  route 1.818ns (37.134%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg_lopt_replica/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF3/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.818     2.274    lopt_3
    V11                  OBUF (Prop_obuf_I_O)         2.622     4.896 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.896    Q[3]
    V11                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 3.097ns (64.891%)  route 1.676ns (35.109%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg_lopt_replica/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF2/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.132    lopt_2
    U9                   OBUF (Prop_obuf_I_O)         2.641     4.773 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.773    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.770ns  (logic 3.099ns (64.972%)  route 1.671ns (35.028%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF1/Q_reg_lopt_replica/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF1/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.671     2.127    lopt_1
    V9                   OBUF (Prop_obuf_I_O)         2.643     4.770 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.770    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.757ns  (logic 3.069ns (64.510%)  route 1.688ns (35.490%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF0/Q_reg_lopt_replica/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FF0/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt
    U10                  OBUF (Prop_obuf_I_O)         2.613     4.757 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.757    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 1.033ns (47.011%)  route 1.164ns (52.989%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.164     2.198    FF2/reset
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 1.033ns (47.011%)  route 1.164ns (52.989%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.164     2.198    FF2/reset
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 1.033ns (47.011%)  route 1.164ns (52.989%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.164     2.198    FF3/reset
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 1.033ns (47.011%)  route 1.164ns (52.989%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.164     2.198    FF3/reset
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.193ns  (logic 1.033ns (47.104%)  route 1.160ns (52.896%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.160     2.193    FF0/reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.193ns  (logic 1.033ns (47.104%)  route 1.160ns (52.896%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.160     2.193    FF0/reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FF0/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FF3/Q_reg/Q
                         net (fo=1, routed)           0.054     0.195    FF3/Q[0]
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.240 r  FF3/Q_i_1/O
                         net (fo=2, routed)           0.000     0.240    FF0/d0
    SLICE_X1Y1           FDCE                                         r  FF0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF2/Q_reg/Q
                         net (fo=2, routed)           0.122     0.263    FF3/Q_reg_0[0]
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF2/Q_reg/Q
                         net (fo=2, routed)           0.125     0.266    FF3/Q_reg_0[0]
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF1/Q_reg/Q
                         net (fo=2, routed)           0.127     0.268    FF2/Q_reg_0[0]
    SLICE_X0Y1           FDCE                                         r  FF2/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF0/Q_reg/Q
                         net (fo=2, routed)           0.172     0.313    FF1/Q_reg_0[0]
    SLICE_X1Y1           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.145%)  route 0.194ns (57.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF1/Q_reg/Q
                         net (fo=2, routed)           0.194     0.335    FF2/Q_reg_0[0]
    SLICE_X0Y1           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF1/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.764%)  route 0.232ns (62.236%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FF0/Q_reg/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FF0/Q_reg/Q
                         net (fo=2, routed)           0.232     0.373    FF1/Q_reg_0[0]
    SLICE_X1Y1           FDCE                                         r  FF1/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF0/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.452%)  route 0.223ns (54.548%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FF3/Q_reg/Q
                         net (fo=1, routed)           0.054     0.195    FF3/Q[0]
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.240 r  FF3/Q_i_1/O
                         net (fo=2, routed)           0.169     0.409    FF0/d0
    SLICE_X1Y1           FDCE                                         r  FF0/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.184ns (28.930%)  route 0.452ns (71.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=8, routed)           0.452     0.636    FF0/reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FF0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF0/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.184ns (28.930%)  route 0.452ns (71.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 f  reset_IBUF_inst/O
                         net (fo=8, routed)           0.452     0.636    FF0/reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FF0/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





