// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Nov  9 23:09:04 2024
// Host        : fengwuyu running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ finn_design_MVAU_hls_5_0_sim_netlist.v
// Design      : finn_design_MVAU_hls_5_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5
   (ap_clk,
    ap_rst_n,
    in0_V_TDATA,
    in0_V_TVALID,
    in0_V_TREADY,
    weights_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    out_V_TDATA,
    out_V_TVALID,
    out_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in0_V_TDATA;
  input in0_V_TVALID;
  output in0_V_TREADY;
  input [935:0]weights_V_TDATA;
  input weights_V_TVALID;
  output weights_V_TREADY;
  output [39:0]out_V_TDATA;
  output out_V_TVALID;
  input out_V_TREADY;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_10;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_11;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_12;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_13;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_14;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_15;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_16;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_17;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_18;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_19;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_20;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_5;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_7;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_8;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_9;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY;
  wire [31:0]in0_V_TDATA;
  wire [26:0]in0_V_TDATA_int_regslice;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire [38:2]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;
  wire out_V_TVALID;
  wire [935:0]weights_V_TDATA;
  wire [935:0]weights_V_TDATA_int_regslice;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  assign out_V_TDATA[39] = \<const0> ;
  assign out_V_TDATA[38] = \^out_V_TDATA [38];
  assign out_V_TDATA[37] = \^out_V_TDATA [38];
  assign out_V_TDATA[36] = \^out_V_TDATA [38];
  assign out_V_TDATA[35] = \^out_V_TDATA [35];
  assign out_V_TDATA[34] = \^out_V_TDATA [35];
  assign out_V_TDATA[33] = \^out_V_TDATA [35];
  assign out_V_TDATA[32] = \^out_V_TDATA [32];
  assign out_V_TDATA[31] = \^out_V_TDATA [32];
  assign out_V_TDATA[30] = \^out_V_TDATA [32];
  assign out_V_TDATA[29] = \^out_V_TDATA [29];
  assign out_V_TDATA[28] = \^out_V_TDATA [29];
  assign out_V_TDATA[27] = \^out_V_TDATA [29];
  assign out_V_TDATA[26] = \^out_V_TDATA [26];
  assign out_V_TDATA[25] = \^out_V_TDATA [26];
  assign out_V_TDATA[24] = \^out_V_TDATA [26];
  assign out_V_TDATA[23] = \^out_V_TDATA [23];
  assign out_V_TDATA[22] = \^out_V_TDATA [23];
  assign out_V_TDATA[21] = \^out_V_TDATA [23];
  assign out_V_TDATA[20] = \^out_V_TDATA [20];
  assign out_V_TDATA[19] = \^out_V_TDATA [20];
  assign out_V_TDATA[18] = \^out_V_TDATA [20];
  assign out_V_TDATA[17] = \^out_V_TDATA [17];
  assign out_V_TDATA[16] = \^out_V_TDATA [17];
  assign out_V_TDATA[15] = \^out_V_TDATA [17];
  assign out_V_TDATA[14] = \^out_V_TDATA [14];
  assign out_V_TDATA[13] = \^out_V_TDATA [14];
  assign out_V_TDATA[12] = \^out_V_TDATA [14];
  assign out_V_TDATA[11] = \^out_V_TDATA [11];
  assign out_V_TDATA[10] = \^out_V_TDATA [11];
  assign out_V_TDATA[9] = \^out_V_TDATA [11];
  assign out_V_TDATA[8] = \^out_V_TDATA [8];
  assign out_V_TDATA[7] = \^out_V_TDATA [8];
  assign out_V_TDATA[6] = \^out_V_TDATA [8];
  assign out_V_TDATA[5] = \^out_V_TDATA [5];
  assign out_V_TDATA[4] = \^out_V_TDATA [5];
  assign out_V_TDATA[3] = \^out_V_TDATA [5];
  assign out_V_TDATA[2] = \^out_V_TDATA [2];
  assign out_V_TDATA[1] = \^out_V_TDATA [2];
  assign out_V_TDATA[0] = \^out_V_TDATA [2];
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_212
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .\accu_V_12_fu_990_reg[17]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_8,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_9,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_10,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_11,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_12,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_13,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_14,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_15,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_16,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_17,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_18,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_19,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_20}),
        .\ap_CS_fsm_reg[1] (grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_7),
        .\ap_CS_fsm_reg[2] (grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_5),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .\inputBuf_V_102_fu_1402_reg[26]_0 (in0_V_TDATA_int_regslice),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .weights_V_TDATA(weights_V_TDATA_int_regslice),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_7),
        .Q(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both regslice_both_in0_V_U
       (.\B_V_data_1_payload_B_reg[26]_0 (in0_V_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (in0_V_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .in0_V_TDATA(in0_V_TDATA[26:0]),
        .in0_V_TVALID(in0_V_TVALID),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both__parameterized1 regslice_both_out_V_U
       (.\B_V_data_1_payload_B_reg[38]_0 ({grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_8,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_9,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_10,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_11,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_12,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_13,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_14,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_15,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_16,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_17,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_18,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_19,grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_20}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_n_5),
        .\B_V_data_1_state_reg[0]_0 (out_V_TVALID),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state4),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID),
        .out_V_TDATA({\^out_V_TDATA [38],\^out_V_TDATA [35],\^out_V_TDATA [32],\^out_V_TDATA [29],\^out_V_TDATA [26],\^out_V_TDATA [23],\^out_V_TDATA [20],\^out_V_TDATA [17],\^out_V_TDATA [14],\^out_V_TDATA [11],\^out_V_TDATA [8],\^out_V_TDATA [5],\^out_V_TDATA [2]}),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both__parameterized0 regslice_both_weights_V_U
       (.\B_V_data_1_payload_B_reg[935]_0 (weights_V_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (weights_V_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TVALID(weights_V_TVALID),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch
   (D,
    \ap_CS_fsm_reg[2] ,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY,
    \ap_CS_fsm_reg[1] ,
    \accu_V_12_fu_990_reg[17]_0 ,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID,
    Q,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg,
    out_V_TREADY_int_regslice,
    B_V_data_1_sel_wr,
    in0_V_TVALID_int_regslice,
    weights_V_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    weights_V_TDATA,
    \inputBuf_V_102_fu_1402_reg[26]_0 ,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY;
  output \ap_CS_fsm_reg[1] ;
  output [12:0]\accu_V_12_fu_990_reg[17]_0 ;
  output grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY;
  output grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID;
  input [2:0]Q;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg;
  input out_V_TREADY_int_regslice;
  input B_V_data_1_sel_wr;
  input in0_V_TVALID_int_regslice;
  input weights_V_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input [935:0]weights_V_TDATA;
  input [26:0]\inputBuf_V_102_fu_1402_reg[26]_0 ;
  input ap_rst_n;

  wire B_V_data_1_sel_wr;
  wire [1:0]D;
  wire [2:0]Q;
  wire accu_V_10_fu_9820;
  wire [12:0]\accu_V_12_fu_990_reg[17]_0 ;
  wire [17:0]accu_V_26_fu_6477_p2;
  wire [17:0]accu_V_27_fu_6494_p2;
  wire [17:0]accu_V_27_reg_12758;
  wire [17:0]accu_V_28_fu_6511_p2;
  wire [17:0]accu_V_29_fu_6528_p2;
  wire [17:0]accu_V_2_fu_950;
  wire [17:0]accu_V_30_fu_6545_p2;
  wire [17:0]accu_V_31_fu_6562_p2;
  wire [17:0]accu_V_32_fu_6579_p2;
  wire [17:0]accu_V_33_fu_6596_p2;
  wire [17:0]accu_V_34_fu_6613_p2;
  wire [17:0]accu_V_35_fu_6630_p2;
  wire [17:0]accu_V_36_fu_6647_p2;
  wire [17:0]accu_V_36_reg_12857;
  wire [17:0]accu_V_37_fu_6664_p2;
  wire [17:0]accu_V_37_reg_12868;
  wire [17:0]accu_V_38_fu_6681_p2;
  wire [17:0]accu_V_38_reg_12879;
  wire [17:0]accu_V_3_fu_954;
  wire [17:0]accu_V_4_fu_958;
  wire [17:0]accu_V_5_fu_962;
  wire [17:0]accu_V_6_fu_966;
  wire [17:0]accu_V_7_fu_970;
  wire [17:0]accu_V_8_fu_974;
  wire [17:0]accu_V_9_fu_978;
  wire [17:0]accu_V_fu_942;
  wire [12:0]add_ln840_101_reg_12272;
  wire add_ln840_101_reg_122720;
  wire [11:0]add_ln840_103_reg_12072;
  wire add_ln840_103_reg_120720;
  wire [13:0]add_ln840_106_fu_6354_p2;
  wire [13:0]add_ln840_106_reg_12277;
  wire \add_ln840_106_reg_12277[11]_i_2_n_3 ;
  wire \add_ln840_106_reg_12277[11]_i_3_n_3 ;
  wire \add_ln840_106_reg_12277[11]_i_4_n_3 ;
  wire \add_ln840_106_reg_12277[11]_i_5_n_3 ;
  wire \add_ln840_106_reg_12277[13]_i_2_n_3 ;
  wire \add_ln840_106_reg_12277[3]_i_2_n_3 ;
  wire \add_ln840_106_reg_12277[3]_i_3_n_3 ;
  wire \add_ln840_106_reg_12277[3]_i_4_n_3 ;
  wire \add_ln840_106_reg_12277[3]_i_5_n_3 ;
  wire \add_ln840_106_reg_12277[7]_i_2_n_3 ;
  wire \add_ln840_106_reg_12277[7]_i_3_n_3 ;
  wire \add_ln840_106_reg_12277[7]_i_4_n_3 ;
  wire \add_ln840_106_reg_12277[7]_i_5_n_3 ;
  wire \add_ln840_106_reg_12277_reg[11]_i_1_n_3 ;
  wire \add_ln840_106_reg_12277_reg[11]_i_1_n_4 ;
  wire \add_ln840_106_reg_12277_reg[11]_i_1_n_5 ;
  wire \add_ln840_106_reg_12277_reg[11]_i_1_n_6 ;
  wire \add_ln840_106_reg_12277_reg[13]_i_1_n_6 ;
  wire \add_ln840_106_reg_12277_reg[3]_i_1_n_3 ;
  wire \add_ln840_106_reg_12277_reg[3]_i_1_n_4 ;
  wire \add_ln840_106_reg_12277_reg[3]_i_1_n_5 ;
  wire \add_ln840_106_reg_12277_reg[3]_i_1_n_6 ;
  wire \add_ln840_106_reg_12277_reg[7]_i_1_n_3 ;
  wire \add_ln840_106_reg_12277_reg[7]_i_1_n_4 ;
  wire \add_ln840_106_reg_12277_reg[7]_i_1_n_5 ;
  wire \add_ln840_106_reg_12277_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_110_reg_12282;
  wire [11:0]add_ln840_112_reg_12087;
  wire [13:0]add_ln840_115_fu_6366_p2;
  wire [13:0]add_ln840_115_reg_12287;
  wire \add_ln840_115_reg_12287[11]_i_2_n_3 ;
  wire \add_ln840_115_reg_12287[11]_i_3_n_3 ;
  wire \add_ln840_115_reg_12287[11]_i_4_n_3 ;
  wire \add_ln840_115_reg_12287[11]_i_5_n_3 ;
  wire \add_ln840_115_reg_12287[13]_i_2_n_3 ;
  wire \add_ln840_115_reg_12287[3]_i_2_n_3 ;
  wire \add_ln840_115_reg_12287[3]_i_3_n_3 ;
  wire \add_ln840_115_reg_12287[3]_i_4_n_3 ;
  wire \add_ln840_115_reg_12287[3]_i_5_n_3 ;
  wire \add_ln840_115_reg_12287[7]_i_2_n_3 ;
  wire \add_ln840_115_reg_12287[7]_i_3_n_3 ;
  wire \add_ln840_115_reg_12287[7]_i_4_n_3 ;
  wire \add_ln840_115_reg_12287[7]_i_5_n_3 ;
  wire \add_ln840_115_reg_12287_reg[11]_i_1_n_3 ;
  wire \add_ln840_115_reg_12287_reg[11]_i_1_n_4 ;
  wire \add_ln840_115_reg_12287_reg[11]_i_1_n_5 ;
  wire \add_ln840_115_reg_12287_reg[11]_i_1_n_6 ;
  wire \add_ln840_115_reg_12287_reg[13]_i_1_n_6 ;
  wire \add_ln840_115_reg_12287_reg[3]_i_1_n_3 ;
  wire \add_ln840_115_reg_12287_reg[3]_i_1_n_4 ;
  wire \add_ln840_115_reg_12287_reg[3]_i_1_n_5 ;
  wire \add_ln840_115_reg_12287_reg[3]_i_1_n_6 ;
  wire \add_ln840_115_reg_12287_reg[7]_i_1_n_3 ;
  wire \add_ln840_115_reg_12287_reg[7]_i_1_n_4 ;
  wire \add_ln840_115_reg_12287_reg[7]_i_1_n_5 ;
  wire \add_ln840_115_reg_12287_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_11_reg_12172;
  wire [11:0]add_ln840_13_reg_11922;
  wire [13:0]add_ln840_16_fu_6234_p2;
  wire [13:0]add_ln840_16_reg_12177;
  wire \add_ln840_16_reg_12177[11]_i_2_n_3 ;
  wire \add_ln840_16_reg_12177[11]_i_3_n_3 ;
  wire \add_ln840_16_reg_12177[11]_i_4_n_3 ;
  wire \add_ln840_16_reg_12177[11]_i_5_n_3 ;
  wire \add_ln840_16_reg_12177[13]_i_2_n_3 ;
  wire \add_ln840_16_reg_12177[3]_i_2_n_3 ;
  wire \add_ln840_16_reg_12177[3]_i_3_n_3 ;
  wire \add_ln840_16_reg_12177[3]_i_4_n_3 ;
  wire \add_ln840_16_reg_12177[3]_i_5_n_3 ;
  wire \add_ln840_16_reg_12177[7]_i_2_n_3 ;
  wire \add_ln840_16_reg_12177[7]_i_3_n_3 ;
  wire \add_ln840_16_reg_12177[7]_i_4_n_3 ;
  wire \add_ln840_16_reg_12177[7]_i_5_n_3 ;
  wire \add_ln840_16_reg_12177_reg[11]_i_1_n_3 ;
  wire \add_ln840_16_reg_12177_reg[11]_i_1_n_4 ;
  wire \add_ln840_16_reg_12177_reg[11]_i_1_n_5 ;
  wire \add_ln840_16_reg_12177_reg[11]_i_1_n_6 ;
  wire \add_ln840_16_reg_12177_reg[13]_i_1_n_6 ;
  wire \add_ln840_16_reg_12177_reg[3]_i_1_n_3 ;
  wire \add_ln840_16_reg_12177_reg[3]_i_1_n_4 ;
  wire \add_ln840_16_reg_12177_reg[3]_i_1_n_5 ;
  wire \add_ln840_16_reg_12177_reg[3]_i_1_n_6 ;
  wire \add_ln840_16_reg_12177_reg[7]_i_1_n_3 ;
  wire \add_ln840_16_reg_12177_reg[7]_i_1_n_4 ;
  wire \add_ln840_16_reg_12177_reg[7]_i_1_n_5 ;
  wire \add_ln840_16_reg_12177_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_20_reg_12182;
  wire [11:0]add_ln840_22_reg_11937;
  wire [13:0]add_ln840_25_fu_6246_p2;
  wire [13:0]add_ln840_25_reg_12187;
  wire \add_ln840_25_reg_12187[11]_i_2_n_3 ;
  wire \add_ln840_25_reg_12187[11]_i_3_n_3 ;
  wire \add_ln840_25_reg_12187[11]_i_4_n_3 ;
  wire \add_ln840_25_reg_12187[11]_i_5_n_3 ;
  wire \add_ln840_25_reg_12187[13]_i_2_n_3 ;
  wire \add_ln840_25_reg_12187[3]_i_2_n_3 ;
  wire \add_ln840_25_reg_12187[3]_i_3_n_3 ;
  wire \add_ln840_25_reg_12187[3]_i_4_n_3 ;
  wire \add_ln840_25_reg_12187[3]_i_5_n_3 ;
  wire \add_ln840_25_reg_12187[7]_i_2_n_3 ;
  wire \add_ln840_25_reg_12187[7]_i_3_n_3 ;
  wire \add_ln840_25_reg_12187[7]_i_4_n_3 ;
  wire \add_ln840_25_reg_12187[7]_i_5_n_3 ;
  wire \add_ln840_25_reg_12187_reg[11]_i_1_n_3 ;
  wire \add_ln840_25_reg_12187_reg[11]_i_1_n_4 ;
  wire \add_ln840_25_reg_12187_reg[11]_i_1_n_5 ;
  wire \add_ln840_25_reg_12187_reg[11]_i_1_n_6 ;
  wire \add_ln840_25_reg_12187_reg[13]_i_1_n_6 ;
  wire \add_ln840_25_reg_12187_reg[3]_i_1_n_3 ;
  wire \add_ln840_25_reg_12187_reg[3]_i_1_n_4 ;
  wire \add_ln840_25_reg_12187_reg[3]_i_1_n_5 ;
  wire \add_ln840_25_reg_12187_reg[3]_i_1_n_6 ;
  wire \add_ln840_25_reg_12187_reg[7]_i_1_n_3 ;
  wire \add_ln840_25_reg_12187_reg[7]_i_1_n_4 ;
  wire \add_ln840_25_reg_12187_reg[7]_i_1_n_5 ;
  wire \add_ln840_25_reg_12187_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_29_reg_12192;
  wire [12:0]add_ln840_2_reg_12162;
  wire [11:0]add_ln840_31_reg_11952;
  wire [13:0]add_ln840_34_fu_6258_p2;
  wire [13:0]add_ln840_34_reg_12197;
  wire \add_ln840_34_reg_12197[11]_i_2_n_3 ;
  wire \add_ln840_34_reg_12197[11]_i_3_n_3 ;
  wire \add_ln840_34_reg_12197[11]_i_4_n_3 ;
  wire \add_ln840_34_reg_12197[11]_i_5_n_3 ;
  wire \add_ln840_34_reg_12197[13]_i_2_n_3 ;
  wire \add_ln840_34_reg_12197[3]_i_2_n_3 ;
  wire \add_ln840_34_reg_12197[3]_i_3_n_3 ;
  wire \add_ln840_34_reg_12197[3]_i_4_n_3 ;
  wire \add_ln840_34_reg_12197[3]_i_5_n_3 ;
  wire \add_ln840_34_reg_12197[7]_i_2_n_3 ;
  wire \add_ln840_34_reg_12197[7]_i_3_n_3 ;
  wire \add_ln840_34_reg_12197[7]_i_4_n_3 ;
  wire \add_ln840_34_reg_12197[7]_i_5_n_3 ;
  wire \add_ln840_34_reg_12197_reg[11]_i_1_n_3 ;
  wire \add_ln840_34_reg_12197_reg[11]_i_1_n_4 ;
  wire \add_ln840_34_reg_12197_reg[11]_i_1_n_5 ;
  wire \add_ln840_34_reg_12197_reg[11]_i_1_n_6 ;
  wire \add_ln840_34_reg_12197_reg[13]_i_1_n_6 ;
  wire \add_ln840_34_reg_12197_reg[3]_i_1_n_3 ;
  wire \add_ln840_34_reg_12197_reg[3]_i_1_n_4 ;
  wire \add_ln840_34_reg_12197_reg[3]_i_1_n_5 ;
  wire \add_ln840_34_reg_12197_reg[3]_i_1_n_6 ;
  wire \add_ln840_34_reg_12197_reg[7]_i_1_n_3 ;
  wire \add_ln840_34_reg_12197_reg[7]_i_1_n_4 ;
  wire \add_ln840_34_reg_12197_reg[7]_i_1_n_5 ;
  wire \add_ln840_34_reg_12197_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_38_reg_12202;
  wire [11:0]add_ln840_40_reg_11967;
  wire [13:0]add_ln840_43_fu_6270_p2;
  wire [13:0]add_ln840_43_reg_12207;
  wire \add_ln840_43_reg_12207[11]_i_2_n_3 ;
  wire \add_ln840_43_reg_12207[11]_i_3_n_3 ;
  wire \add_ln840_43_reg_12207[11]_i_4_n_3 ;
  wire \add_ln840_43_reg_12207[11]_i_5_n_3 ;
  wire \add_ln840_43_reg_12207[13]_i_2_n_3 ;
  wire \add_ln840_43_reg_12207[3]_i_2_n_3 ;
  wire \add_ln840_43_reg_12207[3]_i_3_n_3 ;
  wire \add_ln840_43_reg_12207[3]_i_4_n_3 ;
  wire \add_ln840_43_reg_12207[3]_i_5_n_3 ;
  wire \add_ln840_43_reg_12207[7]_i_2_n_3 ;
  wire \add_ln840_43_reg_12207[7]_i_3_n_3 ;
  wire \add_ln840_43_reg_12207[7]_i_4_n_3 ;
  wire \add_ln840_43_reg_12207[7]_i_5_n_3 ;
  wire \add_ln840_43_reg_12207_reg[11]_i_1_n_3 ;
  wire \add_ln840_43_reg_12207_reg[11]_i_1_n_4 ;
  wire \add_ln840_43_reg_12207_reg[11]_i_1_n_5 ;
  wire \add_ln840_43_reg_12207_reg[11]_i_1_n_6 ;
  wire \add_ln840_43_reg_12207_reg[13]_i_1_n_6 ;
  wire \add_ln840_43_reg_12207_reg[3]_i_1_n_3 ;
  wire \add_ln840_43_reg_12207_reg[3]_i_1_n_4 ;
  wire \add_ln840_43_reg_12207_reg[3]_i_1_n_5 ;
  wire \add_ln840_43_reg_12207_reg[3]_i_1_n_6 ;
  wire \add_ln840_43_reg_12207_reg[7]_i_1_n_3 ;
  wire \add_ln840_43_reg_12207_reg[7]_i_1_n_4 ;
  wire \add_ln840_43_reg_12207_reg[7]_i_1_n_5 ;
  wire \add_ln840_43_reg_12207_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_47_reg_12212;
  wire [11:0]add_ln840_49_reg_11982;
  wire [11:0]add_ln840_4_reg_11907;
  wire [13:0]add_ln840_52_fu_6282_p2;
  wire [13:0]add_ln840_52_reg_12217;
  wire \add_ln840_52_reg_12217[11]_i_2_n_3 ;
  wire \add_ln840_52_reg_12217[11]_i_3_n_3 ;
  wire \add_ln840_52_reg_12217[11]_i_4_n_3 ;
  wire \add_ln840_52_reg_12217[11]_i_5_n_3 ;
  wire \add_ln840_52_reg_12217[13]_i_2_n_3 ;
  wire \add_ln840_52_reg_12217[3]_i_2_n_3 ;
  wire \add_ln840_52_reg_12217[3]_i_3_n_3 ;
  wire \add_ln840_52_reg_12217[3]_i_4_n_3 ;
  wire \add_ln840_52_reg_12217[3]_i_5_n_3 ;
  wire \add_ln840_52_reg_12217[7]_i_2_n_3 ;
  wire \add_ln840_52_reg_12217[7]_i_3_n_3 ;
  wire \add_ln840_52_reg_12217[7]_i_4_n_3 ;
  wire \add_ln840_52_reg_12217[7]_i_5_n_3 ;
  wire \add_ln840_52_reg_12217_reg[11]_i_1_n_3 ;
  wire \add_ln840_52_reg_12217_reg[11]_i_1_n_4 ;
  wire \add_ln840_52_reg_12217_reg[11]_i_1_n_5 ;
  wire \add_ln840_52_reg_12217_reg[11]_i_1_n_6 ;
  wire \add_ln840_52_reg_12217_reg[13]_i_1_n_6 ;
  wire \add_ln840_52_reg_12217_reg[3]_i_1_n_3 ;
  wire \add_ln840_52_reg_12217_reg[3]_i_1_n_4 ;
  wire \add_ln840_52_reg_12217_reg[3]_i_1_n_5 ;
  wire \add_ln840_52_reg_12217_reg[3]_i_1_n_6 ;
  wire \add_ln840_52_reg_12217_reg[7]_i_1_n_3 ;
  wire \add_ln840_52_reg_12217_reg[7]_i_1_n_4 ;
  wire \add_ln840_52_reg_12217_reg[7]_i_1_n_5 ;
  wire \add_ln840_52_reg_12217_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_56_reg_12222;
  wire [11:0]add_ln840_58_reg_11997;
  wire [13:0]add_ln840_61_fu_6294_p2;
  wire [13:0]add_ln840_61_reg_12227;
  wire \add_ln840_61_reg_12227[11]_i_2_n_3 ;
  wire \add_ln840_61_reg_12227[11]_i_3_n_3 ;
  wire \add_ln840_61_reg_12227[11]_i_4_n_3 ;
  wire \add_ln840_61_reg_12227[11]_i_5_n_3 ;
  wire \add_ln840_61_reg_12227[13]_i_2_n_3 ;
  wire \add_ln840_61_reg_12227[3]_i_2_n_3 ;
  wire \add_ln840_61_reg_12227[3]_i_3_n_3 ;
  wire \add_ln840_61_reg_12227[3]_i_4_n_3 ;
  wire \add_ln840_61_reg_12227[3]_i_5_n_3 ;
  wire \add_ln840_61_reg_12227[7]_i_2_n_3 ;
  wire \add_ln840_61_reg_12227[7]_i_3_n_3 ;
  wire \add_ln840_61_reg_12227[7]_i_4_n_3 ;
  wire \add_ln840_61_reg_12227[7]_i_5_n_3 ;
  wire \add_ln840_61_reg_12227_reg[11]_i_1_n_3 ;
  wire \add_ln840_61_reg_12227_reg[11]_i_1_n_4 ;
  wire \add_ln840_61_reg_12227_reg[11]_i_1_n_5 ;
  wire \add_ln840_61_reg_12227_reg[11]_i_1_n_6 ;
  wire \add_ln840_61_reg_12227_reg[13]_i_1_n_6 ;
  wire \add_ln840_61_reg_12227_reg[3]_i_1_n_3 ;
  wire \add_ln840_61_reg_12227_reg[3]_i_1_n_4 ;
  wire \add_ln840_61_reg_12227_reg[3]_i_1_n_5 ;
  wire \add_ln840_61_reg_12227_reg[3]_i_1_n_6 ;
  wire \add_ln840_61_reg_12227_reg[7]_i_1_n_3 ;
  wire \add_ln840_61_reg_12227_reg[7]_i_1_n_4 ;
  wire \add_ln840_61_reg_12227_reg[7]_i_1_n_5 ;
  wire \add_ln840_61_reg_12227_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_65_reg_12232;
  wire [11:0]add_ln840_67_reg_12012;
  wire [13:0]add_ln840_70_fu_6306_p2;
  wire [13:0]add_ln840_70_reg_12237;
  wire \add_ln840_70_reg_12237[11]_i_2_n_3 ;
  wire \add_ln840_70_reg_12237[11]_i_3_n_3 ;
  wire \add_ln840_70_reg_12237[11]_i_4_n_3 ;
  wire \add_ln840_70_reg_12237[11]_i_5_n_3 ;
  wire \add_ln840_70_reg_12237[13]_i_2_n_3 ;
  wire \add_ln840_70_reg_12237[3]_i_2_n_3 ;
  wire \add_ln840_70_reg_12237[3]_i_3_n_3 ;
  wire \add_ln840_70_reg_12237[3]_i_4_n_3 ;
  wire \add_ln840_70_reg_12237[3]_i_5_n_3 ;
  wire \add_ln840_70_reg_12237[7]_i_2_n_3 ;
  wire \add_ln840_70_reg_12237[7]_i_3_n_3 ;
  wire \add_ln840_70_reg_12237[7]_i_4_n_3 ;
  wire \add_ln840_70_reg_12237[7]_i_5_n_3 ;
  wire \add_ln840_70_reg_12237_reg[11]_i_1_n_3 ;
  wire \add_ln840_70_reg_12237_reg[11]_i_1_n_4 ;
  wire \add_ln840_70_reg_12237_reg[11]_i_1_n_5 ;
  wire \add_ln840_70_reg_12237_reg[11]_i_1_n_6 ;
  wire \add_ln840_70_reg_12237_reg[13]_i_1_n_6 ;
  wire \add_ln840_70_reg_12237_reg[3]_i_1_n_3 ;
  wire \add_ln840_70_reg_12237_reg[3]_i_1_n_4 ;
  wire \add_ln840_70_reg_12237_reg[3]_i_1_n_5 ;
  wire \add_ln840_70_reg_12237_reg[3]_i_1_n_6 ;
  wire \add_ln840_70_reg_12237_reg[7]_i_1_n_3 ;
  wire \add_ln840_70_reg_12237_reg[7]_i_1_n_4 ;
  wire \add_ln840_70_reg_12237_reg[7]_i_1_n_5 ;
  wire \add_ln840_70_reg_12237_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_74_reg_12242;
  wire [11:0]add_ln840_76_reg_12027;
  wire [13:0]add_ln840_79_fu_6318_p2;
  wire [13:0]add_ln840_79_reg_12247;
  wire \add_ln840_79_reg_12247[11]_i_2_n_3 ;
  wire \add_ln840_79_reg_12247[11]_i_3_n_3 ;
  wire \add_ln840_79_reg_12247[11]_i_4_n_3 ;
  wire \add_ln840_79_reg_12247[11]_i_5_n_3 ;
  wire \add_ln840_79_reg_12247[13]_i_2_n_3 ;
  wire \add_ln840_79_reg_12247[3]_i_2_n_3 ;
  wire \add_ln840_79_reg_12247[3]_i_3_n_3 ;
  wire \add_ln840_79_reg_12247[3]_i_4_n_3 ;
  wire \add_ln840_79_reg_12247[3]_i_5_n_3 ;
  wire \add_ln840_79_reg_12247[7]_i_2_n_3 ;
  wire \add_ln840_79_reg_12247[7]_i_3_n_3 ;
  wire \add_ln840_79_reg_12247[7]_i_4_n_3 ;
  wire \add_ln840_79_reg_12247[7]_i_5_n_3 ;
  wire \add_ln840_79_reg_12247_reg[11]_i_1_n_3 ;
  wire \add_ln840_79_reg_12247_reg[11]_i_1_n_4 ;
  wire \add_ln840_79_reg_12247_reg[11]_i_1_n_5 ;
  wire \add_ln840_79_reg_12247_reg[11]_i_1_n_6 ;
  wire \add_ln840_79_reg_12247_reg[13]_i_1_n_6 ;
  wire \add_ln840_79_reg_12247_reg[3]_i_1_n_3 ;
  wire \add_ln840_79_reg_12247_reg[3]_i_1_n_4 ;
  wire \add_ln840_79_reg_12247_reg[3]_i_1_n_5 ;
  wire \add_ln840_79_reg_12247_reg[3]_i_1_n_6 ;
  wire \add_ln840_79_reg_12247_reg[7]_i_1_n_3 ;
  wire \add_ln840_79_reg_12247_reg[7]_i_1_n_4 ;
  wire \add_ln840_79_reg_12247_reg[7]_i_1_n_5 ;
  wire \add_ln840_79_reg_12247_reg[7]_i_1_n_6 ;
  wire [13:0]add_ln840_7_fu_6222_p2;
  wire [13:0]add_ln840_7_reg_12167;
  wire \add_ln840_7_reg_12167[11]_i_2_n_3 ;
  wire \add_ln840_7_reg_12167[11]_i_3_n_3 ;
  wire \add_ln840_7_reg_12167[11]_i_4_n_3 ;
  wire \add_ln840_7_reg_12167[11]_i_5_n_3 ;
  wire \add_ln840_7_reg_12167[13]_i_2_n_3 ;
  wire \add_ln840_7_reg_12167[3]_i_2_n_3 ;
  wire \add_ln840_7_reg_12167[3]_i_3_n_3 ;
  wire \add_ln840_7_reg_12167[3]_i_4_n_3 ;
  wire \add_ln840_7_reg_12167[3]_i_5_n_3 ;
  wire \add_ln840_7_reg_12167[7]_i_2_n_3 ;
  wire \add_ln840_7_reg_12167[7]_i_3_n_3 ;
  wire \add_ln840_7_reg_12167[7]_i_4_n_3 ;
  wire \add_ln840_7_reg_12167[7]_i_5_n_3 ;
  wire \add_ln840_7_reg_12167_reg[11]_i_1_n_3 ;
  wire \add_ln840_7_reg_12167_reg[11]_i_1_n_4 ;
  wire \add_ln840_7_reg_12167_reg[11]_i_1_n_5 ;
  wire \add_ln840_7_reg_12167_reg[11]_i_1_n_6 ;
  wire \add_ln840_7_reg_12167_reg[13]_i_1_n_6 ;
  wire \add_ln840_7_reg_12167_reg[3]_i_1_n_3 ;
  wire \add_ln840_7_reg_12167_reg[3]_i_1_n_4 ;
  wire \add_ln840_7_reg_12167_reg[3]_i_1_n_5 ;
  wire \add_ln840_7_reg_12167_reg[3]_i_1_n_6 ;
  wire \add_ln840_7_reg_12167_reg[7]_i_1_n_3 ;
  wire \add_ln840_7_reg_12167_reg[7]_i_1_n_4 ;
  wire \add_ln840_7_reg_12167_reg[7]_i_1_n_5 ;
  wire \add_ln840_7_reg_12167_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_83_reg_12252;
  wire [11:0]add_ln840_85_reg_12042;
  wire [13:0]add_ln840_88_fu_6330_p2;
  wire [13:0]add_ln840_88_reg_12257;
  wire \add_ln840_88_reg_12257[11]_i_2_n_3 ;
  wire \add_ln840_88_reg_12257[11]_i_3_n_3 ;
  wire \add_ln840_88_reg_12257[11]_i_4_n_3 ;
  wire \add_ln840_88_reg_12257[11]_i_5_n_3 ;
  wire \add_ln840_88_reg_12257[13]_i_2_n_3 ;
  wire \add_ln840_88_reg_12257[3]_i_2_n_3 ;
  wire \add_ln840_88_reg_12257[3]_i_3_n_3 ;
  wire \add_ln840_88_reg_12257[3]_i_4_n_3 ;
  wire \add_ln840_88_reg_12257[3]_i_5_n_3 ;
  wire \add_ln840_88_reg_12257[7]_i_2_n_3 ;
  wire \add_ln840_88_reg_12257[7]_i_3_n_3 ;
  wire \add_ln840_88_reg_12257[7]_i_4_n_3 ;
  wire \add_ln840_88_reg_12257[7]_i_5_n_3 ;
  wire \add_ln840_88_reg_12257_reg[11]_i_1_n_3 ;
  wire \add_ln840_88_reg_12257_reg[11]_i_1_n_4 ;
  wire \add_ln840_88_reg_12257_reg[11]_i_1_n_5 ;
  wire \add_ln840_88_reg_12257_reg[11]_i_1_n_6 ;
  wire \add_ln840_88_reg_12257_reg[13]_i_1_n_6 ;
  wire \add_ln840_88_reg_12257_reg[3]_i_1_n_3 ;
  wire \add_ln840_88_reg_12257_reg[3]_i_1_n_4 ;
  wire \add_ln840_88_reg_12257_reg[3]_i_1_n_5 ;
  wire \add_ln840_88_reg_12257_reg[3]_i_1_n_6 ;
  wire \add_ln840_88_reg_12257_reg[7]_i_1_n_3 ;
  wire \add_ln840_88_reg_12257_reg[7]_i_1_n_4 ;
  wire \add_ln840_88_reg_12257_reg[7]_i_1_n_5 ;
  wire \add_ln840_88_reg_12257_reg[7]_i_1_n_6 ;
  wire [12:0]add_ln840_92_reg_12262;
  wire [11:0]add_ln840_94_reg_12057;
  wire [13:0]add_ln840_97_fu_6342_p2;
  wire [13:0]add_ln840_97_reg_12267;
  wire \add_ln840_97_reg_12267[11]_i_2_n_3 ;
  wire \add_ln840_97_reg_12267[11]_i_3_n_3 ;
  wire \add_ln840_97_reg_12267[11]_i_4_n_3 ;
  wire \add_ln840_97_reg_12267[11]_i_5_n_3 ;
  wire \add_ln840_97_reg_12267[13]_i_2_n_3 ;
  wire \add_ln840_97_reg_12267[3]_i_2_n_3 ;
  wire \add_ln840_97_reg_12267[3]_i_3_n_3 ;
  wire \add_ln840_97_reg_12267[3]_i_4_n_3 ;
  wire \add_ln840_97_reg_12267[3]_i_5_n_3 ;
  wire \add_ln840_97_reg_12267[7]_i_2_n_3 ;
  wire \add_ln840_97_reg_12267[7]_i_3_n_3 ;
  wire \add_ln840_97_reg_12267[7]_i_4_n_3 ;
  wire \add_ln840_97_reg_12267[7]_i_5_n_3 ;
  wire \add_ln840_97_reg_12267_reg[11]_i_1_n_3 ;
  wire \add_ln840_97_reg_12267_reg[11]_i_1_n_4 ;
  wire \add_ln840_97_reg_12267_reg[11]_i_1_n_5 ;
  wire \add_ln840_97_reg_12267_reg[11]_i_1_n_6 ;
  wire \add_ln840_97_reg_12267_reg[13]_i_1_n_6 ;
  wire \add_ln840_97_reg_12267_reg[3]_i_1_n_3 ;
  wire \add_ln840_97_reg_12267_reg[3]_i_1_n_4 ;
  wire \add_ln840_97_reg_12267_reg[3]_i_1_n_5 ;
  wire \add_ln840_97_reg_12267_reg[3]_i_1_n_6 ;
  wire \add_ln840_97_reg_12267_reg[7]_i_1_n_3 ;
  wire \add_ln840_97_reg_12267_reg[7]_i_1_n_4 ;
  wire \add_ln840_97_reg_12267_reg[7]_i_1_n_5 ;
  wire \add_ln840_97_reg_12267_reg[7]_i_1_n_6 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire \ap_CS_iter4_fsm[1]_i_1_n_3 ;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [1:1]ap_NS_iter1_fsm;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_NS_iter4_fsm1116_out;
  wire ap_NS_iter5_fsm1115_out;
  wire [1:1]ap_NS_iter7_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26161;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261610;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_2616101;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_2616102;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_2616103;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261611;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261612;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261613;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261614;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261615;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261616;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261617;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261618;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261619;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26162;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261620;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261621;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261622;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261623;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261624;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261625;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261626;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261627;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261628;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26163;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261631;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261632;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261633;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261634;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261635;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261636;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261637;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261639;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26164;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261640;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261641;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261642;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261643;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261644;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261645;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261646;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261647;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261648;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261649;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26165;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261650;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261651;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261652;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261653;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261654;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261655;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261656;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261657;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261658;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261659;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26166;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261660;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261661;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261662;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261663;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261664;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261665;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261666;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261667;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261668;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261669;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26167;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261670;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261671;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261672;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261673;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261674;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261675;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261676;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261677;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261678;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261679;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26168;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261680;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261681;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261682;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261683;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261684;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261685;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261686;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261687;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261688;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261689;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_26169;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261690;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261691;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261692;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261693;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261694;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261695;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261696;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261697;
  wire ap_phi_reg_pp0_iter1_inElem_1_reg_261698;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_211;
  wire flow_control_loop_pipe_sequential_init_U_n_212;
  wire flow_control_loop_pipe_sequential_init_U_n_213;
  wire flow_control_loop_pipe_sequential_init_U_n_214;
  wire flow_control_loop_pipe_sequential_init_U_n_215;
  wire flow_control_loop_pipe_sequential_init_U_n_216;
  wire flow_control_loop_pipe_sequential_init_U_n_217;
  wire flow_control_loop_pipe_sequential_init_U_n_218;
  wire flow_control_loop_pipe_sequential_init_U_n_219;
  wire flow_control_loop_pipe_sequential_init_U_n_220;
  wire flow_control_loop_pipe_sequential_init_U_n_221;
  wire flow_control_loop_pipe_sequential_init_U_n_222;
  wire flow_control_loop_pipe_sequential_init_U_n_223;
  wire flow_control_loop_pipe_sequential_init_U_n_224;
  wire flow_control_loop_pipe_sequential_init_U_n_225;
  wire flow_control_loop_pipe_sequential_init_U_n_226;
  wire flow_control_loop_pipe_sequential_init_U_n_227;
  wire flow_control_loop_pipe_sequential_init_U_n_228;
  wire flow_control_loop_pipe_sequential_init_U_n_229;
  wire flow_control_loop_pipe_sequential_init_U_n_230;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY;
  wire grp_fu_9049_ce;
  wire grp_fu_9387_ce;
  wire grp_fu_9608_ce;
  wire [18:1]i_2_fu_2861_p2;
  wire \i_fu_938_reg_n_3_[0] ;
  wire \i_fu_938_reg_n_3_[10] ;
  wire \i_fu_938_reg_n_3_[11] ;
  wire \i_fu_938_reg_n_3_[12] ;
  wire \i_fu_938_reg_n_3_[13] ;
  wire \i_fu_938_reg_n_3_[14] ;
  wire \i_fu_938_reg_n_3_[15] ;
  wire \i_fu_938_reg_n_3_[16] ;
  wire \i_fu_938_reg_n_3_[17] ;
  wire \i_fu_938_reg_n_3_[18] ;
  wire \i_fu_938_reg_n_3_[1] ;
  wire \i_fu_938_reg_n_3_[2] ;
  wire \i_fu_938_reg_n_3_[3] ;
  wire \i_fu_938_reg_n_3_[4] ;
  wire \i_fu_938_reg_n_3_[5] ;
  wire \i_fu_938_reg_n_3_[6] ;
  wire \i_fu_938_reg_n_3_[7] ;
  wire \i_fu_938_reg_n_3_[8] ;
  wire \i_fu_938_reg_n_3_[9] ;
  wire icmp_ln249_reg_10454;
  wire icmp_ln249_reg_10454_pp0_iter1_reg;
  wire icmp_ln249_reg_10454_pp0_iter2_reg;
  wire icmp_ln249_reg_10454_pp0_iter3_reg;
  wire icmp_ln249_reg_10454_pp0_iter4_reg;
  wire \icmp_ln249_reg_10454_pp0_iter5_reg[0]_i_1_n_3 ;
  wire \icmp_ln249_reg_10454_pp0_iter5_reg_reg_n_3_[0] ;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire \icmp_ln249_reg_10454_pp0_iter6_reg[0]_i_1_n_3 ;
  wire icmp_ln272_reg_10579_pp0_iter1_reg;
  wire icmp_ln272_reg_10579_pp0_iter2_reg;
  wire icmp_ln272_reg_10579_pp0_iter3_reg;
  wire icmp_ln272_reg_10579_pp0_iter4_reg;
  wire \icmp_ln272_reg_10579_reg_n_3_[0] ;
  wire icmp_ln290_fu_5107_p2;
  wire icmp_ln290_reg_11181;
  wire \icmp_ln290_reg_11181[0]_i_3_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_4_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_5_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_6_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_7_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_8_n_3 ;
  wire \icmp_ln290_reg_11181[0]_i_9_n_3 ;
  wire icmp_ln290_reg_11181_pp0_iter1_reg;
  wire icmp_ln290_reg_11181_pp0_iter2_reg;
  wire icmp_ln290_reg_11181_pp0_iter3_reg;
  wire icmp_ln290_reg_11181_pp0_iter4_reg;
  wire icmp_ln290_reg_11181_pp0_iter5_reg;
  wire \icmp_ln290_reg_11181_pp0_iter5_reg[0]_i_1_n_3 ;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire \icmp_ln290_reg_11181_pp0_iter6_reg[0]_i_1_n_3 ;
  wire in0_V_TVALID_int_regslice;
  wire [26:0]inputBuf_V_100_fu_1394;
  wire [26:0]inputBuf_V_101_fu_1398;
  wire [26:0]inputBuf_V_102_fu_1402;
  wire [26:0]\inputBuf_V_102_fu_1402_reg[26]_0 ;
  wire [26:0]inputBuf_V_103_fu_1406;
  wire [26:0]inputBuf_V_10_fu_1034;
  wire [26:0]inputBuf_V_11_fu_1038;
  wire [26:0]inputBuf_V_12_fu_1042;
  wire [26:0]inputBuf_V_13_fu_1046;
  wire [26:0]inputBuf_V_14_fu_1050;
  wire [26:0]inputBuf_V_15_fu_1054;
  wire [26:0]inputBuf_V_16_fu_1058;
  wire [26:0]inputBuf_V_17_fu_1062;
  wire [26:0]inputBuf_V_18_fu_1066;
  wire [26:0]inputBuf_V_19_fu_1070;
  wire [26:0]inputBuf_V_1_fu_998;
  wire [26:0]inputBuf_V_20_fu_1074;
  wire [26:0]inputBuf_V_21_fu_1078;
  wire [26:0]inputBuf_V_22_fu_1082;
  wire [26:0]inputBuf_V_23_fu_1086;
  wire [26:0]inputBuf_V_24_fu_1090;
  wire [26:0]inputBuf_V_25_fu_1094;
  wire [26:0]inputBuf_V_26_fu_1098;
  wire [26:0]inputBuf_V_27_fu_1102;
  wire [26:0]inputBuf_V_28_fu_1106;
  wire [26:0]inputBuf_V_29_fu_1110;
  wire [26:0]inputBuf_V_2_fu_1002;
  wire [26:0]inputBuf_V_30_fu_1114;
  wire [26:0]inputBuf_V_31_fu_1118;
  wire [26:0]inputBuf_V_32_fu_1122;
  wire [26:0]inputBuf_V_33_fu_1126;
  wire [26:0]inputBuf_V_34_fu_1130;
  wire [26:0]inputBuf_V_35_fu_1134;
  wire [26:0]inputBuf_V_36_fu_1138;
  wire [26:0]inputBuf_V_37_fu_1142;
  wire [26:0]inputBuf_V_38_fu_1146;
  wire [26:0]inputBuf_V_39_fu_1150;
  wire [26:0]inputBuf_V_3_fu_1006;
  wire [26:0]inputBuf_V_40_fu_1154;
  wire [26:0]inputBuf_V_41_fu_1158;
  wire [26:0]inputBuf_V_42_fu_1162;
  wire [26:0]inputBuf_V_43_fu_1166;
  wire [26:0]inputBuf_V_44_fu_1170;
  wire [26:0]inputBuf_V_45_fu_1174;
  wire [26:0]inputBuf_V_46_fu_1178;
  wire [26:0]inputBuf_V_47_fu_1182;
  wire [26:0]inputBuf_V_48_fu_1186;
  wire [26:0]inputBuf_V_49_fu_1190;
  wire [26:0]inputBuf_V_4_fu_1010;
  wire [26:0]inputBuf_V_50_fu_1194;
  wire [26:0]inputBuf_V_51_fu_1198;
  wire [26:0]inputBuf_V_52_fu_1202;
  wire [26:0]inputBuf_V_53_fu_1206;
  wire [26:0]inputBuf_V_54_fu_1210;
  wire [26:0]inputBuf_V_55_fu_1214;
  wire [26:0]inputBuf_V_56_fu_1218;
  wire [26:0]inputBuf_V_57_fu_1222;
  wire [26:0]inputBuf_V_58_fu_1226;
  wire [26:0]inputBuf_V_59_fu_1230;
  wire [26:0]inputBuf_V_5_fu_1014;
  wire [26:0]inputBuf_V_60_fu_1234;
  wire [26:0]inputBuf_V_61_fu_1238;
  wire [26:0]inputBuf_V_62_fu_1242;
  wire [26:0]inputBuf_V_63_fu_1246;
  wire [26:0]inputBuf_V_64_fu_1250;
  wire [26:0]inputBuf_V_65_fu_1254;
  wire [26:0]inputBuf_V_66_fu_1258;
  wire [26:0]inputBuf_V_67_fu_1262;
  wire [26:0]inputBuf_V_68_fu_1266;
  wire [26:0]inputBuf_V_69_fu_1270;
  wire [26:0]inputBuf_V_6_fu_1018;
  wire [26:0]inputBuf_V_70_fu_1274;
  wire [26:0]inputBuf_V_71_fu_1278;
  wire [26:0]inputBuf_V_72_fu_1282;
  wire [26:0]inputBuf_V_73_fu_1286;
  wire [26:0]inputBuf_V_74_fu_1290;
  wire [26:0]inputBuf_V_75_fu_1294;
  wire [26:0]inputBuf_V_76_fu_1298;
  wire [26:0]inputBuf_V_77_fu_1302;
  wire [26:0]inputBuf_V_78_fu_1306;
  wire [26:0]inputBuf_V_79_fu_1310;
  wire [26:0]inputBuf_V_7_fu_1022;
  wire [26:0]inputBuf_V_80_fu_1314;
  wire [26:0]inputBuf_V_81_fu_1318;
  wire [26:0]inputBuf_V_82_fu_1322;
  wire [26:0]inputBuf_V_83_fu_1326;
  wire [26:0]inputBuf_V_84_fu_1330;
  wire [26:0]inputBuf_V_85_fu_1334;
  wire [26:0]inputBuf_V_86_fu_1338;
  wire [26:0]inputBuf_V_87_fu_1342;
  wire [26:0]inputBuf_V_88_fu_1346;
  wire [26:0]inputBuf_V_89_fu_1350;
  wire [26:0]inputBuf_V_8_fu_1026;
  wire [26:0]inputBuf_V_90_fu_1354;
  wire [26:0]inputBuf_V_91_fu_1358;
  wire [26:0]inputBuf_V_92_fu_1362;
  wire [26:0]inputBuf_V_93_fu_1366;
  wire [26:0]inputBuf_V_94_fu_1370;
  wire [26:0]inputBuf_V_95_fu_1374;
  wire [26:0]inputBuf_V_96_fu_1378;
  wire [26:0]inputBuf_V_97_fu_1382;
  wire [26:0]inputBuf_V_98_fu_1386;
  wire [26:0]inputBuf_V_99_fu_1390;
  wire [26:0]inputBuf_V_9_fu_1030;
  wire [26:0]inputBuf_V_fu_994;
  wire [7:0]local_temp_V_100_reg_11096;
  wire [7:0]local_temp_V_101_reg_11101;
  wire [7:0]local_temp_V_102_reg_11106;
  wire [7:0]local_temp_V_104_reg_11116;
  wire [7:0]local_temp_V_105_reg_11121;
  wire [7:0]local_temp_V_105_reg_11121_pp0_iter1_reg;
  wire [7:0]local_temp_V_106_reg_11126;
  wire [7:0]local_temp_V_109_reg_11141;
  wire [7:0]local_temp_V_110_reg_11146;
  wire [7:0]local_temp_V_111_reg_11151;
  wire [7:0]local_temp_V_113_reg_11161;
  wire [7:0]local_temp_V_114_reg_11166;
  wire [7:0]local_temp_V_114_reg_11166_pp0_iter1_reg;
  wire [7:0]local_temp_V_115_reg_11171;
  wire [7:0]local_temp_V_118_reg_10601;
  wire [7:0]local_temp_V_119_reg_10606;
  wire [7:0]local_temp_V_11_reg_10651;
  wire [7:0]local_temp_V_120_reg_10611;
  wire [7:0]local_temp_V_122_reg_10621;
  wire [7:0]local_temp_V_123_reg_10626;
  wire [7:0]local_temp_V_123_reg_10626_pp0_iter1_reg;
  wire [7:0]local_temp_V_124_reg_10631;
  wire [7:0]local_temp_V_12_reg_10656;
  wire [7:0]local_temp_V_14_reg_10666;
  wire [7:0]local_temp_V_15_reg_10671;
  wire [7:0]local_temp_V_15_reg_10671_pp0_iter1_reg;
  wire [7:0]local_temp_V_16_reg_10676;
  wire [7:0]local_temp_V_19_reg_10691;
  wire [7:0]local_temp_V_20_reg_10696;
  wire [7:0]local_temp_V_21_reg_10701;
  wire [7:0]local_temp_V_23_reg_10711;
  wire [7:0]local_temp_V_24_reg_10716;
  wire [7:0]local_temp_V_24_reg_10716_pp0_iter1_reg;
  wire [7:0]local_temp_V_25_reg_10721;
  wire [7:0]local_temp_V_28_reg_10736;
  wire [7:0]local_temp_V_29_reg_10741;
  wire [7:0]local_temp_V_30_reg_10746;
  wire [7:0]local_temp_V_32_reg_10756;
  wire [7:0]local_temp_V_33_reg_10761;
  wire [7:0]local_temp_V_33_reg_10761_pp0_iter1_reg;
  wire [7:0]local_temp_V_34_reg_10766;
  wire [7:0]local_temp_V_37_reg_10781;
  wire [7:0]local_temp_V_38_reg_10786;
  wire [7:0]local_temp_V_39_reg_10791;
  wire [7:0]local_temp_V_41_reg_10801;
  wire [7:0]local_temp_V_42_reg_10806;
  wire [7:0]local_temp_V_42_reg_10806_pp0_iter1_reg;
  wire [7:0]local_temp_V_43_reg_10811;
  wire [7:0]local_temp_V_46_reg_10826;
  wire [7:0]local_temp_V_47_reg_10831;
  wire [7:0]local_temp_V_48_reg_10836;
  wire [7:0]local_temp_V_50_reg_10846;
  wire [7:0]local_temp_V_51_reg_10851;
  wire [7:0]local_temp_V_51_reg_10851_pp0_iter1_reg;
  wire [7:0]local_temp_V_52_reg_10856;
  wire [7:0]local_temp_V_55_reg_10871;
  wire [7:0]local_temp_V_56_reg_10876;
  wire [7:0]local_temp_V_57_reg_10881;
  wire [7:0]local_temp_V_59_reg_10891;
  wire [7:0]local_temp_V_60_reg_10896;
  wire [7:0]local_temp_V_60_reg_10896_pp0_iter1_reg;
  wire [7:0]local_temp_V_61_reg_10901;
  wire [7:0]local_temp_V_64_reg_10916;
  wire [7:0]local_temp_V_65_reg_10921;
  wire [7:0]local_temp_V_66_reg_10926;
  wire [7:0]local_temp_V_68_reg_10936;
  wire [7:0]local_temp_V_69_reg_10941;
  wire [7:0]local_temp_V_69_reg_10941_pp0_iter1_reg;
  wire [7:0]local_temp_V_70_reg_10946;
  wire [7:0]local_temp_V_73_reg_10961;
  wire [7:0]local_temp_V_74_reg_10966;
  wire [7:0]local_temp_V_75_reg_10971;
  wire [7:0]local_temp_V_77_reg_10981;
  wire [7:0]local_temp_V_78_reg_10986;
  wire [7:0]local_temp_V_78_reg_10986_pp0_iter1_reg;
  wire [7:0]local_temp_V_79_reg_10991;
  wire [7:0]local_temp_V_82_reg_11006;
  wire [7:0]local_temp_V_83_reg_11011;
  wire [7:0]local_temp_V_84_reg_11016;
  wire [7:0]local_temp_V_86_reg_11026;
  wire [7:0]local_temp_V_87_reg_11031;
  wire [7:0]local_temp_V_87_reg_11031_pp0_iter1_reg;
  wire [7:0]local_temp_V_88_reg_11036;
  wire [7:0]local_temp_V_91_reg_11051;
  wire [7:0]local_temp_V_92_reg_11056;
  wire [7:0]local_temp_V_93_reg_11061;
  wire [7:0]local_temp_V_95_reg_11071;
  wire [7:0]local_temp_V_96_reg_11076;
  wire [7:0]local_temp_V_96_reg_11076_pp0_iter1_reg;
  wire [7:0]local_temp_V_97_reg_11081;
  wire [7:0]local_temp_V_9_reg_10646;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U41_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_15;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U42_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U43_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U44_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U45_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U46_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U47_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U48_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U49_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U50_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U51_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U52_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U53_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U54_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U55_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U56_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U57_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U58_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U59_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U60_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U61_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U62_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U63_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U64_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U65_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U66_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U67_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U68_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U69_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U70_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U71_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U72_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U73_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U74_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U75_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U76_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U77_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U78_n_9;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_10;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_11;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_12;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_13;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_14;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_16;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_17;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_3;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_4;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_5;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_6;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_7;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_8;
  wire mac_muladd_8s_3ns_11s_12_4_1_U79_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U100_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U101_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U102_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U103_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_17;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U104_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U105_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U80_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_16;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_17;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U81_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U82_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U83_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U84_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U85_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U86_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U87_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U88_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U89_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U90_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U91_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U92_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U93_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U94_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U95_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U96_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U97_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U98_n_9;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_10;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_11;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_12;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_13;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_14;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_15;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_3;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_4;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_5;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_6;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_7;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_8;
  wire mac_muladd_8s_3ns_12s_13_4_1_U99_n_9;
  wire mac_muladd_8s_3ns_18s_18_4_1_U106_n_22;
  wire mac_muladd_8s_3ns_18s_18_4_1_U106_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_10;
  wire mul_8s_3ns_11_1_1_U10_n_11;
  wire mul_8s_3ns_11_1_1_U10_n_12;
  wire mul_8s_3ns_11_1_1_U10_n_13;
  wire mul_8s_3ns_11_1_1_U10_n_3;
  wire mul_8s_3ns_11_1_1_U10_n_4;
  wire mul_8s_3ns_11_1_1_U10_n_5;
  wire mul_8s_3ns_11_1_1_U10_n_6;
  wire mul_8s_3ns_11_1_1_U10_n_7;
  wire mul_8s_3ns_11_1_1_U10_n_8;
  wire mul_8s_3ns_11_1_1_U10_n_9;
  wire mul_8s_3ns_11_1_1_U11_n_10;
  wire mul_8s_3ns_11_1_1_U11_n_11;
  wire mul_8s_3ns_11_1_1_U11_n_12;
  wire mul_8s_3ns_11_1_1_U11_n_13;
  wire mul_8s_3ns_11_1_1_U11_n_3;
  wire mul_8s_3ns_11_1_1_U11_n_4;
  wire mul_8s_3ns_11_1_1_U11_n_5;
  wire mul_8s_3ns_11_1_1_U11_n_6;
  wire mul_8s_3ns_11_1_1_U11_n_7;
  wire mul_8s_3ns_11_1_1_U11_n_8;
  wire mul_8s_3ns_11_1_1_U11_n_9;
  wire mul_8s_3ns_11_1_1_U12_n_10;
  wire mul_8s_3ns_11_1_1_U12_n_11;
  wire mul_8s_3ns_11_1_1_U12_n_12;
  wire mul_8s_3ns_11_1_1_U12_n_13;
  wire mul_8s_3ns_11_1_1_U12_n_3;
  wire mul_8s_3ns_11_1_1_U12_n_4;
  wire mul_8s_3ns_11_1_1_U12_n_5;
  wire mul_8s_3ns_11_1_1_U12_n_6;
  wire mul_8s_3ns_11_1_1_U12_n_7;
  wire mul_8s_3ns_11_1_1_U12_n_8;
  wire mul_8s_3ns_11_1_1_U12_n_9;
  wire mul_8s_3ns_11_1_1_U13_n_10;
  wire mul_8s_3ns_11_1_1_U13_n_11;
  wire mul_8s_3ns_11_1_1_U13_n_12;
  wire mul_8s_3ns_11_1_1_U13_n_13;
  wire mul_8s_3ns_11_1_1_U13_n_3;
  wire mul_8s_3ns_11_1_1_U13_n_4;
  wire mul_8s_3ns_11_1_1_U13_n_5;
  wire mul_8s_3ns_11_1_1_U13_n_6;
  wire mul_8s_3ns_11_1_1_U13_n_7;
  wire mul_8s_3ns_11_1_1_U13_n_8;
  wire mul_8s_3ns_11_1_1_U13_n_9;
  wire mul_8s_3ns_11_1_1_U14_n_10;
  wire mul_8s_3ns_11_1_1_U14_n_11;
  wire mul_8s_3ns_11_1_1_U14_n_12;
  wire mul_8s_3ns_11_1_1_U14_n_13;
  wire mul_8s_3ns_11_1_1_U14_n_3;
  wire mul_8s_3ns_11_1_1_U14_n_4;
  wire mul_8s_3ns_11_1_1_U14_n_5;
  wire mul_8s_3ns_11_1_1_U14_n_6;
  wire mul_8s_3ns_11_1_1_U14_n_7;
  wire mul_8s_3ns_11_1_1_U14_n_8;
  wire mul_8s_3ns_11_1_1_U14_n_9;
  wire mul_8s_3ns_11_1_1_U15_n_10;
  wire mul_8s_3ns_11_1_1_U15_n_11;
  wire mul_8s_3ns_11_1_1_U15_n_12;
  wire mul_8s_3ns_11_1_1_U15_n_13;
  wire mul_8s_3ns_11_1_1_U15_n_3;
  wire mul_8s_3ns_11_1_1_U15_n_4;
  wire mul_8s_3ns_11_1_1_U15_n_5;
  wire mul_8s_3ns_11_1_1_U15_n_6;
  wire mul_8s_3ns_11_1_1_U15_n_7;
  wire mul_8s_3ns_11_1_1_U15_n_8;
  wire mul_8s_3ns_11_1_1_U15_n_9;
  wire mul_8s_3ns_11_1_1_U16_n_10;
  wire mul_8s_3ns_11_1_1_U16_n_11;
  wire mul_8s_3ns_11_1_1_U16_n_12;
  wire mul_8s_3ns_11_1_1_U16_n_13;
  wire mul_8s_3ns_11_1_1_U16_n_3;
  wire mul_8s_3ns_11_1_1_U16_n_4;
  wire mul_8s_3ns_11_1_1_U16_n_5;
  wire mul_8s_3ns_11_1_1_U16_n_6;
  wire mul_8s_3ns_11_1_1_U16_n_7;
  wire mul_8s_3ns_11_1_1_U16_n_8;
  wire mul_8s_3ns_11_1_1_U16_n_9;
  wire mul_8s_3ns_11_1_1_U17_n_10;
  wire mul_8s_3ns_11_1_1_U17_n_11;
  wire mul_8s_3ns_11_1_1_U17_n_12;
  wire mul_8s_3ns_11_1_1_U17_n_13;
  wire mul_8s_3ns_11_1_1_U17_n_3;
  wire mul_8s_3ns_11_1_1_U17_n_4;
  wire mul_8s_3ns_11_1_1_U17_n_5;
  wire mul_8s_3ns_11_1_1_U17_n_6;
  wire mul_8s_3ns_11_1_1_U17_n_7;
  wire mul_8s_3ns_11_1_1_U17_n_8;
  wire mul_8s_3ns_11_1_1_U17_n_9;
  wire mul_8s_3ns_11_1_1_U18_n_10;
  wire mul_8s_3ns_11_1_1_U18_n_11;
  wire mul_8s_3ns_11_1_1_U18_n_12;
  wire mul_8s_3ns_11_1_1_U18_n_13;
  wire mul_8s_3ns_11_1_1_U18_n_3;
  wire mul_8s_3ns_11_1_1_U18_n_4;
  wire mul_8s_3ns_11_1_1_U18_n_5;
  wire mul_8s_3ns_11_1_1_U18_n_6;
  wire mul_8s_3ns_11_1_1_U18_n_7;
  wire mul_8s_3ns_11_1_1_U18_n_8;
  wire mul_8s_3ns_11_1_1_U18_n_9;
  wire mul_8s_3ns_11_1_1_U19_n_10;
  wire mul_8s_3ns_11_1_1_U19_n_11;
  wire mul_8s_3ns_11_1_1_U19_n_12;
  wire mul_8s_3ns_11_1_1_U19_n_13;
  wire mul_8s_3ns_11_1_1_U19_n_3;
  wire mul_8s_3ns_11_1_1_U19_n_4;
  wire mul_8s_3ns_11_1_1_U19_n_5;
  wire mul_8s_3ns_11_1_1_U19_n_6;
  wire mul_8s_3ns_11_1_1_U19_n_7;
  wire mul_8s_3ns_11_1_1_U19_n_8;
  wire mul_8s_3ns_11_1_1_U19_n_9;
  wire mul_8s_3ns_11_1_1_U20_n_10;
  wire mul_8s_3ns_11_1_1_U20_n_11;
  wire mul_8s_3ns_11_1_1_U20_n_12;
  wire mul_8s_3ns_11_1_1_U20_n_13;
  wire mul_8s_3ns_11_1_1_U20_n_3;
  wire mul_8s_3ns_11_1_1_U20_n_4;
  wire mul_8s_3ns_11_1_1_U20_n_5;
  wire mul_8s_3ns_11_1_1_U20_n_6;
  wire mul_8s_3ns_11_1_1_U20_n_7;
  wire mul_8s_3ns_11_1_1_U20_n_8;
  wire mul_8s_3ns_11_1_1_U20_n_9;
  wire mul_8s_3ns_11_1_1_U21_n_10;
  wire mul_8s_3ns_11_1_1_U21_n_11;
  wire mul_8s_3ns_11_1_1_U21_n_12;
  wire mul_8s_3ns_11_1_1_U21_n_13;
  wire mul_8s_3ns_11_1_1_U21_n_3;
  wire mul_8s_3ns_11_1_1_U21_n_4;
  wire mul_8s_3ns_11_1_1_U21_n_5;
  wire mul_8s_3ns_11_1_1_U21_n_6;
  wire mul_8s_3ns_11_1_1_U21_n_7;
  wire mul_8s_3ns_11_1_1_U21_n_8;
  wire mul_8s_3ns_11_1_1_U21_n_9;
  wire mul_8s_3ns_11_1_1_U22_n_10;
  wire mul_8s_3ns_11_1_1_U22_n_11;
  wire mul_8s_3ns_11_1_1_U22_n_12;
  wire mul_8s_3ns_11_1_1_U22_n_13;
  wire mul_8s_3ns_11_1_1_U22_n_3;
  wire mul_8s_3ns_11_1_1_U22_n_4;
  wire mul_8s_3ns_11_1_1_U22_n_5;
  wire mul_8s_3ns_11_1_1_U22_n_6;
  wire mul_8s_3ns_11_1_1_U22_n_7;
  wire mul_8s_3ns_11_1_1_U22_n_8;
  wire mul_8s_3ns_11_1_1_U22_n_9;
  wire mul_8s_3ns_11_1_1_U23_n_10;
  wire mul_8s_3ns_11_1_1_U23_n_11;
  wire mul_8s_3ns_11_1_1_U23_n_12;
  wire mul_8s_3ns_11_1_1_U23_n_13;
  wire mul_8s_3ns_11_1_1_U23_n_3;
  wire mul_8s_3ns_11_1_1_U23_n_4;
  wire mul_8s_3ns_11_1_1_U23_n_5;
  wire mul_8s_3ns_11_1_1_U23_n_6;
  wire mul_8s_3ns_11_1_1_U23_n_7;
  wire mul_8s_3ns_11_1_1_U23_n_8;
  wire mul_8s_3ns_11_1_1_U23_n_9;
  wire mul_8s_3ns_11_1_1_U24_n_10;
  wire mul_8s_3ns_11_1_1_U24_n_11;
  wire mul_8s_3ns_11_1_1_U24_n_12;
  wire mul_8s_3ns_11_1_1_U24_n_13;
  wire mul_8s_3ns_11_1_1_U24_n_3;
  wire mul_8s_3ns_11_1_1_U24_n_4;
  wire mul_8s_3ns_11_1_1_U24_n_5;
  wire mul_8s_3ns_11_1_1_U24_n_6;
  wire mul_8s_3ns_11_1_1_U24_n_7;
  wire mul_8s_3ns_11_1_1_U24_n_8;
  wire mul_8s_3ns_11_1_1_U24_n_9;
  wire mul_8s_3ns_11_1_1_U25_n_10;
  wire mul_8s_3ns_11_1_1_U25_n_11;
  wire mul_8s_3ns_11_1_1_U25_n_12;
  wire mul_8s_3ns_11_1_1_U25_n_13;
  wire mul_8s_3ns_11_1_1_U25_n_3;
  wire mul_8s_3ns_11_1_1_U25_n_4;
  wire mul_8s_3ns_11_1_1_U25_n_5;
  wire mul_8s_3ns_11_1_1_U25_n_6;
  wire mul_8s_3ns_11_1_1_U25_n_7;
  wire mul_8s_3ns_11_1_1_U25_n_8;
  wire mul_8s_3ns_11_1_1_U25_n_9;
  wire mul_8s_3ns_11_1_1_U26_n_10;
  wire mul_8s_3ns_11_1_1_U26_n_11;
  wire mul_8s_3ns_11_1_1_U26_n_12;
  wire mul_8s_3ns_11_1_1_U26_n_13;
  wire mul_8s_3ns_11_1_1_U26_n_3;
  wire mul_8s_3ns_11_1_1_U26_n_4;
  wire mul_8s_3ns_11_1_1_U26_n_5;
  wire mul_8s_3ns_11_1_1_U26_n_6;
  wire mul_8s_3ns_11_1_1_U26_n_7;
  wire mul_8s_3ns_11_1_1_U26_n_8;
  wire mul_8s_3ns_11_1_1_U26_n_9;
  wire mul_8s_3ns_11_1_1_U27_n_10;
  wire mul_8s_3ns_11_1_1_U27_n_11;
  wire mul_8s_3ns_11_1_1_U27_n_12;
  wire mul_8s_3ns_11_1_1_U27_n_13;
  wire mul_8s_3ns_11_1_1_U27_n_3;
  wire mul_8s_3ns_11_1_1_U27_n_4;
  wire mul_8s_3ns_11_1_1_U27_n_5;
  wire mul_8s_3ns_11_1_1_U27_n_6;
  wire mul_8s_3ns_11_1_1_U27_n_7;
  wire mul_8s_3ns_11_1_1_U27_n_8;
  wire mul_8s_3ns_11_1_1_U27_n_9;
  wire mul_8s_3ns_11_1_1_U28_n_10;
  wire mul_8s_3ns_11_1_1_U28_n_11;
  wire mul_8s_3ns_11_1_1_U28_n_12;
  wire mul_8s_3ns_11_1_1_U28_n_13;
  wire mul_8s_3ns_11_1_1_U28_n_3;
  wire mul_8s_3ns_11_1_1_U28_n_4;
  wire mul_8s_3ns_11_1_1_U28_n_5;
  wire mul_8s_3ns_11_1_1_U28_n_6;
  wire mul_8s_3ns_11_1_1_U28_n_7;
  wire mul_8s_3ns_11_1_1_U28_n_8;
  wire mul_8s_3ns_11_1_1_U28_n_9;
  wire mul_8s_3ns_11_1_1_U29_n_10;
  wire mul_8s_3ns_11_1_1_U29_n_11;
  wire mul_8s_3ns_11_1_1_U29_n_12;
  wire mul_8s_3ns_11_1_1_U29_n_13;
  wire mul_8s_3ns_11_1_1_U29_n_3;
  wire mul_8s_3ns_11_1_1_U29_n_4;
  wire mul_8s_3ns_11_1_1_U29_n_5;
  wire mul_8s_3ns_11_1_1_U29_n_6;
  wire mul_8s_3ns_11_1_1_U29_n_7;
  wire mul_8s_3ns_11_1_1_U29_n_8;
  wire mul_8s_3ns_11_1_1_U29_n_9;
  wire mul_8s_3ns_11_1_1_U2_n_10;
  wire mul_8s_3ns_11_1_1_U2_n_11;
  wire mul_8s_3ns_11_1_1_U2_n_12;
  wire mul_8s_3ns_11_1_1_U2_n_13;
  wire mul_8s_3ns_11_1_1_U2_n_3;
  wire mul_8s_3ns_11_1_1_U2_n_4;
  wire mul_8s_3ns_11_1_1_U2_n_5;
  wire mul_8s_3ns_11_1_1_U2_n_6;
  wire mul_8s_3ns_11_1_1_U2_n_7;
  wire mul_8s_3ns_11_1_1_U2_n_8;
  wire mul_8s_3ns_11_1_1_U2_n_9;
  wire mul_8s_3ns_11_1_1_U30_n_10;
  wire mul_8s_3ns_11_1_1_U30_n_11;
  wire mul_8s_3ns_11_1_1_U30_n_12;
  wire mul_8s_3ns_11_1_1_U30_n_13;
  wire mul_8s_3ns_11_1_1_U30_n_3;
  wire mul_8s_3ns_11_1_1_U30_n_4;
  wire mul_8s_3ns_11_1_1_U30_n_5;
  wire mul_8s_3ns_11_1_1_U30_n_6;
  wire mul_8s_3ns_11_1_1_U30_n_7;
  wire mul_8s_3ns_11_1_1_U30_n_8;
  wire mul_8s_3ns_11_1_1_U30_n_9;
  wire mul_8s_3ns_11_1_1_U31_n_10;
  wire mul_8s_3ns_11_1_1_U31_n_11;
  wire mul_8s_3ns_11_1_1_U31_n_12;
  wire mul_8s_3ns_11_1_1_U31_n_13;
  wire mul_8s_3ns_11_1_1_U31_n_3;
  wire mul_8s_3ns_11_1_1_U31_n_4;
  wire mul_8s_3ns_11_1_1_U31_n_5;
  wire mul_8s_3ns_11_1_1_U31_n_6;
  wire mul_8s_3ns_11_1_1_U31_n_7;
  wire mul_8s_3ns_11_1_1_U31_n_8;
  wire mul_8s_3ns_11_1_1_U31_n_9;
  wire mul_8s_3ns_11_1_1_U32_n_10;
  wire mul_8s_3ns_11_1_1_U32_n_11;
  wire mul_8s_3ns_11_1_1_U32_n_12;
  wire mul_8s_3ns_11_1_1_U32_n_13;
  wire mul_8s_3ns_11_1_1_U32_n_3;
  wire mul_8s_3ns_11_1_1_U32_n_4;
  wire mul_8s_3ns_11_1_1_U32_n_5;
  wire mul_8s_3ns_11_1_1_U32_n_6;
  wire mul_8s_3ns_11_1_1_U32_n_7;
  wire mul_8s_3ns_11_1_1_U32_n_8;
  wire mul_8s_3ns_11_1_1_U32_n_9;
  wire mul_8s_3ns_11_1_1_U33_n_10;
  wire mul_8s_3ns_11_1_1_U33_n_11;
  wire mul_8s_3ns_11_1_1_U33_n_12;
  wire mul_8s_3ns_11_1_1_U33_n_13;
  wire mul_8s_3ns_11_1_1_U33_n_3;
  wire mul_8s_3ns_11_1_1_U33_n_4;
  wire mul_8s_3ns_11_1_1_U33_n_5;
  wire mul_8s_3ns_11_1_1_U33_n_6;
  wire mul_8s_3ns_11_1_1_U33_n_7;
  wire mul_8s_3ns_11_1_1_U33_n_8;
  wire mul_8s_3ns_11_1_1_U33_n_9;
  wire mul_8s_3ns_11_1_1_U34_n_10;
  wire mul_8s_3ns_11_1_1_U34_n_11;
  wire mul_8s_3ns_11_1_1_U34_n_12;
  wire mul_8s_3ns_11_1_1_U34_n_13;
  wire mul_8s_3ns_11_1_1_U34_n_3;
  wire mul_8s_3ns_11_1_1_U34_n_4;
  wire mul_8s_3ns_11_1_1_U34_n_5;
  wire mul_8s_3ns_11_1_1_U34_n_6;
  wire mul_8s_3ns_11_1_1_U34_n_7;
  wire mul_8s_3ns_11_1_1_U34_n_8;
  wire mul_8s_3ns_11_1_1_U34_n_9;
  wire mul_8s_3ns_11_1_1_U35_n_10;
  wire mul_8s_3ns_11_1_1_U35_n_11;
  wire mul_8s_3ns_11_1_1_U35_n_12;
  wire mul_8s_3ns_11_1_1_U35_n_13;
  wire mul_8s_3ns_11_1_1_U35_n_3;
  wire mul_8s_3ns_11_1_1_U35_n_4;
  wire mul_8s_3ns_11_1_1_U35_n_5;
  wire mul_8s_3ns_11_1_1_U35_n_6;
  wire mul_8s_3ns_11_1_1_U35_n_7;
  wire mul_8s_3ns_11_1_1_U35_n_8;
  wire mul_8s_3ns_11_1_1_U35_n_9;
  wire mul_8s_3ns_11_1_1_U36_n_10;
  wire mul_8s_3ns_11_1_1_U36_n_11;
  wire mul_8s_3ns_11_1_1_U36_n_12;
  wire mul_8s_3ns_11_1_1_U36_n_13;
  wire mul_8s_3ns_11_1_1_U36_n_3;
  wire mul_8s_3ns_11_1_1_U36_n_4;
  wire mul_8s_3ns_11_1_1_U36_n_5;
  wire mul_8s_3ns_11_1_1_U36_n_6;
  wire mul_8s_3ns_11_1_1_U36_n_7;
  wire mul_8s_3ns_11_1_1_U36_n_8;
  wire mul_8s_3ns_11_1_1_U36_n_9;
  wire mul_8s_3ns_11_1_1_U37_n_10;
  wire mul_8s_3ns_11_1_1_U37_n_11;
  wire mul_8s_3ns_11_1_1_U37_n_12;
  wire mul_8s_3ns_11_1_1_U37_n_13;
  wire mul_8s_3ns_11_1_1_U37_n_3;
  wire mul_8s_3ns_11_1_1_U37_n_4;
  wire mul_8s_3ns_11_1_1_U37_n_5;
  wire mul_8s_3ns_11_1_1_U37_n_6;
  wire mul_8s_3ns_11_1_1_U37_n_7;
  wire mul_8s_3ns_11_1_1_U37_n_8;
  wire mul_8s_3ns_11_1_1_U37_n_9;
  wire mul_8s_3ns_11_1_1_U38_n_10;
  wire mul_8s_3ns_11_1_1_U38_n_11;
  wire mul_8s_3ns_11_1_1_U38_n_12;
  wire mul_8s_3ns_11_1_1_U38_n_13;
  wire mul_8s_3ns_11_1_1_U38_n_3;
  wire mul_8s_3ns_11_1_1_U38_n_4;
  wire mul_8s_3ns_11_1_1_U38_n_5;
  wire mul_8s_3ns_11_1_1_U38_n_6;
  wire mul_8s_3ns_11_1_1_U38_n_7;
  wire mul_8s_3ns_11_1_1_U38_n_8;
  wire mul_8s_3ns_11_1_1_U38_n_9;
  wire mul_8s_3ns_11_1_1_U39_n_10;
  wire mul_8s_3ns_11_1_1_U39_n_11;
  wire mul_8s_3ns_11_1_1_U39_n_12;
  wire mul_8s_3ns_11_1_1_U39_n_13;
  wire mul_8s_3ns_11_1_1_U39_n_3;
  wire mul_8s_3ns_11_1_1_U39_n_4;
  wire mul_8s_3ns_11_1_1_U39_n_5;
  wire mul_8s_3ns_11_1_1_U39_n_6;
  wire mul_8s_3ns_11_1_1_U39_n_7;
  wire mul_8s_3ns_11_1_1_U39_n_8;
  wire mul_8s_3ns_11_1_1_U39_n_9;
  wire mul_8s_3ns_11_1_1_U3_n_10;
  wire mul_8s_3ns_11_1_1_U3_n_11;
  wire mul_8s_3ns_11_1_1_U3_n_12;
  wire mul_8s_3ns_11_1_1_U3_n_13;
  wire mul_8s_3ns_11_1_1_U3_n_3;
  wire mul_8s_3ns_11_1_1_U3_n_4;
  wire mul_8s_3ns_11_1_1_U3_n_5;
  wire mul_8s_3ns_11_1_1_U3_n_6;
  wire mul_8s_3ns_11_1_1_U3_n_7;
  wire mul_8s_3ns_11_1_1_U3_n_8;
  wire mul_8s_3ns_11_1_1_U3_n_9;
  wire mul_8s_3ns_11_1_1_U40_n_10;
  wire mul_8s_3ns_11_1_1_U40_n_11;
  wire mul_8s_3ns_11_1_1_U40_n_12;
  wire mul_8s_3ns_11_1_1_U40_n_13;
  wire mul_8s_3ns_11_1_1_U40_n_3;
  wire mul_8s_3ns_11_1_1_U40_n_4;
  wire mul_8s_3ns_11_1_1_U40_n_5;
  wire mul_8s_3ns_11_1_1_U40_n_6;
  wire mul_8s_3ns_11_1_1_U40_n_7;
  wire mul_8s_3ns_11_1_1_U40_n_8;
  wire mul_8s_3ns_11_1_1_U40_n_9;
  wire mul_8s_3ns_11_1_1_U4_n_10;
  wire mul_8s_3ns_11_1_1_U4_n_11;
  wire mul_8s_3ns_11_1_1_U4_n_12;
  wire mul_8s_3ns_11_1_1_U4_n_13;
  wire mul_8s_3ns_11_1_1_U4_n_3;
  wire mul_8s_3ns_11_1_1_U4_n_4;
  wire mul_8s_3ns_11_1_1_U4_n_5;
  wire mul_8s_3ns_11_1_1_U4_n_6;
  wire mul_8s_3ns_11_1_1_U4_n_7;
  wire mul_8s_3ns_11_1_1_U4_n_8;
  wire mul_8s_3ns_11_1_1_U4_n_9;
  wire mul_8s_3ns_11_1_1_U5_n_10;
  wire mul_8s_3ns_11_1_1_U5_n_11;
  wire mul_8s_3ns_11_1_1_U5_n_12;
  wire mul_8s_3ns_11_1_1_U5_n_13;
  wire mul_8s_3ns_11_1_1_U5_n_3;
  wire mul_8s_3ns_11_1_1_U5_n_4;
  wire mul_8s_3ns_11_1_1_U5_n_5;
  wire mul_8s_3ns_11_1_1_U5_n_6;
  wire mul_8s_3ns_11_1_1_U5_n_7;
  wire mul_8s_3ns_11_1_1_U5_n_8;
  wire mul_8s_3ns_11_1_1_U5_n_9;
  wire mul_8s_3ns_11_1_1_U6_n_10;
  wire mul_8s_3ns_11_1_1_U6_n_11;
  wire mul_8s_3ns_11_1_1_U6_n_12;
  wire mul_8s_3ns_11_1_1_U6_n_13;
  wire mul_8s_3ns_11_1_1_U6_n_3;
  wire mul_8s_3ns_11_1_1_U6_n_4;
  wire mul_8s_3ns_11_1_1_U6_n_5;
  wire mul_8s_3ns_11_1_1_U6_n_6;
  wire mul_8s_3ns_11_1_1_U6_n_7;
  wire mul_8s_3ns_11_1_1_U6_n_8;
  wire mul_8s_3ns_11_1_1_U6_n_9;
  wire mul_8s_3ns_11_1_1_U7_n_10;
  wire mul_8s_3ns_11_1_1_U7_n_11;
  wire mul_8s_3ns_11_1_1_U7_n_12;
  wire mul_8s_3ns_11_1_1_U7_n_13;
  wire mul_8s_3ns_11_1_1_U7_n_3;
  wire mul_8s_3ns_11_1_1_U7_n_4;
  wire mul_8s_3ns_11_1_1_U7_n_5;
  wire mul_8s_3ns_11_1_1_U7_n_6;
  wire mul_8s_3ns_11_1_1_U7_n_7;
  wire mul_8s_3ns_11_1_1_U7_n_8;
  wire mul_8s_3ns_11_1_1_U7_n_9;
  wire mul_8s_3ns_11_1_1_U8_n_10;
  wire mul_8s_3ns_11_1_1_U8_n_11;
  wire mul_8s_3ns_11_1_1_U8_n_12;
  wire mul_8s_3ns_11_1_1_U8_n_13;
  wire mul_8s_3ns_11_1_1_U8_n_3;
  wire mul_8s_3ns_11_1_1_U8_n_4;
  wire mul_8s_3ns_11_1_1_U8_n_5;
  wire mul_8s_3ns_11_1_1_U8_n_6;
  wire mul_8s_3ns_11_1_1_U8_n_7;
  wire mul_8s_3ns_11_1_1_U8_n_8;
  wire mul_8s_3ns_11_1_1_U8_n_9;
  wire mul_8s_3ns_11_1_1_U9_n_10;
  wire mul_8s_3ns_11_1_1_U9_n_11;
  wire mul_8s_3ns_11_1_1_U9_n_12;
  wire mul_8s_3ns_11_1_1_U9_n_13;
  wire mul_8s_3ns_11_1_1_U9_n_3;
  wire mul_8s_3ns_11_1_1_U9_n_4;
  wire mul_8s_3ns_11_1_1_U9_n_5;
  wire mul_8s_3ns_11_1_1_U9_n_6;
  wire mul_8s_3ns_11_1_1_U9_n_7;
  wire mul_8s_3ns_11_1_1_U9_n_8;
  wire mul_8s_3ns_11_1_1_U9_n_9;
  wire nf_1_fu_1410;
  wire \nf_1_fu_1410[31]_i_10_n_3 ;
  wire \nf_1_fu_1410[31]_i_11_n_3 ;
  wire \nf_1_fu_1410[31]_i_12_n_3 ;
  wire \nf_1_fu_1410[31]_i_13_n_3 ;
  wire \nf_1_fu_1410[31]_i_14_n_3 ;
  wire \nf_1_fu_1410[31]_i_8_n_3 ;
  wire \nf_1_fu_1410[31]_i_9_n_3 ;
  wire \nf_1_fu_1410_reg_n_3_[0] ;
  wire \nf_1_fu_1410_reg_n_3_[10] ;
  wire \nf_1_fu_1410_reg_n_3_[11] ;
  wire \nf_1_fu_1410_reg_n_3_[12] ;
  wire \nf_1_fu_1410_reg_n_3_[13] ;
  wire \nf_1_fu_1410_reg_n_3_[14] ;
  wire \nf_1_fu_1410_reg_n_3_[15] ;
  wire \nf_1_fu_1410_reg_n_3_[16] ;
  wire \nf_1_fu_1410_reg_n_3_[17] ;
  wire \nf_1_fu_1410_reg_n_3_[18] ;
  wire \nf_1_fu_1410_reg_n_3_[19] ;
  wire \nf_1_fu_1410_reg_n_3_[1] ;
  wire \nf_1_fu_1410_reg_n_3_[20] ;
  wire \nf_1_fu_1410_reg_n_3_[21] ;
  wire \nf_1_fu_1410_reg_n_3_[22] ;
  wire \nf_1_fu_1410_reg_n_3_[23] ;
  wire \nf_1_fu_1410_reg_n_3_[24] ;
  wire \nf_1_fu_1410_reg_n_3_[25] ;
  wire \nf_1_fu_1410_reg_n_3_[26] ;
  wire \nf_1_fu_1410_reg_n_3_[27] ;
  wire \nf_1_fu_1410_reg_n_3_[28] ;
  wire \nf_1_fu_1410_reg_n_3_[29] ;
  wire \nf_1_fu_1410_reg_n_3_[2] ;
  wire \nf_1_fu_1410_reg_n_3_[30] ;
  wire \nf_1_fu_1410_reg_n_3_[31] ;
  wire \nf_1_fu_1410_reg_n_3_[3] ;
  wire \nf_1_fu_1410_reg_n_3_[4] ;
  wire \nf_1_fu_1410_reg_n_3_[5] ;
  wire \nf_1_fu_1410_reg_n_3_[6] ;
  wire \nf_1_fu_1410_reg_n_3_[7] ;
  wire \nf_1_fu_1410_reg_n_3_[8] ;
  wire \nf_1_fu_1410_reg_n_3_[9] ;
  wire [31:0]nf_fu_5118_p2;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_0_in;
  wire r_V_1_reg_112070;
  wire [2:0]r_V_6_reg_11249;
  wire \r_V_6_reg_11249[0]_i_1_n_3 ;
  wire \r_V_6_reg_11249[1]_i_1_n_3 ;
  wire \r_V_6_reg_11249[2]_i_1_n_3 ;
  wire [31:0]sf_2_fu_5101_p2;
  wire sf_fu_934;
  wire \sf_fu_934_reg_n_3_[0] ;
  wire \sf_fu_934_reg_n_3_[10] ;
  wire \sf_fu_934_reg_n_3_[11] ;
  wire \sf_fu_934_reg_n_3_[12] ;
  wire \sf_fu_934_reg_n_3_[13] ;
  wire \sf_fu_934_reg_n_3_[14] ;
  wire \sf_fu_934_reg_n_3_[15] ;
  wire \sf_fu_934_reg_n_3_[16] ;
  wire \sf_fu_934_reg_n_3_[17] ;
  wire \sf_fu_934_reg_n_3_[18] ;
  wire \sf_fu_934_reg_n_3_[19] ;
  wire \sf_fu_934_reg_n_3_[1] ;
  wire \sf_fu_934_reg_n_3_[20] ;
  wire \sf_fu_934_reg_n_3_[21] ;
  wire \sf_fu_934_reg_n_3_[22] ;
  wire \sf_fu_934_reg_n_3_[23] ;
  wire \sf_fu_934_reg_n_3_[24] ;
  wire \sf_fu_934_reg_n_3_[25] ;
  wire \sf_fu_934_reg_n_3_[26] ;
  wire \sf_fu_934_reg_n_3_[27] ;
  wire \sf_fu_934_reg_n_3_[28] ;
  wire \sf_fu_934_reg_n_3_[29] ;
  wire \sf_fu_934_reg_n_3_[2] ;
  wire \sf_fu_934_reg_n_3_[30] ;
  wire \sf_fu_934_reg_n_3_[31] ;
  wire \sf_fu_934_reg_n_3_[3] ;
  wire \sf_fu_934_reg_n_3_[4] ;
  wire \sf_fu_934_reg_n_3_[5] ;
  wire \sf_fu_934_reg_n_3_[6] ;
  wire \sf_fu_934_reg_n_3_[7] ;
  wire \sf_fu_934_reg_n_3_[8] ;
  wire \sf_fu_934_reg_n_3_[9] ;
  wire [935:0]weights_V_TDATA;
  wire weights_V_TVALID_int_regslice;
  wire [3:1]\NLW_add_ln840_106_reg_12277_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_106_reg_12277_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_115_reg_12287_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_115_reg_12287_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_16_reg_12177_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_16_reg_12177_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_25_reg_12187_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_25_reg_12187_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_34_reg_12197_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_34_reg_12197_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_43_reg_12207_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_43_reg_12207_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_52_reg_12217_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_52_reg_12217_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_61_reg_12227_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_61_reg_12227_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_70_reg_12237_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_70_reg_12237_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_79_reg_12247_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_79_reg_12247_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_7_reg_12167_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_7_reg_12167_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_88_reg_12257_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_88_reg_12257_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln840_97_reg_12267_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln840_97_reg_12267_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(accu_V_3_fu_954[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(accu_V_4_fu_958[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(accu_V_5_fu_962[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(accu_V_6_fu_966[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(accu_V_7_fu_970[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[26]_i_1__0 
       (.I0(accu_V_8_fu_974[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(accu_V_9_fu_978[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(accu_V_fu_942[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(accu_V_36_reg_12857[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(accu_V_37_reg_12868[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[38]_i_2 
       (.I0(accu_V_38_reg_12879[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(accu_V_27_reg_12758[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(accu_V_2_fu_950[17]),
        .O(\accu_V_12_fu_990_reg[17]_0 [2]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(B_V_data_1_sel_wr),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID));
  FDRE \accu_V_10_fu_982_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[0]),
        .Q(accu_V_36_reg_12857[0]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[10]),
        .Q(accu_V_36_reg_12857[10]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[11]),
        .Q(accu_V_36_reg_12857[11]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[12]),
        .Q(accu_V_36_reg_12857[12]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[13]),
        .Q(accu_V_36_reg_12857[13]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[14]),
        .Q(accu_V_36_reg_12857[14]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[15]),
        .Q(accu_V_36_reg_12857[15]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[16]),
        .Q(accu_V_36_reg_12857[16]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[17]),
        .Q(accu_V_36_reg_12857[17]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[1]),
        .Q(accu_V_36_reg_12857[1]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[2]),
        .Q(accu_V_36_reg_12857[2]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[3]),
        .Q(accu_V_36_reg_12857[3]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[4]),
        .Q(accu_V_36_reg_12857[4]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[5]),
        .Q(accu_V_36_reg_12857[5]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[6]),
        .Q(accu_V_36_reg_12857[6]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[7]),
        .Q(accu_V_36_reg_12857[7]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[8]),
        .Q(accu_V_36_reg_12857[8]),
        .R(1'b0));
  FDRE \accu_V_10_fu_982_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_36_fu_6647_p2[9]),
        .Q(accu_V_36_reg_12857[9]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[0]),
        .Q(accu_V_37_reg_12868[0]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[10]),
        .Q(accu_V_37_reg_12868[10]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[11]),
        .Q(accu_V_37_reg_12868[11]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[12]),
        .Q(accu_V_37_reg_12868[12]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[13]),
        .Q(accu_V_37_reg_12868[13]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[14]),
        .Q(accu_V_37_reg_12868[14]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[15]),
        .Q(accu_V_37_reg_12868[15]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[16]),
        .Q(accu_V_37_reg_12868[16]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[17]),
        .Q(accu_V_37_reg_12868[17]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[1]),
        .Q(accu_V_37_reg_12868[1]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[2]),
        .Q(accu_V_37_reg_12868[2]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[3]),
        .Q(accu_V_37_reg_12868[3]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[4]),
        .Q(accu_V_37_reg_12868[4]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[5]),
        .Q(accu_V_37_reg_12868[5]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[6]),
        .Q(accu_V_37_reg_12868[6]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[7]),
        .Q(accu_V_37_reg_12868[7]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[8]),
        .Q(accu_V_37_reg_12868[8]),
        .R(1'b0));
  FDRE \accu_V_11_fu_986_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_37_fu_6664_p2[9]),
        .Q(accu_V_37_reg_12868[9]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[0]),
        .Q(accu_V_38_reg_12879[0]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[10]),
        .Q(accu_V_38_reg_12879[10]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[11]),
        .Q(accu_V_38_reg_12879[11]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[12]),
        .Q(accu_V_38_reg_12879[12]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[13]),
        .Q(accu_V_38_reg_12879[13]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[14]),
        .Q(accu_V_38_reg_12879[14]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[15]),
        .Q(accu_V_38_reg_12879[15]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[16]),
        .Q(accu_V_38_reg_12879[16]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[17]),
        .Q(accu_V_38_reg_12879[17]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[1]),
        .Q(accu_V_38_reg_12879[1]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[2]),
        .Q(accu_V_38_reg_12879[2]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[3]),
        .Q(accu_V_38_reg_12879[3]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[4]),
        .Q(accu_V_38_reg_12879[4]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[5]),
        .Q(accu_V_38_reg_12879[5]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[6]),
        .Q(accu_V_38_reg_12879[6]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[7]),
        .Q(accu_V_38_reg_12879[7]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[8]),
        .Q(accu_V_38_reg_12879[8]),
        .R(1'b0));
  FDRE \accu_V_12_fu_990_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_38_fu_6681_p2[9]),
        .Q(accu_V_38_reg_12879[9]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[0]),
        .Q(accu_V_27_reg_12758[0]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[10]),
        .Q(accu_V_27_reg_12758[10]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[11]),
        .Q(accu_V_27_reg_12758[11]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[12]),
        .Q(accu_V_27_reg_12758[12]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[13]),
        .Q(accu_V_27_reg_12758[13]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[14]),
        .Q(accu_V_27_reg_12758[14]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[15]),
        .Q(accu_V_27_reg_12758[15]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[16]),
        .Q(accu_V_27_reg_12758[16]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[17]),
        .Q(accu_V_27_reg_12758[17]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[1]),
        .Q(accu_V_27_reg_12758[1]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[2]),
        .Q(accu_V_27_reg_12758[2]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[3]),
        .Q(accu_V_27_reg_12758[3]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[4]),
        .Q(accu_V_27_reg_12758[4]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[5]),
        .Q(accu_V_27_reg_12758[5]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[6]),
        .Q(accu_V_27_reg_12758[6]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[7]),
        .Q(accu_V_27_reg_12758[7]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[8]),
        .Q(accu_V_27_reg_12758[8]),
        .R(1'b0));
  FDRE \accu_V_1_fu_946_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_27_fu_6494_p2[9]),
        .Q(accu_V_27_reg_12758[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    \accu_V_26_reg_12747[17]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .I5(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22),
        .O(accu_V_10_fu_9820));
  FDRE \accu_V_26_reg_12747_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[0]),
        .Q(accu_V_fu_942[0]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[10]),
        .Q(accu_V_fu_942[10]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[11]),
        .Q(accu_V_fu_942[11]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[12]),
        .Q(accu_V_fu_942[12]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[13]),
        .Q(accu_V_fu_942[13]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[14]),
        .Q(accu_V_fu_942[14]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[15]),
        .Q(accu_V_fu_942[15]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[16]),
        .Q(accu_V_fu_942[16]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[17]),
        .Q(accu_V_fu_942[17]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[1]),
        .Q(accu_V_fu_942[1]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[2]),
        .Q(accu_V_fu_942[2]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[3]),
        .Q(accu_V_fu_942[3]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[4]),
        .Q(accu_V_fu_942[4]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[5]),
        .Q(accu_V_fu_942[5]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[6]),
        .Q(accu_V_fu_942[6]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[7]),
        .Q(accu_V_fu_942[7]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[8]),
        .Q(accu_V_fu_942[8]),
        .R(1'b0));
  FDRE \accu_V_26_reg_12747_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_26_fu_6477_p2[9]),
        .Q(accu_V_fu_942[9]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[0]),
        .Q(accu_V_2_fu_950[0]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[10]),
        .Q(accu_V_2_fu_950[10]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[11]),
        .Q(accu_V_2_fu_950[11]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[12]),
        .Q(accu_V_2_fu_950[12]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[13]),
        .Q(accu_V_2_fu_950[13]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[14]),
        .Q(accu_V_2_fu_950[14]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[15]),
        .Q(accu_V_2_fu_950[15]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[16]),
        .Q(accu_V_2_fu_950[16]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[17]),
        .Q(accu_V_2_fu_950[17]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[1]),
        .Q(accu_V_2_fu_950[1]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[2]),
        .Q(accu_V_2_fu_950[2]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[3]),
        .Q(accu_V_2_fu_950[3]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[4]),
        .Q(accu_V_2_fu_950[4]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[5]),
        .Q(accu_V_2_fu_950[5]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[6]),
        .Q(accu_V_2_fu_950[6]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[7]),
        .Q(accu_V_2_fu_950[7]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[8]),
        .Q(accu_V_2_fu_950[8]),
        .R(1'b0));
  FDRE \accu_V_28_reg_12769_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_28_fu_6511_p2[9]),
        .Q(accu_V_2_fu_950[9]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[0]),
        .Q(accu_V_3_fu_954[0]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[10]),
        .Q(accu_V_3_fu_954[10]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[11]),
        .Q(accu_V_3_fu_954[11]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[12]),
        .Q(accu_V_3_fu_954[12]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[13]),
        .Q(accu_V_3_fu_954[13]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[14]),
        .Q(accu_V_3_fu_954[14]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[15]),
        .Q(accu_V_3_fu_954[15]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[16]),
        .Q(accu_V_3_fu_954[16]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[17]),
        .Q(accu_V_3_fu_954[17]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[1]),
        .Q(accu_V_3_fu_954[1]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[2]),
        .Q(accu_V_3_fu_954[2]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[3]),
        .Q(accu_V_3_fu_954[3]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[4]),
        .Q(accu_V_3_fu_954[4]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[5]),
        .Q(accu_V_3_fu_954[5]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[6]),
        .Q(accu_V_3_fu_954[6]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[7]),
        .Q(accu_V_3_fu_954[7]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[8]),
        .Q(accu_V_3_fu_954[8]),
        .R(1'b0));
  FDRE \accu_V_29_reg_12780_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_29_fu_6528_p2[9]),
        .Q(accu_V_3_fu_954[9]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[0]),
        .Q(accu_V_4_fu_958[0]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[10]),
        .Q(accu_V_4_fu_958[10]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[11]),
        .Q(accu_V_4_fu_958[11]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[12]),
        .Q(accu_V_4_fu_958[12]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[13]),
        .Q(accu_V_4_fu_958[13]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[14]),
        .Q(accu_V_4_fu_958[14]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[15]),
        .Q(accu_V_4_fu_958[15]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[16]),
        .Q(accu_V_4_fu_958[16]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[17]),
        .Q(accu_V_4_fu_958[17]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[1]),
        .Q(accu_V_4_fu_958[1]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[2]),
        .Q(accu_V_4_fu_958[2]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[3]),
        .Q(accu_V_4_fu_958[3]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[4]),
        .Q(accu_V_4_fu_958[4]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[5]),
        .Q(accu_V_4_fu_958[5]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[6]),
        .Q(accu_V_4_fu_958[6]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[7]),
        .Q(accu_V_4_fu_958[7]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[8]),
        .Q(accu_V_4_fu_958[8]),
        .R(1'b0));
  FDRE \accu_V_30_reg_12791_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_30_fu_6545_p2[9]),
        .Q(accu_V_4_fu_958[9]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[0]),
        .Q(accu_V_5_fu_962[0]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[10]),
        .Q(accu_V_5_fu_962[10]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[11]),
        .Q(accu_V_5_fu_962[11]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[12]),
        .Q(accu_V_5_fu_962[12]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[13]),
        .Q(accu_V_5_fu_962[13]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[14]),
        .Q(accu_V_5_fu_962[14]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[15]),
        .Q(accu_V_5_fu_962[15]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[16]),
        .Q(accu_V_5_fu_962[16]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[17]),
        .Q(accu_V_5_fu_962[17]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[1]),
        .Q(accu_V_5_fu_962[1]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[2]),
        .Q(accu_V_5_fu_962[2]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[3]),
        .Q(accu_V_5_fu_962[3]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[4]),
        .Q(accu_V_5_fu_962[4]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[5]),
        .Q(accu_V_5_fu_962[5]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[6]),
        .Q(accu_V_5_fu_962[6]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[7]),
        .Q(accu_V_5_fu_962[7]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[8]),
        .Q(accu_V_5_fu_962[8]),
        .R(1'b0));
  FDRE \accu_V_31_reg_12802_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_31_fu_6562_p2[9]),
        .Q(accu_V_5_fu_962[9]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[0]),
        .Q(accu_V_6_fu_966[0]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[10]),
        .Q(accu_V_6_fu_966[10]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[11]),
        .Q(accu_V_6_fu_966[11]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[12]),
        .Q(accu_V_6_fu_966[12]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[13]),
        .Q(accu_V_6_fu_966[13]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[14]),
        .Q(accu_V_6_fu_966[14]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[15]),
        .Q(accu_V_6_fu_966[15]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[16]),
        .Q(accu_V_6_fu_966[16]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[17]),
        .Q(accu_V_6_fu_966[17]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[1]),
        .Q(accu_V_6_fu_966[1]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[2]),
        .Q(accu_V_6_fu_966[2]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[3]),
        .Q(accu_V_6_fu_966[3]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[4]),
        .Q(accu_V_6_fu_966[4]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[5]),
        .Q(accu_V_6_fu_966[5]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[6]),
        .Q(accu_V_6_fu_966[6]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[7]),
        .Q(accu_V_6_fu_966[7]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[8]),
        .Q(accu_V_6_fu_966[8]),
        .R(1'b0));
  FDRE \accu_V_32_reg_12813_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_32_fu_6579_p2[9]),
        .Q(accu_V_6_fu_966[9]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[0]),
        .Q(accu_V_7_fu_970[0]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[10]),
        .Q(accu_V_7_fu_970[10]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[11]),
        .Q(accu_V_7_fu_970[11]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[12]),
        .Q(accu_V_7_fu_970[12]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[13]),
        .Q(accu_V_7_fu_970[13]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[14]),
        .Q(accu_V_7_fu_970[14]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[15]),
        .Q(accu_V_7_fu_970[15]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[16]),
        .Q(accu_V_7_fu_970[16]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[17]),
        .Q(accu_V_7_fu_970[17]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[1]),
        .Q(accu_V_7_fu_970[1]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[2]),
        .Q(accu_V_7_fu_970[2]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[3]),
        .Q(accu_V_7_fu_970[3]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[4]),
        .Q(accu_V_7_fu_970[4]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[5]),
        .Q(accu_V_7_fu_970[5]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[6]),
        .Q(accu_V_7_fu_970[6]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[7]),
        .Q(accu_V_7_fu_970[7]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[8]),
        .Q(accu_V_7_fu_970[8]),
        .R(1'b0));
  FDRE \accu_V_33_reg_12824_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_33_fu_6596_p2[9]),
        .Q(accu_V_7_fu_970[9]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[0]),
        .Q(accu_V_8_fu_974[0]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[10]),
        .Q(accu_V_8_fu_974[10]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[11]),
        .Q(accu_V_8_fu_974[11]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[12]),
        .Q(accu_V_8_fu_974[12]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[13]),
        .Q(accu_V_8_fu_974[13]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[14]),
        .Q(accu_V_8_fu_974[14]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[15]),
        .Q(accu_V_8_fu_974[15]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[16]),
        .Q(accu_V_8_fu_974[16]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[17]),
        .Q(accu_V_8_fu_974[17]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[1]),
        .Q(accu_V_8_fu_974[1]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[2]),
        .Q(accu_V_8_fu_974[2]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[3]),
        .Q(accu_V_8_fu_974[3]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[4]),
        .Q(accu_V_8_fu_974[4]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[5]),
        .Q(accu_V_8_fu_974[5]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[6]),
        .Q(accu_V_8_fu_974[6]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[7]),
        .Q(accu_V_8_fu_974[7]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[8]),
        .Q(accu_V_8_fu_974[8]),
        .R(1'b0));
  FDRE \accu_V_34_reg_12835_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_34_fu_6613_p2[9]),
        .Q(accu_V_8_fu_974[9]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[0]),
        .Q(accu_V_9_fu_978[0]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[10]),
        .Q(accu_V_9_fu_978[10]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[11]),
        .Q(accu_V_9_fu_978[11]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[12]),
        .Q(accu_V_9_fu_978[12]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[13]),
        .Q(accu_V_9_fu_978[13]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[14]),
        .Q(accu_V_9_fu_978[14]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[15]),
        .Q(accu_V_9_fu_978[15]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[16] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[16]),
        .Q(accu_V_9_fu_978[16]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[17] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[17]),
        .Q(accu_V_9_fu_978[17]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[1]),
        .Q(accu_V_9_fu_978[1]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[2]),
        .Q(accu_V_9_fu_978[2]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[3]),
        .Q(accu_V_9_fu_978[3]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[4]),
        .Q(accu_V_9_fu_978[4]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[5]),
        .Q(accu_V_9_fu_978[5]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[6]),
        .Q(accu_V_9_fu_978[6]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[7]),
        .Q(accu_V_9_fu_978[7]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[8]),
        .Q(accu_V_9_fu_978[8]),
        .R(1'b0));
  FDRE \accu_V_35_reg_12846_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_10_fu_9820),
        .D(accu_V_35_fu_6630_p2[9]),
        .Q(accu_V_9_fu_978[9]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_15),
        .Q(add_ln840_101_reg_12272[0]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_5),
        .Q(add_ln840_101_reg_12272[10]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_4),
        .Q(add_ln840_101_reg_12272[11]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_3),
        .Q(add_ln840_101_reg_12272[12]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_14),
        .Q(add_ln840_101_reg_12272[1]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_13),
        .Q(add_ln840_101_reg_12272[2]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_12),
        .Q(add_ln840_101_reg_12272[3]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_11),
        .Q(add_ln840_101_reg_12272[4]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_10),
        .Q(add_ln840_101_reg_12272[5]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_9),
        .Q(add_ln840_101_reg_12272[6]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_8),
        .Q(add_ln840_101_reg_12272[7]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_7),
        .Q(add_ln840_101_reg_12272[8]),
        .R(1'b0));
  FDRE \add_ln840_101_reg_12272_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U103_n_6),
        .Q(add_ln840_101_reg_12272[9]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_14),
        .Q(add_ln840_103_reg_12072[0]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_4),
        .Q(add_ln840_103_reg_12072[10]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_3),
        .Q(add_ln840_103_reg_12072[11]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_13),
        .Q(add_ln840_103_reg_12072[1]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_12),
        .Q(add_ln840_103_reg_12072[2]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_11),
        .Q(add_ln840_103_reg_12072[3]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_10),
        .Q(add_ln840_103_reg_12072[4]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_9),
        .Q(add_ln840_103_reg_12072[5]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_8),
        .Q(add_ln840_103_reg_12072[6]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_7),
        .Q(add_ln840_103_reg_12072[7]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_6),
        .Q(add_ln840_103_reg_12072[8]),
        .R(1'b0));
  FDRE \add_ln840_103_reg_12072_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U74_n_5),
        .Q(add_ln840_103_reg_12072[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[11]_i_2 
       (.I0(add_ln840_103_reg_12072[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U102_n_3),
        .O(\add_ln840_106_reg_12277[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_4),
        .I1(add_ln840_103_reg_12072[10]),
        .O(\add_ln840_106_reg_12277[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_5),
        .I1(add_ln840_103_reg_12072[9]),
        .O(\add_ln840_106_reg_12277[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_6),
        .I1(add_ln840_103_reg_12072[8]),
        .O(\add_ln840_106_reg_12277[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_106_reg_12277[13]_i_2 
       (.I0(add_ln840_103_reg_12072[11]),
        .O(\add_ln840_106_reg_12277[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_11),
        .I1(add_ln840_103_reg_12072[3]),
        .O(\add_ln840_106_reg_12277[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_12),
        .I1(add_ln840_103_reg_12072[2]),
        .O(\add_ln840_106_reg_12277[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_13),
        .I1(add_ln840_103_reg_12072[1]),
        .O(\add_ln840_106_reg_12277[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_14),
        .I1(add_ln840_103_reg_12072[0]),
        .O(\add_ln840_106_reg_12277[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_7),
        .I1(add_ln840_103_reg_12072[7]),
        .O(\add_ln840_106_reg_12277[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_8),
        .I1(add_ln840_103_reg_12072[6]),
        .O(\add_ln840_106_reg_12277[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_9),
        .I1(add_ln840_103_reg_12072[5]),
        .O(\add_ln840_106_reg_12277[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U102_n_10),
        .I1(add_ln840_103_reg_12072[4]),
        .O(\add_ln840_106_reg_12277[7]_i_5_n_3 ));
  FDRE \add_ln840_106_reg_12277_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[0]),
        .Q(add_ln840_106_reg_12277[0]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[10]),
        .Q(add_ln840_106_reg_12277[10]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[11]),
        .Q(add_ln840_106_reg_12277[11]),
        .R(1'b0));
  CARRY4 \add_ln840_106_reg_12277_reg[11]_i_1 
       (.CI(\add_ln840_106_reg_12277_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_106_reg_12277_reg[11]_i_1_n_3 ,\add_ln840_106_reg_12277_reg[11]_i_1_n_4 ,\add_ln840_106_reg_12277_reg[11]_i_1_n_5 ,\add_ln840_106_reg_12277_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_103_reg_12072[11],mac_muladd_8s_3ns_12s_13_4_1_U102_n_4,mac_muladd_8s_3ns_12s_13_4_1_U102_n_5,mac_muladd_8s_3ns_12s_13_4_1_U102_n_6}),
        .O(add_ln840_106_fu_6354_p2[11:8]),
        .S({\add_ln840_106_reg_12277[11]_i_2_n_3 ,\add_ln840_106_reg_12277[11]_i_3_n_3 ,\add_ln840_106_reg_12277[11]_i_4_n_3 ,\add_ln840_106_reg_12277[11]_i_5_n_3 }));
  FDRE \add_ln840_106_reg_12277_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[12]),
        .Q(add_ln840_106_reg_12277[12]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[13]),
        .Q(add_ln840_106_reg_12277[13]),
        .R(1'b0));
  CARRY4 \add_ln840_106_reg_12277_reg[13]_i_1 
       (.CI(\add_ln840_106_reg_12277_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_106_reg_12277_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_106_reg_12277_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_106_reg_12277[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_106_reg_12277_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_106_fu_6354_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U102_n_15}));
  FDRE \add_ln840_106_reg_12277_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[1]),
        .Q(add_ln840_106_reg_12277[1]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[2]),
        .Q(add_ln840_106_reg_12277[2]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[3]),
        .Q(add_ln840_106_reg_12277[3]),
        .R(1'b0));
  CARRY4 \add_ln840_106_reg_12277_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_106_reg_12277_reg[3]_i_1_n_3 ,\add_ln840_106_reg_12277_reg[3]_i_1_n_4 ,\add_ln840_106_reg_12277_reg[3]_i_1_n_5 ,\add_ln840_106_reg_12277_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U102_n_11,mac_muladd_8s_3ns_12s_13_4_1_U102_n_12,mac_muladd_8s_3ns_12s_13_4_1_U102_n_13,mac_muladd_8s_3ns_12s_13_4_1_U102_n_14}),
        .O(add_ln840_106_fu_6354_p2[3:0]),
        .S({\add_ln840_106_reg_12277[3]_i_2_n_3 ,\add_ln840_106_reg_12277[3]_i_3_n_3 ,\add_ln840_106_reg_12277[3]_i_4_n_3 ,\add_ln840_106_reg_12277[3]_i_5_n_3 }));
  FDRE \add_ln840_106_reg_12277_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[4]),
        .Q(add_ln840_106_reg_12277[4]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[5]),
        .Q(add_ln840_106_reg_12277[5]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[6]),
        .Q(add_ln840_106_reg_12277[6]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[7]),
        .Q(add_ln840_106_reg_12277[7]),
        .R(1'b0));
  CARRY4 \add_ln840_106_reg_12277_reg[7]_i_1 
       (.CI(\add_ln840_106_reg_12277_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_106_reg_12277_reg[7]_i_1_n_3 ,\add_ln840_106_reg_12277_reg[7]_i_1_n_4 ,\add_ln840_106_reg_12277_reg[7]_i_1_n_5 ,\add_ln840_106_reg_12277_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U102_n_7,mac_muladd_8s_3ns_12s_13_4_1_U102_n_8,mac_muladd_8s_3ns_12s_13_4_1_U102_n_9,mac_muladd_8s_3ns_12s_13_4_1_U102_n_10}),
        .O(add_ln840_106_fu_6354_p2[7:4]),
        .S({\add_ln840_106_reg_12277[7]_i_2_n_3 ,\add_ln840_106_reg_12277[7]_i_3_n_3 ,\add_ln840_106_reg_12277[7]_i_4_n_3 ,\add_ln840_106_reg_12277[7]_i_5_n_3 }));
  FDRE \add_ln840_106_reg_12277_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[8]),
        .Q(add_ln840_106_reg_12277[8]),
        .R(1'b0));
  FDRE \add_ln840_106_reg_12277_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_106_fu_6354_p2[9]),
        .Q(add_ln840_106_reg_12277[9]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_15),
        .Q(add_ln840_110_reg_12282[0]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_5),
        .Q(add_ln840_110_reg_12282[10]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_4),
        .Q(add_ln840_110_reg_12282[11]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_3),
        .Q(add_ln840_110_reg_12282[12]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_14),
        .Q(add_ln840_110_reg_12282[1]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_13),
        .Q(add_ln840_110_reg_12282[2]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_12),
        .Q(add_ln840_110_reg_12282[3]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_11),
        .Q(add_ln840_110_reg_12282[4]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_10),
        .Q(add_ln840_110_reg_12282[5]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_9),
        .Q(add_ln840_110_reg_12282[6]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_8),
        .Q(add_ln840_110_reg_12282[7]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_7),
        .Q(add_ln840_110_reg_12282[8]),
        .R(1'b0));
  FDRE \add_ln840_110_reg_12282_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U105_n_6),
        .Q(add_ln840_110_reg_12282[9]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_14),
        .Q(add_ln840_112_reg_12087[0]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_4),
        .Q(add_ln840_112_reg_12087[10]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_3),
        .Q(add_ln840_112_reg_12087[11]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_13),
        .Q(add_ln840_112_reg_12087[1]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_12),
        .Q(add_ln840_112_reg_12087[2]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_11),
        .Q(add_ln840_112_reg_12087[3]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_10),
        .Q(add_ln840_112_reg_12087[4]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_9),
        .Q(add_ln840_112_reg_12087[5]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_8),
        .Q(add_ln840_112_reg_12087[6]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_7),
        .Q(add_ln840_112_reg_12087[7]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_6),
        .Q(add_ln840_112_reg_12087[8]),
        .R(1'b0));
  FDRE \add_ln840_112_reg_12087_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U77_n_5),
        .Q(add_ln840_112_reg_12087[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[11]_i_2 
       (.I0(add_ln840_112_reg_12087[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U104_n_3),
        .O(\add_ln840_115_reg_12287[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_4),
        .I1(add_ln840_112_reg_12087[10]),
        .O(\add_ln840_115_reg_12287[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_5),
        .I1(add_ln840_112_reg_12087[9]),
        .O(\add_ln840_115_reg_12287[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_6),
        .I1(add_ln840_112_reg_12087[8]),
        .O(\add_ln840_115_reg_12287[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_115_reg_12287[13]_i_2 
       (.I0(add_ln840_112_reg_12087[11]),
        .O(\add_ln840_115_reg_12287[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_11),
        .I1(add_ln840_112_reg_12087[3]),
        .O(\add_ln840_115_reg_12287[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_12),
        .I1(add_ln840_112_reg_12087[2]),
        .O(\add_ln840_115_reg_12287[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_13),
        .I1(add_ln840_112_reg_12087[1]),
        .O(\add_ln840_115_reg_12287[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_14),
        .I1(add_ln840_112_reg_12087[0]),
        .O(\add_ln840_115_reg_12287[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_7),
        .I1(add_ln840_112_reg_12087[7]),
        .O(\add_ln840_115_reg_12287[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_8),
        .I1(add_ln840_112_reg_12087[6]),
        .O(\add_ln840_115_reg_12287[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_9),
        .I1(add_ln840_112_reg_12087[5]),
        .O(\add_ln840_115_reg_12287[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U104_n_10),
        .I1(add_ln840_112_reg_12087[4]),
        .O(\add_ln840_115_reg_12287[7]_i_5_n_3 ));
  FDRE \add_ln840_115_reg_12287_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[0]),
        .Q(add_ln840_115_reg_12287[0]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[10]),
        .Q(add_ln840_115_reg_12287[10]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[11]),
        .Q(add_ln840_115_reg_12287[11]),
        .R(1'b0));
  CARRY4 \add_ln840_115_reg_12287_reg[11]_i_1 
       (.CI(\add_ln840_115_reg_12287_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_115_reg_12287_reg[11]_i_1_n_3 ,\add_ln840_115_reg_12287_reg[11]_i_1_n_4 ,\add_ln840_115_reg_12287_reg[11]_i_1_n_5 ,\add_ln840_115_reg_12287_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_112_reg_12087[11],mac_muladd_8s_3ns_12s_13_4_1_U104_n_4,mac_muladd_8s_3ns_12s_13_4_1_U104_n_5,mac_muladd_8s_3ns_12s_13_4_1_U104_n_6}),
        .O(add_ln840_115_fu_6366_p2[11:8]),
        .S({\add_ln840_115_reg_12287[11]_i_2_n_3 ,\add_ln840_115_reg_12287[11]_i_3_n_3 ,\add_ln840_115_reg_12287[11]_i_4_n_3 ,\add_ln840_115_reg_12287[11]_i_5_n_3 }));
  FDRE \add_ln840_115_reg_12287_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[12]),
        .Q(add_ln840_115_reg_12287[12]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[13]),
        .Q(add_ln840_115_reg_12287[13]),
        .R(1'b0));
  CARRY4 \add_ln840_115_reg_12287_reg[13]_i_1 
       (.CI(\add_ln840_115_reg_12287_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_115_reg_12287_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_115_reg_12287_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_115_reg_12287[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_115_reg_12287_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_115_fu_6366_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U104_n_17}));
  FDRE \add_ln840_115_reg_12287_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[1]),
        .Q(add_ln840_115_reg_12287[1]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[2]),
        .Q(add_ln840_115_reg_12287[2]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[3]),
        .Q(add_ln840_115_reg_12287[3]),
        .R(1'b0));
  CARRY4 \add_ln840_115_reg_12287_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_115_reg_12287_reg[3]_i_1_n_3 ,\add_ln840_115_reg_12287_reg[3]_i_1_n_4 ,\add_ln840_115_reg_12287_reg[3]_i_1_n_5 ,\add_ln840_115_reg_12287_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U104_n_11,mac_muladd_8s_3ns_12s_13_4_1_U104_n_12,mac_muladd_8s_3ns_12s_13_4_1_U104_n_13,mac_muladd_8s_3ns_12s_13_4_1_U104_n_14}),
        .O(add_ln840_115_fu_6366_p2[3:0]),
        .S({\add_ln840_115_reg_12287[3]_i_2_n_3 ,\add_ln840_115_reg_12287[3]_i_3_n_3 ,\add_ln840_115_reg_12287[3]_i_4_n_3 ,\add_ln840_115_reg_12287[3]_i_5_n_3 }));
  FDRE \add_ln840_115_reg_12287_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[4]),
        .Q(add_ln840_115_reg_12287[4]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[5]),
        .Q(add_ln840_115_reg_12287[5]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[6]),
        .Q(add_ln840_115_reg_12287[6]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[7]),
        .Q(add_ln840_115_reg_12287[7]),
        .R(1'b0));
  CARRY4 \add_ln840_115_reg_12287_reg[7]_i_1 
       (.CI(\add_ln840_115_reg_12287_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_115_reg_12287_reg[7]_i_1_n_3 ,\add_ln840_115_reg_12287_reg[7]_i_1_n_4 ,\add_ln840_115_reg_12287_reg[7]_i_1_n_5 ,\add_ln840_115_reg_12287_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U104_n_7,mac_muladd_8s_3ns_12s_13_4_1_U104_n_8,mac_muladd_8s_3ns_12s_13_4_1_U104_n_9,mac_muladd_8s_3ns_12s_13_4_1_U104_n_10}),
        .O(add_ln840_115_fu_6366_p2[7:4]),
        .S({\add_ln840_115_reg_12287[7]_i_2_n_3 ,\add_ln840_115_reg_12287[7]_i_3_n_3 ,\add_ln840_115_reg_12287[7]_i_4_n_3 ,\add_ln840_115_reg_12287[7]_i_5_n_3 }));
  FDRE \add_ln840_115_reg_12287_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[8]),
        .Q(add_ln840_115_reg_12287[8]),
        .R(1'b0));
  FDRE \add_ln840_115_reg_12287_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_115_fu_6366_p2[9]),
        .Q(add_ln840_115_reg_12287[9]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_15),
        .Q(add_ln840_11_reg_12172[0]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_5),
        .Q(add_ln840_11_reg_12172[10]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_4),
        .Q(add_ln840_11_reg_12172[11]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_3),
        .Q(add_ln840_11_reg_12172[12]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_14),
        .Q(add_ln840_11_reg_12172[1]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_13),
        .Q(add_ln840_11_reg_12172[2]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_12),
        .Q(add_ln840_11_reg_12172[3]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_11),
        .Q(add_ln840_11_reg_12172[4]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_10),
        .Q(add_ln840_11_reg_12172[5]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_9),
        .Q(add_ln840_11_reg_12172[6]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_8),
        .Q(add_ln840_11_reg_12172[7]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_7),
        .Q(add_ln840_11_reg_12172[8]),
        .R(1'b0));
  FDRE \add_ln840_11_reg_12172_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U83_n_6),
        .Q(add_ln840_11_reg_12172[9]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_14),
        .Q(add_ln840_13_reg_11922[0]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_4),
        .Q(add_ln840_13_reg_11922[10]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_3),
        .Q(add_ln840_13_reg_11922[11]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_13),
        .Q(add_ln840_13_reg_11922[1]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_12),
        .Q(add_ln840_13_reg_11922[2]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_11),
        .Q(add_ln840_13_reg_11922[3]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_10),
        .Q(add_ln840_13_reg_11922[4]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_9),
        .Q(add_ln840_13_reg_11922[5]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_8),
        .Q(add_ln840_13_reg_11922[6]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_7),
        .Q(add_ln840_13_reg_11922[7]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_6),
        .Q(add_ln840_13_reg_11922[8]),
        .R(1'b0));
  FDRE \add_ln840_13_reg_11922_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U44_n_5),
        .Q(add_ln840_13_reg_11922[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[11]_i_2 
       (.I0(add_ln840_13_reg_11922[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U82_n_3),
        .O(\add_ln840_16_reg_12177[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_4),
        .I1(add_ln840_13_reg_11922[10]),
        .O(\add_ln840_16_reg_12177[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_5),
        .I1(add_ln840_13_reg_11922[9]),
        .O(\add_ln840_16_reg_12177[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_6),
        .I1(add_ln840_13_reg_11922[8]),
        .O(\add_ln840_16_reg_12177[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_16_reg_12177[13]_i_2 
       (.I0(add_ln840_13_reg_11922[11]),
        .O(\add_ln840_16_reg_12177[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_11),
        .I1(add_ln840_13_reg_11922[3]),
        .O(\add_ln840_16_reg_12177[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_12),
        .I1(add_ln840_13_reg_11922[2]),
        .O(\add_ln840_16_reg_12177[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_13),
        .I1(add_ln840_13_reg_11922[1]),
        .O(\add_ln840_16_reg_12177[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_14),
        .I1(add_ln840_13_reg_11922[0]),
        .O(\add_ln840_16_reg_12177[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_7),
        .I1(add_ln840_13_reg_11922[7]),
        .O(\add_ln840_16_reg_12177[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_8),
        .I1(add_ln840_13_reg_11922[6]),
        .O(\add_ln840_16_reg_12177[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_9),
        .I1(add_ln840_13_reg_11922[5]),
        .O(\add_ln840_16_reg_12177[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U82_n_10),
        .I1(add_ln840_13_reg_11922[4]),
        .O(\add_ln840_16_reg_12177[7]_i_5_n_3 ));
  FDRE \add_ln840_16_reg_12177_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[0]),
        .Q(add_ln840_16_reg_12177[0]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[10]),
        .Q(add_ln840_16_reg_12177[10]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[11]),
        .Q(add_ln840_16_reg_12177[11]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_12177_reg[11]_i_1 
       (.CI(\add_ln840_16_reg_12177_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_12177_reg[11]_i_1_n_3 ,\add_ln840_16_reg_12177_reg[11]_i_1_n_4 ,\add_ln840_16_reg_12177_reg[11]_i_1_n_5 ,\add_ln840_16_reg_12177_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_13_reg_11922[11],mac_muladd_8s_3ns_12s_13_4_1_U82_n_4,mac_muladd_8s_3ns_12s_13_4_1_U82_n_5,mac_muladd_8s_3ns_12s_13_4_1_U82_n_6}),
        .O(add_ln840_16_fu_6234_p2[11:8]),
        .S({\add_ln840_16_reg_12177[11]_i_2_n_3 ,\add_ln840_16_reg_12177[11]_i_3_n_3 ,\add_ln840_16_reg_12177[11]_i_4_n_3 ,\add_ln840_16_reg_12177[11]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_12177_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[12]),
        .Q(add_ln840_16_reg_12177[12]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[13]),
        .Q(add_ln840_16_reg_12177[13]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_12177_reg[13]_i_1 
       (.CI(\add_ln840_16_reg_12177_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_16_reg_12177_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_16_reg_12177_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_16_reg_12177[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_16_reg_12177_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_16_fu_6234_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U82_n_15}));
  FDRE \add_ln840_16_reg_12177_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[1]),
        .Q(add_ln840_16_reg_12177[1]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[2]),
        .Q(add_ln840_16_reg_12177[2]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[3]),
        .Q(add_ln840_16_reg_12177[3]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_12177_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_16_reg_12177_reg[3]_i_1_n_3 ,\add_ln840_16_reg_12177_reg[3]_i_1_n_4 ,\add_ln840_16_reg_12177_reg[3]_i_1_n_5 ,\add_ln840_16_reg_12177_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U82_n_11,mac_muladd_8s_3ns_12s_13_4_1_U82_n_12,mac_muladd_8s_3ns_12s_13_4_1_U82_n_13,mac_muladd_8s_3ns_12s_13_4_1_U82_n_14}),
        .O(add_ln840_16_fu_6234_p2[3:0]),
        .S({\add_ln840_16_reg_12177[3]_i_2_n_3 ,\add_ln840_16_reg_12177[3]_i_3_n_3 ,\add_ln840_16_reg_12177[3]_i_4_n_3 ,\add_ln840_16_reg_12177[3]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_12177_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[4]),
        .Q(add_ln840_16_reg_12177[4]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[5]),
        .Q(add_ln840_16_reg_12177[5]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[6]),
        .Q(add_ln840_16_reg_12177[6]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[7]),
        .Q(add_ln840_16_reg_12177[7]),
        .R(1'b0));
  CARRY4 \add_ln840_16_reg_12177_reg[7]_i_1 
       (.CI(\add_ln840_16_reg_12177_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_16_reg_12177_reg[7]_i_1_n_3 ,\add_ln840_16_reg_12177_reg[7]_i_1_n_4 ,\add_ln840_16_reg_12177_reg[7]_i_1_n_5 ,\add_ln840_16_reg_12177_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U82_n_7,mac_muladd_8s_3ns_12s_13_4_1_U82_n_8,mac_muladd_8s_3ns_12s_13_4_1_U82_n_9,mac_muladd_8s_3ns_12s_13_4_1_U82_n_10}),
        .O(add_ln840_16_fu_6234_p2[7:4]),
        .S({\add_ln840_16_reg_12177[7]_i_2_n_3 ,\add_ln840_16_reg_12177[7]_i_3_n_3 ,\add_ln840_16_reg_12177[7]_i_4_n_3 ,\add_ln840_16_reg_12177[7]_i_5_n_3 }));
  FDRE \add_ln840_16_reg_12177_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[8]),
        .Q(add_ln840_16_reg_12177[8]),
        .R(1'b0));
  FDRE \add_ln840_16_reg_12177_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_16_fu_6234_p2[9]),
        .Q(add_ln840_16_reg_12177[9]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_15),
        .Q(add_ln840_20_reg_12182[0]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_5),
        .Q(add_ln840_20_reg_12182[10]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_4),
        .Q(add_ln840_20_reg_12182[11]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_3),
        .Q(add_ln840_20_reg_12182[12]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_14),
        .Q(add_ln840_20_reg_12182[1]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_13),
        .Q(add_ln840_20_reg_12182[2]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_12),
        .Q(add_ln840_20_reg_12182[3]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_11),
        .Q(add_ln840_20_reg_12182[4]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_10),
        .Q(add_ln840_20_reg_12182[5]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_9),
        .Q(add_ln840_20_reg_12182[6]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_8),
        .Q(add_ln840_20_reg_12182[7]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_7),
        .Q(add_ln840_20_reg_12182[8]),
        .R(1'b0));
  FDRE \add_ln840_20_reg_12182_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U85_n_6),
        .Q(add_ln840_20_reg_12182[9]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_14),
        .Q(add_ln840_22_reg_11937[0]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_4),
        .Q(add_ln840_22_reg_11937[10]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_3),
        .Q(add_ln840_22_reg_11937[11]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_13),
        .Q(add_ln840_22_reg_11937[1]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_12),
        .Q(add_ln840_22_reg_11937[2]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_11),
        .Q(add_ln840_22_reg_11937[3]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_10),
        .Q(add_ln840_22_reg_11937[4]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_9),
        .Q(add_ln840_22_reg_11937[5]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_8),
        .Q(add_ln840_22_reg_11937[6]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_7),
        .Q(add_ln840_22_reg_11937[7]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_6),
        .Q(add_ln840_22_reg_11937[8]),
        .R(1'b0));
  FDRE \add_ln840_22_reg_11937_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U47_n_5),
        .Q(add_ln840_22_reg_11937[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[11]_i_2 
       (.I0(add_ln840_22_reg_11937[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U84_n_3),
        .O(\add_ln840_25_reg_12187[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_4),
        .I1(add_ln840_22_reg_11937[10]),
        .O(\add_ln840_25_reg_12187[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_5),
        .I1(add_ln840_22_reg_11937[9]),
        .O(\add_ln840_25_reg_12187[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_6),
        .I1(add_ln840_22_reg_11937[8]),
        .O(\add_ln840_25_reg_12187[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_25_reg_12187[13]_i_2 
       (.I0(add_ln840_22_reg_11937[11]),
        .O(\add_ln840_25_reg_12187[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_11),
        .I1(add_ln840_22_reg_11937[3]),
        .O(\add_ln840_25_reg_12187[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_12),
        .I1(add_ln840_22_reg_11937[2]),
        .O(\add_ln840_25_reg_12187[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_13),
        .I1(add_ln840_22_reg_11937[1]),
        .O(\add_ln840_25_reg_12187[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_14),
        .I1(add_ln840_22_reg_11937[0]),
        .O(\add_ln840_25_reg_12187[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_7),
        .I1(add_ln840_22_reg_11937[7]),
        .O(\add_ln840_25_reg_12187[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_8),
        .I1(add_ln840_22_reg_11937[6]),
        .O(\add_ln840_25_reg_12187[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_9),
        .I1(add_ln840_22_reg_11937[5]),
        .O(\add_ln840_25_reg_12187[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U84_n_10),
        .I1(add_ln840_22_reg_11937[4]),
        .O(\add_ln840_25_reg_12187[7]_i_5_n_3 ));
  FDRE \add_ln840_25_reg_12187_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[0]),
        .Q(add_ln840_25_reg_12187[0]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[10]),
        .Q(add_ln840_25_reg_12187[10]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[11]),
        .Q(add_ln840_25_reg_12187[11]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_12187_reg[11]_i_1 
       (.CI(\add_ln840_25_reg_12187_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_12187_reg[11]_i_1_n_3 ,\add_ln840_25_reg_12187_reg[11]_i_1_n_4 ,\add_ln840_25_reg_12187_reg[11]_i_1_n_5 ,\add_ln840_25_reg_12187_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_22_reg_11937[11],mac_muladd_8s_3ns_12s_13_4_1_U84_n_4,mac_muladd_8s_3ns_12s_13_4_1_U84_n_5,mac_muladd_8s_3ns_12s_13_4_1_U84_n_6}),
        .O(add_ln840_25_fu_6246_p2[11:8]),
        .S({\add_ln840_25_reg_12187[11]_i_2_n_3 ,\add_ln840_25_reg_12187[11]_i_3_n_3 ,\add_ln840_25_reg_12187[11]_i_4_n_3 ,\add_ln840_25_reg_12187[11]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_12187_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[12]),
        .Q(add_ln840_25_reg_12187[12]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[13]),
        .Q(add_ln840_25_reg_12187[13]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_12187_reg[13]_i_1 
       (.CI(\add_ln840_25_reg_12187_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_25_reg_12187_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_25_reg_12187_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_25_reg_12187[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_25_reg_12187_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_25_fu_6246_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U84_n_15}));
  FDRE \add_ln840_25_reg_12187_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[1]),
        .Q(add_ln840_25_reg_12187[1]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[2]),
        .Q(add_ln840_25_reg_12187[2]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[3]),
        .Q(add_ln840_25_reg_12187[3]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_12187_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_25_reg_12187_reg[3]_i_1_n_3 ,\add_ln840_25_reg_12187_reg[3]_i_1_n_4 ,\add_ln840_25_reg_12187_reg[3]_i_1_n_5 ,\add_ln840_25_reg_12187_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U84_n_11,mac_muladd_8s_3ns_12s_13_4_1_U84_n_12,mac_muladd_8s_3ns_12s_13_4_1_U84_n_13,mac_muladd_8s_3ns_12s_13_4_1_U84_n_14}),
        .O(add_ln840_25_fu_6246_p2[3:0]),
        .S({\add_ln840_25_reg_12187[3]_i_2_n_3 ,\add_ln840_25_reg_12187[3]_i_3_n_3 ,\add_ln840_25_reg_12187[3]_i_4_n_3 ,\add_ln840_25_reg_12187[3]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_12187_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[4]),
        .Q(add_ln840_25_reg_12187[4]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[5]),
        .Q(add_ln840_25_reg_12187[5]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[6]),
        .Q(add_ln840_25_reg_12187[6]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[7]),
        .Q(add_ln840_25_reg_12187[7]),
        .R(1'b0));
  CARRY4 \add_ln840_25_reg_12187_reg[7]_i_1 
       (.CI(\add_ln840_25_reg_12187_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_25_reg_12187_reg[7]_i_1_n_3 ,\add_ln840_25_reg_12187_reg[7]_i_1_n_4 ,\add_ln840_25_reg_12187_reg[7]_i_1_n_5 ,\add_ln840_25_reg_12187_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U84_n_7,mac_muladd_8s_3ns_12s_13_4_1_U84_n_8,mac_muladd_8s_3ns_12s_13_4_1_U84_n_9,mac_muladd_8s_3ns_12s_13_4_1_U84_n_10}),
        .O(add_ln840_25_fu_6246_p2[7:4]),
        .S({\add_ln840_25_reg_12187[7]_i_2_n_3 ,\add_ln840_25_reg_12187[7]_i_3_n_3 ,\add_ln840_25_reg_12187[7]_i_4_n_3 ,\add_ln840_25_reg_12187[7]_i_5_n_3 }));
  FDRE \add_ln840_25_reg_12187_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[8]),
        .Q(add_ln840_25_reg_12187[8]),
        .R(1'b0));
  FDRE \add_ln840_25_reg_12187_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_25_fu_6246_p2[9]),
        .Q(add_ln840_25_reg_12187[9]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_15),
        .Q(add_ln840_29_reg_12192[0]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_5),
        .Q(add_ln840_29_reg_12192[10]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_4),
        .Q(add_ln840_29_reg_12192[11]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_3),
        .Q(add_ln840_29_reg_12192[12]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_14),
        .Q(add_ln840_29_reg_12192[1]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_13),
        .Q(add_ln840_29_reg_12192[2]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_12),
        .Q(add_ln840_29_reg_12192[3]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_11),
        .Q(add_ln840_29_reg_12192[4]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_10),
        .Q(add_ln840_29_reg_12192[5]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_9),
        .Q(add_ln840_29_reg_12192[6]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_8),
        .Q(add_ln840_29_reg_12192[7]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_7),
        .Q(add_ln840_29_reg_12192[8]),
        .R(1'b0));
  FDRE \add_ln840_29_reg_12192_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U87_n_6),
        .Q(add_ln840_29_reg_12192[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_2_reg_12162[12]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(icmp_ln249_reg_10454_pp0_iter4_reg),
        .O(add_ln840_101_reg_122720));
  FDRE \add_ln840_2_reg_12162_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_15),
        .Q(add_ln840_2_reg_12162[0]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_5),
        .Q(add_ln840_2_reg_12162[10]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_4),
        .Q(add_ln840_2_reg_12162[11]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_3),
        .Q(add_ln840_2_reg_12162[12]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_14),
        .Q(add_ln840_2_reg_12162[1]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_13),
        .Q(add_ln840_2_reg_12162[2]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_12),
        .Q(add_ln840_2_reg_12162[3]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_11),
        .Q(add_ln840_2_reg_12162[4]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_10),
        .Q(add_ln840_2_reg_12162[5]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_9),
        .Q(add_ln840_2_reg_12162[6]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_8),
        .Q(add_ln840_2_reg_12162[7]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_7),
        .Q(add_ln840_2_reg_12162[8]),
        .R(1'b0));
  FDRE \add_ln840_2_reg_12162_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U81_n_6),
        .Q(add_ln840_2_reg_12162[9]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_14),
        .Q(add_ln840_31_reg_11952[0]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_4),
        .Q(add_ln840_31_reg_11952[10]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_3),
        .Q(add_ln840_31_reg_11952[11]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_13),
        .Q(add_ln840_31_reg_11952[1]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_12),
        .Q(add_ln840_31_reg_11952[2]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_11),
        .Q(add_ln840_31_reg_11952[3]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_10),
        .Q(add_ln840_31_reg_11952[4]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_9),
        .Q(add_ln840_31_reg_11952[5]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_8),
        .Q(add_ln840_31_reg_11952[6]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_7),
        .Q(add_ln840_31_reg_11952[7]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_6),
        .Q(add_ln840_31_reg_11952[8]),
        .R(1'b0));
  FDRE \add_ln840_31_reg_11952_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U50_n_5),
        .Q(add_ln840_31_reg_11952[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[11]_i_2 
       (.I0(add_ln840_31_reg_11952[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U86_n_3),
        .O(\add_ln840_34_reg_12197[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_4),
        .I1(add_ln840_31_reg_11952[10]),
        .O(\add_ln840_34_reg_12197[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_5),
        .I1(add_ln840_31_reg_11952[9]),
        .O(\add_ln840_34_reg_12197[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_6),
        .I1(add_ln840_31_reg_11952[8]),
        .O(\add_ln840_34_reg_12197[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_34_reg_12197[13]_i_2 
       (.I0(add_ln840_31_reg_11952[11]),
        .O(\add_ln840_34_reg_12197[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_11),
        .I1(add_ln840_31_reg_11952[3]),
        .O(\add_ln840_34_reg_12197[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_12),
        .I1(add_ln840_31_reg_11952[2]),
        .O(\add_ln840_34_reg_12197[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_13),
        .I1(add_ln840_31_reg_11952[1]),
        .O(\add_ln840_34_reg_12197[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_14),
        .I1(add_ln840_31_reg_11952[0]),
        .O(\add_ln840_34_reg_12197[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_7),
        .I1(add_ln840_31_reg_11952[7]),
        .O(\add_ln840_34_reg_12197[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_8),
        .I1(add_ln840_31_reg_11952[6]),
        .O(\add_ln840_34_reg_12197[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_9),
        .I1(add_ln840_31_reg_11952[5]),
        .O(\add_ln840_34_reg_12197[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U86_n_10),
        .I1(add_ln840_31_reg_11952[4]),
        .O(\add_ln840_34_reg_12197[7]_i_5_n_3 ));
  FDRE \add_ln840_34_reg_12197_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[0]),
        .Q(add_ln840_34_reg_12197[0]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[10]),
        .Q(add_ln840_34_reg_12197[10]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[11]),
        .Q(add_ln840_34_reg_12197[11]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_12197_reg[11]_i_1 
       (.CI(\add_ln840_34_reg_12197_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_12197_reg[11]_i_1_n_3 ,\add_ln840_34_reg_12197_reg[11]_i_1_n_4 ,\add_ln840_34_reg_12197_reg[11]_i_1_n_5 ,\add_ln840_34_reg_12197_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_31_reg_11952[11],mac_muladd_8s_3ns_12s_13_4_1_U86_n_4,mac_muladd_8s_3ns_12s_13_4_1_U86_n_5,mac_muladd_8s_3ns_12s_13_4_1_U86_n_6}),
        .O(add_ln840_34_fu_6258_p2[11:8]),
        .S({\add_ln840_34_reg_12197[11]_i_2_n_3 ,\add_ln840_34_reg_12197[11]_i_3_n_3 ,\add_ln840_34_reg_12197[11]_i_4_n_3 ,\add_ln840_34_reg_12197[11]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_12197_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[12]),
        .Q(add_ln840_34_reg_12197[12]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[13]),
        .Q(add_ln840_34_reg_12197[13]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_12197_reg[13]_i_1 
       (.CI(\add_ln840_34_reg_12197_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_34_reg_12197_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_34_reg_12197_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_34_reg_12197[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_34_reg_12197_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_34_fu_6258_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U86_n_15}));
  FDRE \add_ln840_34_reg_12197_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[1]),
        .Q(add_ln840_34_reg_12197[1]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[2]),
        .Q(add_ln840_34_reg_12197[2]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[3]),
        .Q(add_ln840_34_reg_12197[3]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_12197_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_34_reg_12197_reg[3]_i_1_n_3 ,\add_ln840_34_reg_12197_reg[3]_i_1_n_4 ,\add_ln840_34_reg_12197_reg[3]_i_1_n_5 ,\add_ln840_34_reg_12197_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U86_n_11,mac_muladd_8s_3ns_12s_13_4_1_U86_n_12,mac_muladd_8s_3ns_12s_13_4_1_U86_n_13,mac_muladd_8s_3ns_12s_13_4_1_U86_n_14}),
        .O(add_ln840_34_fu_6258_p2[3:0]),
        .S({\add_ln840_34_reg_12197[3]_i_2_n_3 ,\add_ln840_34_reg_12197[3]_i_3_n_3 ,\add_ln840_34_reg_12197[3]_i_4_n_3 ,\add_ln840_34_reg_12197[3]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_12197_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[4]),
        .Q(add_ln840_34_reg_12197[4]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[5]),
        .Q(add_ln840_34_reg_12197[5]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[6]),
        .Q(add_ln840_34_reg_12197[6]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[7]),
        .Q(add_ln840_34_reg_12197[7]),
        .R(1'b0));
  CARRY4 \add_ln840_34_reg_12197_reg[7]_i_1 
       (.CI(\add_ln840_34_reg_12197_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_34_reg_12197_reg[7]_i_1_n_3 ,\add_ln840_34_reg_12197_reg[7]_i_1_n_4 ,\add_ln840_34_reg_12197_reg[7]_i_1_n_5 ,\add_ln840_34_reg_12197_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U86_n_7,mac_muladd_8s_3ns_12s_13_4_1_U86_n_8,mac_muladd_8s_3ns_12s_13_4_1_U86_n_9,mac_muladd_8s_3ns_12s_13_4_1_U86_n_10}),
        .O(add_ln840_34_fu_6258_p2[7:4]),
        .S({\add_ln840_34_reg_12197[7]_i_2_n_3 ,\add_ln840_34_reg_12197[7]_i_3_n_3 ,\add_ln840_34_reg_12197[7]_i_4_n_3 ,\add_ln840_34_reg_12197[7]_i_5_n_3 }));
  FDRE \add_ln840_34_reg_12197_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[8]),
        .Q(add_ln840_34_reg_12197[8]),
        .R(1'b0));
  FDRE \add_ln840_34_reg_12197_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_34_fu_6258_p2[9]),
        .Q(add_ln840_34_reg_12197[9]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_15),
        .Q(add_ln840_38_reg_12202[0]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_5),
        .Q(add_ln840_38_reg_12202[10]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_4),
        .Q(add_ln840_38_reg_12202[11]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_3),
        .Q(add_ln840_38_reg_12202[12]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_14),
        .Q(add_ln840_38_reg_12202[1]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_13),
        .Q(add_ln840_38_reg_12202[2]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_12),
        .Q(add_ln840_38_reg_12202[3]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_11),
        .Q(add_ln840_38_reg_12202[4]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_10),
        .Q(add_ln840_38_reg_12202[5]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_9),
        .Q(add_ln840_38_reg_12202[6]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_8),
        .Q(add_ln840_38_reg_12202[7]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_7),
        .Q(add_ln840_38_reg_12202[8]),
        .R(1'b0));
  FDRE \add_ln840_38_reg_12202_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U89_n_6),
        .Q(add_ln840_38_reg_12202[9]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_14),
        .Q(add_ln840_40_reg_11967[0]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_4),
        .Q(add_ln840_40_reg_11967[10]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_3),
        .Q(add_ln840_40_reg_11967[11]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_13),
        .Q(add_ln840_40_reg_11967[1]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_12),
        .Q(add_ln840_40_reg_11967[2]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_11),
        .Q(add_ln840_40_reg_11967[3]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_10),
        .Q(add_ln840_40_reg_11967[4]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_9),
        .Q(add_ln840_40_reg_11967[5]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_8),
        .Q(add_ln840_40_reg_11967[6]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_7),
        .Q(add_ln840_40_reg_11967[7]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_6),
        .Q(add_ln840_40_reg_11967[8]),
        .R(1'b0));
  FDRE \add_ln840_40_reg_11967_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U53_n_5),
        .Q(add_ln840_40_reg_11967[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[11]_i_2 
       (.I0(add_ln840_40_reg_11967[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U88_n_3),
        .O(\add_ln840_43_reg_12207[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_4),
        .I1(add_ln840_40_reg_11967[10]),
        .O(\add_ln840_43_reg_12207[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_5),
        .I1(add_ln840_40_reg_11967[9]),
        .O(\add_ln840_43_reg_12207[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_6),
        .I1(add_ln840_40_reg_11967[8]),
        .O(\add_ln840_43_reg_12207[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_43_reg_12207[13]_i_2 
       (.I0(add_ln840_40_reg_11967[11]),
        .O(\add_ln840_43_reg_12207[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_11),
        .I1(add_ln840_40_reg_11967[3]),
        .O(\add_ln840_43_reg_12207[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_12),
        .I1(add_ln840_40_reg_11967[2]),
        .O(\add_ln840_43_reg_12207[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_13),
        .I1(add_ln840_40_reg_11967[1]),
        .O(\add_ln840_43_reg_12207[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_14),
        .I1(add_ln840_40_reg_11967[0]),
        .O(\add_ln840_43_reg_12207[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_7),
        .I1(add_ln840_40_reg_11967[7]),
        .O(\add_ln840_43_reg_12207[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_8),
        .I1(add_ln840_40_reg_11967[6]),
        .O(\add_ln840_43_reg_12207[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_9),
        .I1(add_ln840_40_reg_11967[5]),
        .O(\add_ln840_43_reg_12207[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U88_n_10),
        .I1(add_ln840_40_reg_11967[4]),
        .O(\add_ln840_43_reg_12207[7]_i_5_n_3 ));
  FDRE \add_ln840_43_reg_12207_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[0]),
        .Q(add_ln840_43_reg_12207[0]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[10]),
        .Q(add_ln840_43_reg_12207[10]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[11]),
        .Q(add_ln840_43_reg_12207[11]),
        .R(1'b0));
  CARRY4 \add_ln840_43_reg_12207_reg[11]_i_1 
       (.CI(\add_ln840_43_reg_12207_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_43_reg_12207_reg[11]_i_1_n_3 ,\add_ln840_43_reg_12207_reg[11]_i_1_n_4 ,\add_ln840_43_reg_12207_reg[11]_i_1_n_5 ,\add_ln840_43_reg_12207_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_40_reg_11967[11],mac_muladd_8s_3ns_12s_13_4_1_U88_n_4,mac_muladd_8s_3ns_12s_13_4_1_U88_n_5,mac_muladd_8s_3ns_12s_13_4_1_U88_n_6}),
        .O(add_ln840_43_fu_6270_p2[11:8]),
        .S({\add_ln840_43_reg_12207[11]_i_2_n_3 ,\add_ln840_43_reg_12207[11]_i_3_n_3 ,\add_ln840_43_reg_12207[11]_i_4_n_3 ,\add_ln840_43_reg_12207[11]_i_5_n_3 }));
  FDRE \add_ln840_43_reg_12207_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[12]),
        .Q(add_ln840_43_reg_12207[12]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[13]),
        .Q(add_ln840_43_reg_12207[13]),
        .R(1'b0));
  CARRY4 \add_ln840_43_reg_12207_reg[13]_i_1 
       (.CI(\add_ln840_43_reg_12207_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_43_reg_12207_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_43_reg_12207_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_43_reg_12207[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_43_reg_12207_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_43_fu_6270_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U88_n_15}));
  FDRE \add_ln840_43_reg_12207_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[1]),
        .Q(add_ln840_43_reg_12207[1]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[2]),
        .Q(add_ln840_43_reg_12207[2]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[3]),
        .Q(add_ln840_43_reg_12207[3]),
        .R(1'b0));
  CARRY4 \add_ln840_43_reg_12207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_43_reg_12207_reg[3]_i_1_n_3 ,\add_ln840_43_reg_12207_reg[3]_i_1_n_4 ,\add_ln840_43_reg_12207_reg[3]_i_1_n_5 ,\add_ln840_43_reg_12207_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U88_n_11,mac_muladd_8s_3ns_12s_13_4_1_U88_n_12,mac_muladd_8s_3ns_12s_13_4_1_U88_n_13,mac_muladd_8s_3ns_12s_13_4_1_U88_n_14}),
        .O(add_ln840_43_fu_6270_p2[3:0]),
        .S({\add_ln840_43_reg_12207[3]_i_2_n_3 ,\add_ln840_43_reg_12207[3]_i_3_n_3 ,\add_ln840_43_reg_12207[3]_i_4_n_3 ,\add_ln840_43_reg_12207[3]_i_5_n_3 }));
  FDRE \add_ln840_43_reg_12207_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[4]),
        .Q(add_ln840_43_reg_12207[4]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[5]),
        .Q(add_ln840_43_reg_12207[5]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[6]),
        .Q(add_ln840_43_reg_12207[6]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[7]),
        .Q(add_ln840_43_reg_12207[7]),
        .R(1'b0));
  CARRY4 \add_ln840_43_reg_12207_reg[7]_i_1 
       (.CI(\add_ln840_43_reg_12207_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_43_reg_12207_reg[7]_i_1_n_3 ,\add_ln840_43_reg_12207_reg[7]_i_1_n_4 ,\add_ln840_43_reg_12207_reg[7]_i_1_n_5 ,\add_ln840_43_reg_12207_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U88_n_7,mac_muladd_8s_3ns_12s_13_4_1_U88_n_8,mac_muladd_8s_3ns_12s_13_4_1_U88_n_9,mac_muladd_8s_3ns_12s_13_4_1_U88_n_10}),
        .O(add_ln840_43_fu_6270_p2[7:4]),
        .S({\add_ln840_43_reg_12207[7]_i_2_n_3 ,\add_ln840_43_reg_12207[7]_i_3_n_3 ,\add_ln840_43_reg_12207[7]_i_4_n_3 ,\add_ln840_43_reg_12207[7]_i_5_n_3 }));
  FDRE \add_ln840_43_reg_12207_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[8]),
        .Q(add_ln840_43_reg_12207[8]),
        .R(1'b0));
  FDRE \add_ln840_43_reg_12207_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_43_fu_6270_p2[9]),
        .Q(add_ln840_43_reg_12207[9]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_15),
        .Q(add_ln840_47_reg_12212[0]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_5),
        .Q(add_ln840_47_reg_12212[10]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_4),
        .Q(add_ln840_47_reg_12212[11]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_3),
        .Q(add_ln840_47_reg_12212[12]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_14),
        .Q(add_ln840_47_reg_12212[1]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_13),
        .Q(add_ln840_47_reg_12212[2]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_12),
        .Q(add_ln840_47_reg_12212[3]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_11),
        .Q(add_ln840_47_reg_12212[4]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_10),
        .Q(add_ln840_47_reg_12212[5]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_9),
        .Q(add_ln840_47_reg_12212[6]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_8),
        .Q(add_ln840_47_reg_12212[7]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_7),
        .Q(add_ln840_47_reg_12212[8]),
        .R(1'b0));
  FDRE \add_ln840_47_reg_12212_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U91_n_6),
        .Q(add_ln840_47_reg_12212[9]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_14),
        .Q(add_ln840_49_reg_11982[0]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_4),
        .Q(add_ln840_49_reg_11982[10]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_3),
        .Q(add_ln840_49_reg_11982[11]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_13),
        .Q(add_ln840_49_reg_11982[1]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_12),
        .Q(add_ln840_49_reg_11982[2]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_11),
        .Q(add_ln840_49_reg_11982[3]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_10),
        .Q(add_ln840_49_reg_11982[4]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_9),
        .Q(add_ln840_49_reg_11982[5]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_8),
        .Q(add_ln840_49_reg_11982[6]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_7),
        .Q(add_ln840_49_reg_11982[7]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_6),
        .Q(add_ln840_49_reg_11982[8]),
        .R(1'b0));
  FDRE \add_ln840_49_reg_11982_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U56_n_5),
        .Q(add_ln840_49_reg_11982[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln840_4_reg_11907[11]_i_1 
       (.I0(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I1(ap_CS_iter4_fsm_state5),
        .I2(icmp_ln249_reg_10454_pp0_iter3_reg),
        .O(add_ln840_103_reg_120720));
  FDRE \add_ln840_4_reg_11907_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_14),
        .Q(add_ln840_4_reg_11907[0]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_4),
        .Q(add_ln840_4_reg_11907[10]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_3),
        .Q(add_ln840_4_reg_11907[11]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_13),
        .Q(add_ln840_4_reg_11907[1]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_12),
        .Q(add_ln840_4_reg_11907[2]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_11),
        .Q(add_ln840_4_reg_11907[3]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_10),
        .Q(add_ln840_4_reg_11907[4]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_9),
        .Q(add_ln840_4_reg_11907[5]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_8),
        .Q(add_ln840_4_reg_11907[6]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_7),
        .Q(add_ln840_4_reg_11907[7]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_6),
        .Q(add_ln840_4_reg_11907[8]),
        .R(1'b0));
  FDRE \add_ln840_4_reg_11907_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U41_n_5),
        .Q(add_ln840_4_reg_11907[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[11]_i_2 
       (.I0(add_ln840_49_reg_11982[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U90_n_3),
        .O(\add_ln840_52_reg_12217[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_4),
        .I1(add_ln840_49_reg_11982[10]),
        .O(\add_ln840_52_reg_12217[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_5),
        .I1(add_ln840_49_reg_11982[9]),
        .O(\add_ln840_52_reg_12217[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_6),
        .I1(add_ln840_49_reg_11982[8]),
        .O(\add_ln840_52_reg_12217[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_52_reg_12217[13]_i_2 
       (.I0(add_ln840_49_reg_11982[11]),
        .O(\add_ln840_52_reg_12217[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_11),
        .I1(add_ln840_49_reg_11982[3]),
        .O(\add_ln840_52_reg_12217[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_12),
        .I1(add_ln840_49_reg_11982[2]),
        .O(\add_ln840_52_reg_12217[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_13),
        .I1(add_ln840_49_reg_11982[1]),
        .O(\add_ln840_52_reg_12217[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_14),
        .I1(add_ln840_49_reg_11982[0]),
        .O(\add_ln840_52_reg_12217[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_7),
        .I1(add_ln840_49_reg_11982[7]),
        .O(\add_ln840_52_reg_12217[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_8),
        .I1(add_ln840_49_reg_11982[6]),
        .O(\add_ln840_52_reg_12217[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_9),
        .I1(add_ln840_49_reg_11982[5]),
        .O(\add_ln840_52_reg_12217[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U90_n_10),
        .I1(add_ln840_49_reg_11982[4]),
        .O(\add_ln840_52_reg_12217[7]_i_5_n_3 ));
  FDRE \add_ln840_52_reg_12217_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[0]),
        .Q(add_ln840_52_reg_12217[0]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[10]),
        .Q(add_ln840_52_reg_12217[10]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[11]),
        .Q(add_ln840_52_reg_12217[11]),
        .R(1'b0));
  CARRY4 \add_ln840_52_reg_12217_reg[11]_i_1 
       (.CI(\add_ln840_52_reg_12217_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_52_reg_12217_reg[11]_i_1_n_3 ,\add_ln840_52_reg_12217_reg[11]_i_1_n_4 ,\add_ln840_52_reg_12217_reg[11]_i_1_n_5 ,\add_ln840_52_reg_12217_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_49_reg_11982[11],mac_muladd_8s_3ns_12s_13_4_1_U90_n_4,mac_muladd_8s_3ns_12s_13_4_1_U90_n_5,mac_muladd_8s_3ns_12s_13_4_1_U90_n_6}),
        .O(add_ln840_52_fu_6282_p2[11:8]),
        .S({\add_ln840_52_reg_12217[11]_i_2_n_3 ,\add_ln840_52_reg_12217[11]_i_3_n_3 ,\add_ln840_52_reg_12217[11]_i_4_n_3 ,\add_ln840_52_reg_12217[11]_i_5_n_3 }));
  FDRE \add_ln840_52_reg_12217_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[12]),
        .Q(add_ln840_52_reg_12217[12]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[13]),
        .Q(add_ln840_52_reg_12217[13]),
        .R(1'b0));
  CARRY4 \add_ln840_52_reg_12217_reg[13]_i_1 
       (.CI(\add_ln840_52_reg_12217_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_52_reg_12217_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_52_reg_12217_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_52_reg_12217[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_52_reg_12217_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_52_fu_6282_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U90_n_15}));
  FDRE \add_ln840_52_reg_12217_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[1]),
        .Q(add_ln840_52_reg_12217[1]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[2]),
        .Q(add_ln840_52_reg_12217[2]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[3]),
        .Q(add_ln840_52_reg_12217[3]),
        .R(1'b0));
  CARRY4 \add_ln840_52_reg_12217_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_52_reg_12217_reg[3]_i_1_n_3 ,\add_ln840_52_reg_12217_reg[3]_i_1_n_4 ,\add_ln840_52_reg_12217_reg[3]_i_1_n_5 ,\add_ln840_52_reg_12217_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U90_n_11,mac_muladd_8s_3ns_12s_13_4_1_U90_n_12,mac_muladd_8s_3ns_12s_13_4_1_U90_n_13,mac_muladd_8s_3ns_12s_13_4_1_U90_n_14}),
        .O(add_ln840_52_fu_6282_p2[3:0]),
        .S({\add_ln840_52_reg_12217[3]_i_2_n_3 ,\add_ln840_52_reg_12217[3]_i_3_n_3 ,\add_ln840_52_reg_12217[3]_i_4_n_3 ,\add_ln840_52_reg_12217[3]_i_5_n_3 }));
  FDRE \add_ln840_52_reg_12217_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[4]),
        .Q(add_ln840_52_reg_12217[4]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[5]),
        .Q(add_ln840_52_reg_12217[5]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[6]),
        .Q(add_ln840_52_reg_12217[6]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[7]),
        .Q(add_ln840_52_reg_12217[7]),
        .R(1'b0));
  CARRY4 \add_ln840_52_reg_12217_reg[7]_i_1 
       (.CI(\add_ln840_52_reg_12217_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_52_reg_12217_reg[7]_i_1_n_3 ,\add_ln840_52_reg_12217_reg[7]_i_1_n_4 ,\add_ln840_52_reg_12217_reg[7]_i_1_n_5 ,\add_ln840_52_reg_12217_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U90_n_7,mac_muladd_8s_3ns_12s_13_4_1_U90_n_8,mac_muladd_8s_3ns_12s_13_4_1_U90_n_9,mac_muladd_8s_3ns_12s_13_4_1_U90_n_10}),
        .O(add_ln840_52_fu_6282_p2[7:4]),
        .S({\add_ln840_52_reg_12217[7]_i_2_n_3 ,\add_ln840_52_reg_12217[7]_i_3_n_3 ,\add_ln840_52_reg_12217[7]_i_4_n_3 ,\add_ln840_52_reg_12217[7]_i_5_n_3 }));
  FDRE \add_ln840_52_reg_12217_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[8]),
        .Q(add_ln840_52_reg_12217[8]),
        .R(1'b0));
  FDRE \add_ln840_52_reg_12217_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_52_fu_6282_p2[9]),
        .Q(add_ln840_52_reg_12217[9]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_15),
        .Q(add_ln840_56_reg_12222[0]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_5),
        .Q(add_ln840_56_reg_12222[10]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_4),
        .Q(add_ln840_56_reg_12222[11]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_3),
        .Q(add_ln840_56_reg_12222[12]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_14),
        .Q(add_ln840_56_reg_12222[1]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_13),
        .Q(add_ln840_56_reg_12222[2]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_12),
        .Q(add_ln840_56_reg_12222[3]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_11),
        .Q(add_ln840_56_reg_12222[4]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_10),
        .Q(add_ln840_56_reg_12222[5]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_9),
        .Q(add_ln840_56_reg_12222[6]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_8),
        .Q(add_ln840_56_reg_12222[7]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_7),
        .Q(add_ln840_56_reg_12222[8]),
        .R(1'b0));
  FDRE \add_ln840_56_reg_12222_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U93_n_6),
        .Q(add_ln840_56_reg_12222[9]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_14),
        .Q(add_ln840_58_reg_11997[0]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_4),
        .Q(add_ln840_58_reg_11997[10]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_3),
        .Q(add_ln840_58_reg_11997[11]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_13),
        .Q(add_ln840_58_reg_11997[1]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_12),
        .Q(add_ln840_58_reg_11997[2]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_11),
        .Q(add_ln840_58_reg_11997[3]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_10),
        .Q(add_ln840_58_reg_11997[4]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_9),
        .Q(add_ln840_58_reg_11997[5]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_8),
        .Q(add_ln840_58_reg_11997[6]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_7),
        .Q(add_ln840_58_reg_11997[7]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_6),
        .Q(add_ln840_58_reg_11997[8]),
        .R(1'b0));
  FDRE \add_ln840_58_reg_11997_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U59_n_5),
        .Q(add_ln840_58_reg_11997[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[11]_i_2 
       (.I0(add_ln840_58_reg_11997[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U92_n_3),
        .O(\add_ln840_61_reg_12227[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_4),
        .I1(add_ln840_58_reg_11997[10]),
        .O(\add_ln840_61_reg_12227[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_5),
        .I1(add_ln840_58_reg_11997[9]),
        .O(\add_ln840_61_reg_12227[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_6),
        .I1(add_ln840_58_reg_11997[8]),
        .O(\add_ln840_61_reg_12227[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_61_reg_12227[13]_i_2 
       (.I0(add_ln840_58_reg_11997[11]),
        .O(\add_ln840_61_reg_12227[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_11),
        .I1(add_ln840_58_reg_11997[3]),
        .O(\add_ln840_61_reg_12227[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_12),
        .I1(add_ln840_58_reg_11997[2]),
        .O(\add_ln840_61_reg_12227[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_13),
        .I1(add_ln840_58_reg_11997[1]),
        .O(\add_ln840_61_reg_12227[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_14),
        .I1(add_ln840_58_reg_11997[0]),
        .O(\add_ln840_61_reg_12227[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_7),
        .I1(add_ln840_58_reg_11997[7]),
        .O(\add_ln840_61_reg_12227[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_8),
        .I1(add_ln840_58_reg_11997[6]),
        .O(\add_ln840_61_reg_12227[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_9),
        .I1(add_ln840_58_reg_11997[5]),
        .O(\add_ln840_61_reg_12227[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U92_n_10),
        .I1(add_ln840_58_reg_11997[4]),
        .O(\add_ln840_61_reg_12227[7]_i_5_n_3 ));
  FDRE \add_ln840_61_reg_12227_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[0]),
        .Q(add_ln840_61_reg_12227[0]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[10]),
        .Q(add_ln840_61_reg_12227[10]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[11]),
        .Q(add_ln840_61_reg_12227[11]),
        .R(1'b0));
  CARRY4 \add_ln840_61_reg_12227_reg[11]_i_1 
       (.CI(\add_ln840_61_reg_12227_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_61_reg_12227_reg[11]_i_1_n_3 ,\add_ln840_61_reg_12227_reg[11]_i_1_n_4 ,\add_ln840_61_reg_12227_reg[11]_i_1_n_5 ,\add_ln840_61_reg_12227_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_58_reg_11997[11],mac_muladd_8s_3ns_12s_13_4_1_U92_n_4,mac_muladd_8s_3ns_12s_13_4_1_U92_n_5,mac_muladd_8s_3ns_12s_13_4_1_U92_n_6}),
        .O(add_ln840_61_fu_6294_p2[11:8]),
        .S({\add_ln840_61_reg_12227[11]_i_2_n_3 ,\add_ln840_61_reg_12227[11]_i_3_n_3 ,\add_ln840_61_reg_12227[11]_i_4_n_3 ,\add_ln840_61_reg_12227[11]_i_5_n_3 }));
  FDRE \add_ln840_61_reg_12227_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[12]),
        .Q(add_ln840_61_reg_12227[12]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[13]),
        .Q(add_ln840_61_reg_12227[13]),
        .R(1'b0));
  CARRY4 \add_ln840_61_reg_12227_reg[13]_i_1 
       (.CI(\add_ln840_61_reg_12227_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_61_reg_12227_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_61_reg_12227_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_61_reg_12227[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_61_reg_12227_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_61_fu_6294_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U92_n_15}));
  FDRE \add_ln840_61_reg_12227_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[1]),
        .Q(add_ln840_61_reg_12227[1]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[2]),
        .Q(add_ln840_61_reg_12227[2]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[3]),
        .Q(add_ln840_61_reg_12227[3]),
        .R(1'b0));
  CARRY4 \add_ln840_61_reg_12227_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_61_reg_12227_reg[3]_i_1_n_3 ,\add_ln840_61_reg_12227_reg[3]_i_1_n_4 ,\add_ln840_61_reg_12227_reg[3]_i_1_n_5 ,\add_ln840_61_reg_12227_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U92_n_11,mac_muladd_8s_3ns_12s_13_4_1_U92_n_12,mac_muladd_8s_3ns_12s_13_4_1_U92_n_13,mac_muladd_8s_3ns_12s_13_4_1_U92_n_14}),
        .O(add_ln840_61_fu_6294_p2[3:0]),
        .S({\add_ln840_61_reg_12227[3]_i_2_n_3 ,\add_ln840_61_reg_12227[3]_i_3_n_3 ,\add_ln840_61_reg_12227[3]_i_4_n_3 ,\add_ln840_61_reg_12227[3]_i_5_n_3 }));
  FDRE \add_ln840_61_reg_12227_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[4]),
        .Q(add_ln840_61_reg_12227[4]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[5]),
        .Q(add_ln840_61_reg_12227[5]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[6]),
        .Q(add_ln840_61_reg_12227[6]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[7]),
        .Q(add_ln840_61_reg_12227[7]),
        .R(1'b0));
  CARRY4 \add_ln840_61_reg_12227_reg[7]_i_1 
       (.CI(\add_ln840_61_reg_12227_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_61_reg_12227_reg[7]_i_1_n_3 ,\add_ln840_61_reg_12227_reg[7]_i_1_n_4 ,\add_ln840_61_reg_12227_reg[7]_i_1_n_5 ,\add_ln840_61_reg_12227_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U92_n_7,mac_muladd_8s_3ns_12s_13_4_1_U92_n_8,mac_muladd_8s_3ns_12s_13_4_1_U92_n_9,mac_muladd_8s_3ns_12s_13_4_1_U92_n_10}),
        .O(add_ln840_61_fu_6294_p2[7:4]),
        .S({\add_ln840_61_reg_12227[7]_i_2_n_3 ,\add_ln840_61_reg_12227[7]_i_3_n_3 ,\add_ln840_61_reg_12227[7]_i_4_n_3 ,\add_ln840_61_reg_12227[7]_i_5_n_3 }));
  FDRE \add_ln840_61_reg_12227_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[8]),
        .Q(add_ln840_61_reg_12227[8]),
        .R(1'b0));
  FDRE \add_ln840_61_reg_12227_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_61_fu_6294_p2[9]),
        .Q(add_ln840_61_reg_12227[9]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_15),
        .Q(add_ln840_65_reg_12232[0]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_5),
        .Q(add_ln840_65_reg_12232[10]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_4),
        .Q(add_ln840_65_reg_12232[11]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_3),
        .Q(add_ln840_65_reg_12232[12]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_14),
        .Q(add_ln840_65_reg_12232[1]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_13),
        .Q(add_ln840_65_reg_12232[2]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_12),
        .Q(add_ln840_65_reg_12232[3]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_11),
        .Q(add_ln840_65_reg_12232[4]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_10),
        .Q(add_ln840_65_reg_12232[5]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_9),
        .Q(add_ln840_65_reg_12232[6]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_8),
        .Q(add_ln840_65_reg_12232[7]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_7),
        .Q(add_ln840_65_reg_12232[8]),
        .R(1'b0));
  FDRE \add_ln840_65_reg_12232_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U95_n_6),
        .Q(add_ln840_65_reg_12232[9]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_14),
        .Q(add_ln840_67_reg_12012[0]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_4),
        .Q(add_ln840_67_reg_12012[10]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_3),
        .Q(add_ln840_67_reg_12012[11]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_13),
        .Q(add_ln840_67_reg_12012[1]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_12),
        .Q(add_ln840_67_reg_12012[2]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_11),
        .Q(add_ln840_67_reg_12012[3]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_10),
        .Q(add_ln840_67_reg_12012[4]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_9),
        .Q(add_ln840_67_reg_12012[5]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_8),
        .Q(add_ln840_67_reg_12012[6]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_7),
        .Q(add_ln840_67_reg_12012[7]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_6),
        .Q(add_ln840_67_reg_12012[8]),
        .R(1'b0));
  FDRE \add_ln840_67_reg_12012_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U62_n_5),
        .Q(add_ln840_67_reg_12012[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[11]_i_2 
       (.I0(add_ln840_67_reg_12012[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U94_n_3),
        .O(\add_ln840_70_reg_12237[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_4),
        .I1(add_ln840_67_reg_12012[10]),
        .O(\add_ln840_70_reg_12237[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_5),
        .I1(add_ln840_67_reg_12012[9]),
        .O(\add_ln840_70_reg_12237[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_6),
        .I1(add_ln840_67_reg_12012[8]),
        .O(\add_ln840_70_reg_12237[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_70_reg_12237[13]_i_2 
       (.I0(add_ln840_67_reg_12012[11]),
        .O(\add_ln840_70_reg_12237[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_11),
        .I1(add_ln840_67_reg_12012[3]),
        .O(\add_ln840_70_reg_12237[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_12),
        .I1(add_ln840_67_reg_12012[2]),
        .O(\add_ln840_70_reg_12237[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_13),
        .I1(add_ln840_67_reg_12012[1]),
        .O(\add_ln840_70_reg_12237[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_14),
        .I1(add_ln840_67_reg_12012[0]),
        .O(\add_ln840_70_reg_12237[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_7),
        .I1(add_ln840_67_reg_12012[7]),
        .O(\add_ln840_70_reg_12237[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_8),
        .I1(add_ln840_67_reg_12012[6]),
        .O(\add_ln840_70_reg_12237[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_9),
        .I1(add_ln840_67_reg_12012[5]),
        .O(\add_ln840_70_reg_12237[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U94_n_10),
        .I1(add_ln840_67_reg_12012[4]),
        .O(\add_ln840_70_reg_12237[7]_i_5_n_3 ));
  FDRE \add_ln840_70_reg_12237_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[0]),
        .Q(add_ln840_70_reg_12237[0]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[10]),
        .Q(add_ln840_70_reg_12237[10]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[11]),
        .Q(add_ln840_70_reg_12237[11]),
        .R(1'b0));
  CARRY4 \add_ln840_70_reg_12237_reg[11]_i_1 
       (.CI(\add_ln840_70_reg_12237_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_70_reg_12237_reg[11]_i_1_n_3 ,\add_ln840_70_reg_12237_reg[11]_i_1_n_4 ,\add_ln840_70_reg_12237_reg[11]_i_1_n_5 ,\add_ln840_70_reg_12237_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_67_reg_12012[11],mac_muladd_8s_3ns_12s_13_4_1_U94_n_4,mac_muladd_8s_3ns_12s_13_4_1_U94_n_5,mac_muladd_8s_3ns_12s_13_4_1_U94_n_6}),
        .O(add_ln840_70_fu_6306_p2[11:8]),
        .S({\add_ln840_70_reg_12237[11]_i_2_n_3 ,\add_ln840_70_reg_12237[11]_i_3_n_3 ,\add_ln840_70_reg_12237[11]_i_4_n_3 ,\add_ln840_70_reg_12237[11]_i_5_n_3 }));
  FDRE \add_ln840_70_reg_12237_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[12]),
        .Q(add_ln840_70_reg_12237[12]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[13]),
        .Q(add_ln840_70_reg_12237[13]),
        .R(1'b0));
  CARRY4 \add_ln840_70_reg_12237_reg[13]_i_1 
       (.CI(\add_ln840_70_reg_12237_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_70_reg_12237_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_70_reg_12237_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_70_reg_12237[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_70_reg_12237_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_70_fu_6306_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U94_n_15}));
  FDRE \add_ln840_70_reg_12237_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[1]),
        .Q(add_ln840_70_reg_12237[1]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[2]),
        .Q(add_ln840_70_reg_12237[2]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[3]),
        .Q(add_ln840_70_reg_12237[3]),
        .R(1'b0));
  CARRY4 \add_ln840_70_reg_12237_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_70_reg_12237_reg[3]_i_1_n_3 ,\add_ln840_70_reg_12237_reg[3]_i_1_n_4 ,\add_ln840_70_reg_12237_reg[3]_i_1_n_5 ,\add_ln840_70_reg_12237_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U94_n_11,mac_muladd_8s_3ns_12s_13_4_1_U94_n_12,mac_muladd_8s_3ns_12s_13_4_1_U94_n_13,mac_muladd_8s_3ns_12s_13_4_1_U94_n_14}),
        .O(add_ln840_70_fu_6306_p2[3:0]),
        .S({\add_ln840_70_reg_12237[3]_i_2_n_3 ,\add_ln840_70_reg_12237[3]_i_3_n_3 ,\add_ln840_70_reg_12237[3]_i_4_n_3 ,\add_ln840_70_reg_12237[3]_i_5_n_3 }));
  FDRE \add_ln840_70_reg_12237_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[4]),
        .Q(add_ln840_70_reg_12237[4]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[5]),
        .Q(add_ln840_70_reg_12237[5]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[6]),
        .Q(add_ln840_70_reg_12237[6]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[7]),
        .Q(add_ln840_70_reg_12237[7]),
        .R(1'b0));
  CARRY4 \add_ln840_70_reg_12237_reg[7]_i_1 
       (.CI(\add_ln840_70_reg_12237_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_70_reg_12237_reg[7]_i_1_n_3 ,\add_ln840_70_reg_12237_reg[7]_i_1_n_4 ,\add_ln840_70_reg_12237_reg[7]_i_1_n_5 ,\add_ln840_70_reg_12237_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U94_n_7,mac_muladd_8s_3ns_12s_13_4_1_U94_n_8,mac_muladd_8s_3ns_12s_13_4_1_U94_n_9,mac_muladd_8s_3ns_12s_13_4_1_U94_n_10}),
        .O(add_ln840_70_fu_6306_p2[7:4]),
        .S({\add_ln840_70_reg_12237[7]_i_2_n_3 ,\add_ln840_70_reg_12237[7]_i_3_n_3 ,\add_ln840_70_reg_12237[7]_i_4_n_3 ,\add_ln840_70_reg_12237[7]_i_5_n_3 }));
  FDRE \add_ln840_70_reg_12237_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[8]),
        .Q(add_ln840_70_reg_12237[8]),
        .R(1'b0));
  FDRE \add_ln840_70_reg_12237_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_70_fu_6306_p2[9]),
        .Q(add_ln840_70_reg_12237[9]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_15),
        .Q(add_ln840_74_reg_12242[0]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_5),
        .Q(add_ln840_74_reg_12242[10]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_4),
        .Q(add_ln840_74_reg_12242[11]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_3),
        .Q(add_ln840_74_reg_12242[12]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_14),
        .Q(add_ln840_74_reg_12242[1]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_13),
        .Q(add_ln840_74_reg_12242[2]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_12),
        .Q(add_ln840_74_reg_12242[3]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_11),
        .Q(add_ln840_74_reg_12242[4]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_10),
        .Q(add_ln840_74_reg_12242[5]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_9),
        .Q(add_ln840_74_reg_12242[6]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_8),
        .Q(add_ln840_74_reg_12242[7]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_7),
        .Q(add_ln840_74_reg_12242[8]),
        .R(1'b0));
  FDRE \add_ln840_74_reg_12242_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U97_n_6),
        .Q(add_ln840_74_reg_12242[9]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_14),
        .Q(add_ln840_76_reg_12027[0]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_4),
        .Q(add_ln840_76_reg_12027[10]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_3),
        .Q(add_ln840_76_reg_12027[11]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_13),
        .Q(add_ln840_76_reg_12027[1]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_12),
        .Q(add_ln840_76_reg_12027[2]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_11),
        .Q(add_ln840_76_reg_12027[3]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_10),
        .Q(add_ln840_76_reg_12027[4]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_9),
        .Q(add_ln840_76_reg_12027[5]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_8),
        .Q(add_ln840_76_reg_12027[6]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_7),
        .Q(add_ln840_76_reg_12027[7]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_6),
        .Q(add_ln840_76_reg_12027[8]),
        .R(1'b0));
  FDRE \add_ln840_76_reg_12027_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U65_n_5),
        .Q(add_ln840_76_reg_12027[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[11]_i_2 
       (.I0(add_ln840_76_reg_12027[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U96_n_3),
        .O(\add_ln840_79_reg_12247[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_4),
        .I1(add_ln840_76_reg_12027[10]),
        .O(\add_ln840_79_reg_12247[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_5),
        .I1(add_ln840_76_reg_12027[9]),
        .O(\add_ln840_79_reg_12247[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_6),
        .I1(add_ln840_76_reg_12027[8]),
        .O(\add_ln840_79_reg_12247[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_79_reg_12247[13]_i_2 
       (.I0(add_ln840_76_reg_12027[11]),
        .O(\add_ln840_79_reg_12247[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_11),
        .I1(add_ln840_76_reg_12027[3]),
        .O(\add_ln840_79_reg_12247[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_12),
        .I1(add_ln840_76_reg_12027[2]),
        .O(\add_ln840_79_reg_12247[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_13),
        .I1(add_ln840_76_reg_12027[1]),
        .O(\add_ln840_79_reg_12247[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_14),
        .I1(add_ln840_76_reg_12027[0]),
        .O(\add_ln840_79_reg_12247[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_7),
        .I1(add_ln840_76_reg_12027[7]),
        .O(\add_ln840_79_reg_12247[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_8),
        .I1(add_ln840_76_reg_12027[6]),
        .O(\add_ln840_79_reg_12247[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_9),
        .I1(add_ln840_76_reg_12027[5]),
        .O(\add_ln840_79_reg_12247[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U96_n_10),
        .I1(add_ln840_76_reg_12027[4]),
        .O(\add_ln840_79_reg_12247[7]_i_5_n_3 ));
  FDRE \add_ln840_79_reg_12247_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[0]),
        .Q(add_ln840_79_reg_12247[0]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[10]),
        .Q(add_ln840_79_reg_12247[10]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[11]),
        .Q(add_ln840_79_reg_12247[11]),
        .R(1'b0));
  CARRY4 \add_ln840_79_reg_12247_reg[11]_i_1 
       (.CI(\add_ln840_79_reg_12247_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_79_reg_12247_reg[11]_i_1_n_3 ,\add_ln840_79_reg_12247_reg[11]_i_1_n_4 ,\add_ln840_79_reg_12247_reg[11]_i_1_n_5 ,\add_ln840_79_reg_12247_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_76_reg_12027[11],mac_muladd_8s_3ns_12s_13_4_1_U96_n_4,mac_muladd_8s_3ns_12s_13_4_1_U96_n_5,mac_muladd_8s_3ns_12s_13_4_1_U96_n_6}),
        .O(add_ln840_79_fu_6318_p2[11:8]),
        .S({\add_ln840_79_reg_12247[11]_i_2_n_3 ,\add_ln840_79_reg_12247[11]_i_3_n_3 ,\add_ln840_79_reg_12247[11]_i_4_n_3 ,\add_ln840_79_reg_12247[11]_i_5_n_3 }));
  FDRE \add_ln840_79_reg_12247_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[12]),
        .Q(add_ln840_79_reg_12247[12]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[13]),
        .Q(add_ln840_79_reg_12247[13]),
        .R(1'b0));
  CARRY4 \add_ln840_79_reg_12247_reg[13]_i_1 
       (.CI(\add_ln840_79_reg_12247_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_79_reg_12247_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_79_reg_12247_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_79_reg_12247[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_79_reg_12247_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_79_fu_6318_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U96_n_15}));
  FDRE \add_ln840_79_reg_12247_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[1]),
        .Q(add_ln840_79_reg_12247[1]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[2]),
        .Q(add_ln840_79_reg_12247[2]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[3]),
        .Q(add_ln840_79_reg_12247[3]),
        .R(1'b0));
  CARRY4 \add_ln840_79_reg_12247_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_79_reg_12247_reg[3]_i_1_n_3 ,\add_ln840_79_reg_12247_reg[3]_i_1_n_4 ,\add_ln840_79_reg_12247_reg[3]_i_1_n_5 ,\add_ln840_79_reg_12247_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U96_n_11,mac_muladd_8s_3ns_12s_13_4_1_U96_n_12,mac_muladd_8s_3ns_12s_13_4_1_U96_n_13,mac_muladd_8s_3ns_12s_13_4_1_U96_n_14}),
        .O(add_ln840_79_fu_6318_p2[3:0]),
        .S({\add_ln840_79_reg_12247[3]_i_2_n_3 ,\add_ln840_79_reg_12247[3]_i_3_n_3 ,\add_ln840_79_reg_12247[3]_i_4_n_3 ,\add_ln840_79_reg_12247[3]_i_5_n_3 }));
  FDRE \add_ln840_79_reg_12247_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[4]),
        .Q(add_ln840_79_reg_12247[4]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[5]),
        .Q(add_ln840_79_reg_12247[5]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[6]),
        .Q(add_ln840_79_reg_12247[6]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[7]),
        .Q(add_ln840_79_reg_12247[7]),
        .R(1'b0));
  CARRY4 \add_ln840_79_reg_12247_reg[7]_i_1 
       (.CI(\add_ln840_79_reg_12247_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_79_reg_12247_reg[7]_i_1_n_3 ,\add_ln840_79_reg_12247_reg[7]_i_1_n_4 ,\add_ln840_79_reg_12247_reg[7]_i_1_n_5 ,\add_ln840_79_reg_12247_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U96_n_7,mac_muladd_8s_3ns_12s_13_4_1_U96_n_8,mac_muladd_8s_3ns_12s_13_4_1_U96_n_9,mac_muladd_8s_3ns_12s_13_4_1_U96_n_10}),
        .O(add_ln840_79_fu_6318_p2[7:4]),
        .S({\add_ln840_79_reg_12247[7]_i_2_n_3 ,\add_ln840_79_reg_12247[7]_i_3_n_3 ,\add_ln840_79_reg_12247[7]_i_4_n_3 ,\add_ln840_79_reg_12247[7]_i_5_n_3 }));
  FDRE \add_ln840_79_reg_12247_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[8]),
        .Q(add_ln840_79_reg_12247[8]),
        .R(1'b0));
  FDRE \add_ln840_79_reg_12247_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_79_fu_6318_p2[9]),
        .Q(add_ln840_79_reg_12247[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[11]_i_2 
       (.I0(add_ln840_4_reg_11907[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U80_n_3),
        .O(\add_ln840_7_reg_12167[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_4),
        .I1(add_ln840_4_reg_11907[10]),
        .O(\add_ln840_7_reg_12167[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_5),
        .I1(add_ln840_4_reg_11907[9]),
        .O(\add_ln840_7_reg_12167[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_6),
        .I1(add_ln840_4_reg_11907[8]),
        .O(\add_ln840_7_reg_12167[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_7_reg_12167[13]_i_2 
       (.I0(add_ln840_4_reg_11907[11]),
        .O(\add_ln840_7_reg_12167[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_11),
        .I1(add_ln840_4_reg_11907[3]),
        .O(\add_ln840_7_reg_12167[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_12),
        .I1(add_ln840_4_reg_11907[2]),
        .O(\add_ln840_7_reg_12167[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_13),
        .I1(add_ln840_4_reg_11907[1]),
        .O(\add_ln840_7_reg_12167[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_14),
        .I1(add_ln840_4_reg_11907[0]),
        .O(\add_ln840_7_reg_12167[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_7),
        .I1(add_ln840_4_reg_11907[7]),
        .O(\add_ln840_7_reg_12167[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_8),
        .I1(add_ln840_4_reg_11907[6]),
        .O(\add_ln840_7_reg_12167[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_9),
        .I1(add_ln840_4_reg_11907[5]),
        .O(\add_ln840_7_reg_12167[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U80_n_10),
        .I1(add_ln840_4_reg_11907[4]),
        .O(\add_ln840_7_reg_12167[7]_i_5_n_3 ));
  FDRE \add_ln840_7_reg_12167_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[0]),
        .Q(add_ln840_7_reg_12167[0]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[10]),
        .Q(add_ln840_7_reg_12167[10]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[11]),
        .Q(add_ln840_7_reg_12167[11]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_12167_reg[11]_i_1 
       (.CI(\add_ln840_7_reg_12167_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_12167_reg[11]_i_1_n_3 ,\add_ln840_7_reg_12167_reg[11]_i_1_n_4 ,\add_ln840_7_reg_12167_reg[11]_i_1_n_5 ,\add_ln840_7_reg_12167_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_4_reg_11907[11],mac_muladd_8s_3ns_12s_13_4_1_U80_n_4,mac_muladd_8s_3ns_12s_13_4_1_U80_n_5,mac_muladd_8s_3ns_12s_13_4_1_U80_n_6}),
        .O(add_ln840_7_fu_6222_p2[11:8]),
        .S({\add_ln840_7_reg_12167[11]_i_2_n_3 ,\add_ln840_7_reg_12167[11]_i_3_n_3 ,\add_ln840_7_reg_12167[11]_i_4_n_3 ,\add_ln840_7_reg_12167[11]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_12167_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[12]),
        .Q(add_ln840_7_reg_12167[12]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[13]),
        .Q(add_ln840_7_reg_12167[13]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_12167_reg[13]_i_1 
       (.CI(\add_ln840_7_reg_12167_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_7_reg_12167_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_7_reg_12167_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_7_reg_12167[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_7_reg_12167_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_7_fu_6222_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U80_n_15}));
  FDRE \add_ln840_7_reg_12167_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[1]),
        .Q(add_ln840_7_reg_12167[1]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[2]),
        .Q(add_ln840_7_reg_12167[2]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[3]),
        .Q(add_ln840_7_reg_12167[3]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_12167_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_7_reg_12167_reg[3]_i_1_n_3 ,\add_ln840_7_reg_12167_reg[3]_i_1_n_4 ,\add_ln840_7_reg_12167_reg[3]_i_1_n_5 ,\add_ln840_7_reg_12167_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U80_n_11,mac_muladd_8s_3ns_12s_13_4_1_U80_n_12,mac_muladd_8s_3ns_12s_13_4_1_U80_n_13,mac_muladd_8s_3ns_12s_13_4_1_U80_n_14}),
        .O(add_ln840_7_fu_6222_p2[3:0]),
        .S({\add_ln840_7_reg_12167[3]_i_2_n_3 ,\add_ln840_7_reg_12167[3]_i_3_n_3 ,\add_ln840_7_reg_12167[3]_i_4_n_3 ,\add_ln840_7_reg_12167[3]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_12167_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[4]),
        .Q(add_ln840_7_reg_12167[4]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[5]),
        .Q(add_ln840_7_reg_12167[5]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[6]),
        .Q(add_ln840_7_reg_12167[6]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[7]),
        .Q(add_ln840_7_reg_12167[7]),
        .R(1'b0));
  CARRY4 \add_ln840_7_reg_12167_reg[7]_i_1 
       (.CI(\add_ln840_7_reg_12167_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_7_reg_12167_reg[7]_i_1_n_3 ,\add_ln840_7_reg_12167_reg[7]_i_1_n_4 ,\add_ln840_7_reg_12167_reg[7]_i_1_n_5 ,\add_ln840_7_reg_12167_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U80_n_7,mac_muladd_8s_3ns_12s_13_4_1_U80_n_8,mac_muladd_8s_3ns_12s_13_4_1_U80_n_9,mac_muladd_8s_3ns_12s_13_4_1_U80_n_10}),
        .O(add_ln840_7_fu_6222_p2[7:4]),
        .S({\add_ln840_7_reg_12167[7]_i_2_n_3 ,\add_ln840_7_reg_12167[7]_i_3_n_3 ,\add_ln840_7_reg_12167[7]_i_4_n_3 ,\add_ln840_7_reg_12167[7]_i_5_n_3 }));
  FDRE \add_ln840_7_reg_12167_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[8]),
        .Q(add_ln840_7_reg_12167[8]),
        .R(1'b0));
  FDRE \add_ln840_7_reg_12167_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_7_fu_6222_p2[9]),
        .Q(add_ln840_7_reg_12167[9]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_15),
        .Q(add_ln840_83_reg_12252[0]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_5),
        .Q(add_ln840_83_reg_12252[10]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_4),
        .Q(add_ln840_83_reg_12252[11]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_3),
        .Q(add_ln840_83_reg_12252[12]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_14),
        .Q(add_ln840_83_reg_12252[1]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_13),
        .Q(add_ln840_83_reg_12252[2]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_12),
        .Q(add_ln840_83_reg_12252[3]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_11),
        .Q(add_ln840_83_reg_12252[4]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_10),
        .Q(add_ln840_83_reg_12252[5]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_9),
        .Q(add_ln840_83_reg_12252[6]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_8),
        .Q(add_ln840_83_reg_12252[7]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_7),
        .Q(add_ln840_83_reg_12252[8]),
        .R(1'b0));
  FDRE \add_ln840_83_reg_12252_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U99_n_6),
        .Q(add_ln840_83_reg_12252[9]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_14),
        .Q(add_ln840_85_reg_12042[0]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_4),
        .Q(add_ln840_85_reg_12042[10]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_3),
        .Q(add_ln840_85_reg_12042[11]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_13),
        .Q(add_ln840_85_reg_12042[1]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_12),
        .Q(add_ln840_85_reg_12042[2]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_11),
        .Q(add_ln840_85_reg_12042[3]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_10),
        .Q(add_ln840_85_reg_12042[4]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_9),
        .Q(add_ln840_85_reg_12042[5]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_8),
        .Q(add_ln840_85_reg_12042[6]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_7),
        .Q(add_ln840_85_reg_12042[7]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_6),
        .Q(add_ln840_85_reg_12042[8]),
        .R(1'b0));
  FDRE \add_ln840_85_reg_12042_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U68_n_5),
        .Q(add_ln840_85_reg_12042[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[11]_i_2 
       (.I0(add_ln840_85_reg_12042[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U98_n_3),
        .O(\add_ln840_88_reg_12257[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_4),
        .I1(add_ln840_85_reg_12042[10]),
        .O(\add_ln840_88_reg_12257[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_5),
        .I1(add_ln840_85_reg_12042[9]),
        .O(\add_ln840_88_reg_12257[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_6),
        .I1(add_ln840_85_reg_12042[8]),
        .O(\add_ln840_88_reg_12257[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_88_reg_12257[13]_i_2 
       (.I0(add_ln840_85_reg_12042[11]),
        .O(\add_ln840_88_reg_12257[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_11),
        .I1(add_ln840_85_reg_12042[3]),
        .O(\add_ln840_88_reg_12257[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_12),
        .I1(add_ln840_85_reg_12042[2]),
        .O(\add_ln840_88_reg_12257[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_13),
        .I1(add_ln840_85_reg_12042[1]),
        .O(\add_ln840_88_reg_12257[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_14),
        .I1(add_ln840_85_reg_12042[0]),
        .O(\add_ln840_88_reg_12257[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_7),
        .I1(add_ln840_85_reg_12042[7]),
        .O(\add_ln840_88_reg_12257[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_8),
        .I1(add_ln840_85_reg_12042[6]),
        .O(\add_ln840_88_reg_12257[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_9),
        .I1(add_ln840_85_reg_12042[5]),
        .O(\add_ln840_88_reg_12257[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U98_n_10),
        .I1(add_ln840_85_reg_12042[4]),
        .O(\add_ln840_88_reg_12257[7]_i_5_n_3 ));
  FDRE \add_ln840_88_reg_12257_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[0]),
        .Q(add_ln840_88_reg_12257[0]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[10]),
        .Q(add_ln840_88_reg_12257[10]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[11]),
        .Q(add_ln840_88_reg_12257[11]),
        .R(1'b0));
  CARRY4 \add_ln840_88_reg_12257_reg[11]_i_1 
       (.CI(\add_ln840_88_reg_12257_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_88_reg_12257_reg[11]_i_1_n_3 ,\add_ln840_88_reg_12257_reg[11]_i_1_n_4 ,\add_ln840_88_reg_12257_reg[11]_i_1_n_5 ,\add_ln840_88_reg_12257_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_85_reg_12042[11],mac_muladd_8s_3ns_12s_13_4_1_U98_n_4,mac_muladd_8s_3ns_12s_13_4_1_U98_n_5,mac_muladd_8s_3ns_12s_13_4_1_U98_n_6}),
        .O(add_ln840_88_fu_6330_p2[11:8]),
        .S({\add_ln840_88_reg_12257[11]_i_2_n_3 ,\add_ln840_88_reg_12257[11]_i_3_n_3 ,\add_ln840_88_reg_12257[11]_i_4_n_3 ,\add_ln840_88_reg_12257[11]_i_5_n_3 }));
  FDRE \add_ln840_88_reg_12257_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[12]),
        .Q(add_ln840_88_reg_12257[12]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[13]),
        .Q(add_ln840_88_reg_12257[13]),
        .R(1'b0));
  CARRY4 \add_ln840_88_reg_12257_reg[13]_i_1 
       (.CI(\add_ln840_88_reg_12257_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_88_reg_12257_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_88_reg_12257_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_88_reg_12257[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_88_reg_12257_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_88_fu_6330_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U98_n_15}));
  FDRE \add_ln840_88_reg_12257_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[1]),
        .Q(add_ln840_88_reg_12257[1]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[2]),
        .Q(add_ln840_88_reg_12257[2]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[3]),
        .Q(add_ln840_88_reg_12257[3]),
        .R(1'b0));
  CARRY4 \add_ln840_88_reg_12257_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_88_reg_12257_reg[3]_i_1_n_3 ,\add_ln840_88_reg_12257_reg[3]_i_1_n_4 ,\add_ln840_88_reg_12257_reg[3]_i_1_n_5 ,\add_ln840_88_reg_12257_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U98_n_11,mac_muladd_8s_3ns_12s_13_4_1_U98_n_12,mac_muladd_8s_3ns_12s_13_4_1_U98_n_13,mac_muladd_8s_3ns_12s_13_4_1_U98_n_14}),
        .O(add_ln840_88_fu_6330_p2[3:0]),
        .S({\add_ln840_88_reg_12257[3]_i_2_n_3 ,\add_ln840_88_reg_12257[3]_i_3_n_3 ,\add_ln840_88_reg_12257[3]_i_4_n_3 ,\add_ln840_88_reg_12257[3]_i_5_n_3 }));
  FDRE \add_ln840_88_reg_12257_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[4]),
        .Q(add_ln840_88_reg_12257[4]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[5]),
        .Q(add_ln840_88_reg_12257[5]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[6]),
        .Q(add_ln840_88_reg_12257[6]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[7]),
        .Q(add_ln840_88_reg_12257[7]),
        .R(1'b0));
  CARRY4 \add_ln840_88_reg_12257_reg[7]_i_1 
       (.CI(\add_ln840_88_reg_12257_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_88_reg_12257_reg[7]_i_1_n_3 ,\add_ln840_88_reg_12257_reg[7]_i_1_n_4 ,\add_ln840_88_reg_12257_reg[7]_i_1_n_5 ,\add_ln840_88_reg_12257_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U98_n_7,mac_muladd_8s_3ns_12s_13_4_1_U98_n_8,mac_muladd_8s_3ns_12s_13_4_1_U98_n_9,mac_muladd_8s_3ns_12s_13_4_1_U98_n_10}),
        .O(add_ln840_88_fu_6330_p2[7:4]),
        .S({\add_ln840_88_reg_12257[7]_i_2_n_3 ,\add_ln840_88_reg_12257[7]_i_3_n_3 ,\add_ln840_88_reg_12257[7]_i_4_n_3 ,\add_ln840_88_reg_12257[7]_i_5_n_3 }));
  FDRE \add_ln840_88_reg_12257_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[8]),
        .Q(add_ln840_88_reg_12257[8]),
        .R(1'b0));
  FDRE \add_ln840_88_reg_12257_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_88_fu_6330_p2[9]),
        .Q(add_ln840_88_reg_12257[9]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_15),
        .Q(add_ln840_92_reg_12262[0]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_5),
        .Q(add_ln840_92_reg_12262[10]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_4),
        .Q(add_ln840_92_reg_12262[11]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_3),
        .Q(add_ln840_92_reg_12262[12]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_14),
        .Q(add_ln840_92_reg_12262[1]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_13),
        .Q(add_ln840_92_reg_12262[2]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_12),
        .Q(add_ln840_92_reg_12262[3]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_11),
        .Q(add_ln840_92_reg_12262[4]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_10),
        .Q(add_ln840_92_reg_12262[5]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_9),
        .Q(add_ln840_92_reg_12262[6]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_8),
        .Q(add_ln840_92_reg_12262[7]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_7),
        .Q(add_ln840_92_reg_12262[8]),
        .R(1'b0));
  FDRE \add_ln840_92_reg_12262_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(mac_muladd_8s_3ns_12s_13_4_1_U101_n_6),
        .Q(add_ln840_92_reg_12262[9]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_14),
        .Q(add_ln840_94_reg_12057[0]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_4),
        .Q(add_ln840_94_reg_12057[10]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_3),
        .Q(add_ln840_94_reg_12057[11]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_13),
        .Q(add_ln840_94_reg_12057[1]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_12),
        .Q(add_ln840_94_reg_12057[2]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_11),
        .Q(add_ln840_94_reg_12057[3]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_10),
        .Q(add_ln840_94_reg_12057[4]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_9),
        .Q(add_ln840_94_reg_12057[5]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_8),
        .Q(add_ln840_94_reg_12057[6]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_7),
        .Q(add_ln840_94_reg_12057[7]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_6),
        .Q(add_ln840_94_reg_12057[8]),
        .R(1'b0));
  FDRE \add_ln840_94_reg_12057_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_103_reg_120720),
        .D(mac_muladd_8s_3ns_11s_12_4_1_U71_n_5),
        .Q(add_ln840_94_reg_12057[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[11]_i_2 
       (.I0(add_ln840_94_reg_12057[11]),
        .I1(mac_muladd_8s_3ns_12s_13_4_1_U100_n_3),
        .O(\add_ln840_97_reg_12267[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[11]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_4),
        .I1(add_ln840_94_reg_12057[10]),
        .O(\add_ln840_97_reg_12267[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[11]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_5),
        .I1(add_ln840_94_reg_12057[9]),
        .O(\add_ln840_97_reg_12267[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[11]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_6),
        .I1(add_ln840_94_reg_12057[8]),
        .O(\add_ln840_97_reg_12267[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln840_97_reg_12267[13]_i_2 
       (.I0(add_ln840_94_reg_12057[11]),
        .O(\add_ln840_97_reg_12267[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[3]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_11),
        .I1(add_ln840_94_reg_12057[3]),
        .O(\add_ln840_97_reg_12267[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[3]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_12),
        .I1(add_ln840_94_reg_12057[2]),
        .O(\add_ln840_97_reg_12267[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[3]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_13),
        .I1(add_ln840_94_reg_12057[1]),
        .O(\add_ln840_97_reg_12267[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[3]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_14),
        .I1(add_ln840_94_reg_12057[0]),
        .O(\add_ln840_97_reg_12267[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[7]_i_2 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_7),
        .I1(add_ln840_94_reg_12057[7]),
        .O(\add_ln840_97_reg_12267[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[7]_i_3 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_8),
        .I1(add_ln840_94_reg_12057[6]),
        .O(\add_ln840_97_reg_12267[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[7]_i_4 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_9),
        .I1(add_ln840_94_reg_12057[5]),
        .O(\add_ln840_97_reg_12267[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[7]_i_5 
       (.I0(mac_muladd_8s_3ns_12s_13_4_1_U100_n_10),
        .I1(add_ln840_94_reg_12057[4]),
        .O(\add_ln840_97_reg_12267[7]_i_5_n_3 ));
  FDRE \add_ln840_97_reg_12267_reg[0] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[0]),
        .Q(add_ln840_97_reg_12267[0]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[10] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[10]),
        .Q(add_ln840_97_reg_12267[10]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[11] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[11]),
        .Q(add_ln840_97_reg_12267[11]),
        .R(1'b0));
  CARRY4 \add_ln840_97_reg_12267_reg[11]_i_1 
       (.CI(\add_ln840_97_reg_12267_reg[7]_i_1_n_3 ),
        .CO({\add_ln840_97_reg_12267_reg[11]_i_1_n_3 ,\add_ln840_97_reg_12267_reg[11]_i_1_n_4 ,\add_ln840_97_reg_12267_reg[11]_i_1_n_5 ,\add_ln840_97_reg_12267_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln840_94_reg_12057[11],mac_muladd_8s_3ns_12s_13_4_1_U100_n_4,mac_muladd_8s_3ns_12s_13_4_1_U100_n_5,mac_muladd_8s_3ns_12s_13_4_1_U100_n_6}),
        .O(add_ln840_97_fu_6342_p2[11:8]),
        .S({\add_ln840_97_reg_12267[11]_i_2_n_3 ,\add_ln840_97_reg_12267[11]_i_3_n_3 ,\add_ln840_97_reg_12267[11]_i_4_n_3 ,\add_ln840_97_reg_12267[11]_i_5_n_3 }));
  FDRE \add_ln840_97_reg_12267_reg[12] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[12]),
        .Q(add_ln840_97_reg_12267[12]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[13] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[13]),
        .Q(add_ln840_97_reg_12267[13]),
        .R(1'b0));
  CARRY4 \add_ln840_97_reg_12267_reg[13]_i_1 
       (.CI(\add_ln840_97_reg_12267_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln840_97_reg_12267_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln840_97_reg_12267_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln840_97_reg_12267[13]_i_2_n_3 }),
        .O({\NLW_add_ln840_97_reg_12267_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln840_97_fu_6342_p2[13:12]}),
        .S({1'b0,1'b0,1'b1,mac_muladd_8s_3ns_12s_13_4_1_U100_n_15}));
  FDRE \add_ln840_97_reg_12267_reg[1] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[1]),
        .Q(add_ln840_97_reg_12267[1]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[2] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[2]),
        .Q(add_ln840_97_reg_12267[2]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[3] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[3]),
        .Q(add_ln840_97_reg_12267[3]),
        .R(1'b0));
  CARRY4 \add_ln840_97_reg_12267_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln840_97_reg_12267_reg[3]_i_1_n_3 ,\add_ln840_97_reg_12267_reg[3]_i_1_n_4 ,\add_ln840_97_reg_12267_reg[3]_i_1_n_5 ,\add_ln840_97_reg_12267_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U100_n_11,mac_muladd_8s_3ns_12s_13_4_1_U100_n_12,mac_muladd_8s_3ns_12s_13_4_1_U100_n_13,mac_muladd_8s_3ns_12s_13_4_1_U100_n_14}),
        .O(add_ln840_97_fu_6342_p2[3:0]),
        .S({\add_ln840_97_reg_12267[3]_i_2_n_3 ,\add_ln840_97_reg_12267[3]_i_3_n_3 ,\add_ln840_97_reg_12267[3]_i_4_n_3 ,\add_ln840_97_reg_12267[3]_i_5_n_3 }));
  FDRE \add_ln840_97_reg_12267_reg[4] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[4]),
        .Q(add_ln840_97_reg_12267[4]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[5] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[5]),
        .Q(add_ln840_97_reg_12267[5]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[6] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[6]),
        .Q(add_ln840_97_reg_12267[6]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[7] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[7]),
        .Q(add_ln840_97_reg_12267[7]),
        .R(1'b0));
  CARRY4 \add_ln840_97_reg_12267_reg[7]_i_1 
       (.CI(\add_ln840_97_reg_12267_reg[3]_i_1_n_3 ),
        .CO({\add_ln840_97_reg_12267_reg[7]_i_1_n_3 ,\add_ln840_97_reg_12267_reg[7]_i_1_n_4 ,\add_ln840_97_reg_12267_reg[7]_i_1_n_5 ,\add_ln840_97_reg_12267_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_3ns_12s_13_4_1_U100_n_7,mac_muladd_8s_3ns_12s_13_4_1_U100_n_8,mac_muladd_8s_3ns_12s_13_4_1_U100_n_9,mac_muladd_8s_3ns_12s_13_4_1_U100_n_10}),
        .O(add_ln840_97_fu_6342_p2[7:4]),
        .S({\add_ln840_97_reg_12267[7]_i_2_n_3 ,\add_ln840_97_reg_12267[7]_i_3_n_3 ,\add_ln840_97_reg_12267[7]_i_4_n_3 ,\add_ln840_97_reg_12267[7]_i_5_n_3 }));
  FDRE \add_ln840_97_reg_12267_reg[8] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[8]),
        .Q(add_ln840_97_reg_12267[8]),
        .R(1'b0));
  FDRE \add_ln840_97_reg_12267_reg[9] 
       (.C(ap_clk),
        .CE(add_ln840_101_reg_122720),
        .D(add_ln840_97_fu_6342_p2[9]),
        .Q(add_ln840_97_reg_12267[9]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter4_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter1_fsm_state2),
        .Q(ap_CS_iter2_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter3_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter4_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter2_fsm_state3),
        .Q(ap_CS_iter3_fsm_state4),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF8FFFFF)) 
    \ap_CS_iter4_fsm[1]_i_1 
       (.I0(Q[2]),
        .I1(out_V_TREADY_int_regslice),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I4(ap_CS_iter7_fsm_state8),
        .O(\ap_CS_iter4_fsm[1]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter4_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter4_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter3_fsm_state4),
        .Q(ap_CS_iter4_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter5_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter4_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter4_fsm_state5),
        .Q(ap_CS_iter5_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter6_fsm_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_iter4_fsm[1]_i_1_n_3 ),
        .D(ap_CS_iter5_fsm_state6),
        .Q(ap_CS_iter6_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAAAAAA)) 
    \ap_CS_iter7_fsm[1]_i_1 
       (.I0(ap_CS_iter6_fsm_state7),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter7_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter7_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter7_fsm),
        .Q(ap_CS_iter7_fsm_state8),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_229),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1117_out),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1116_out),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1115_out),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ap_loop_exit_ready_pp0_iter6_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I3(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBABA8A00)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3),
        .I4(ap_loop_exit_ready_pp0_iter6_reg),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h55757575)) 
    ap_loop_exit_ready_pp0_iter7_reg_i_2
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_221),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_220),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_219),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_218),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_217),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_216),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_215),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_214),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_213),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_212),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_211),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_228),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_227),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_226),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_225),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_224),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_223),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_222),
        .Q(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\B_V_data_1_payload_B_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214,flow_control_loop_pipe_sequential_init_U_n_215,flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217,flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223,flow_control_loop_pipe_sequential_init_U_n_224,flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228}),
        .\B_V_data_1_payload_B_reg[26] ({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .\B_V_data_1_state_reg[0] (grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .\B_V_data_1_state_reg[0]_0 (grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .\B_V_data_1_state_reg[0]_1 (nf_1_fu_1410),
        .\B_V_data_1_state_reg[0]_2 (sf_fu_934),
        .\B_V_data_1_state_reg[0]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .\B_V_data_1_state_reg[0]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .\B_V_data_1_state_reg[0]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_107),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_iter1_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_NS_iter1_fsm(ap_NS_iter1_fsm),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_229),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_45),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .i_2_fu_2861_p2(i_2_fu_2861_p2),
        .\i_fu_938_reg[0] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\i_fu_938_reg[0]_0 (\i_fu_938_reg_n_3_[0] ),
        .\i_fu_938_reg[0]_1 (\i_fu_938_reg_n_3_[1] ),
        .\i_fu_938_reg[0]_2 (mac_muladd_8s_3ns_11s_12_4_1_U79_n_17),
        .\i_fu_938_reg[12] (\i_fu_938_reg_n_3_[9] ),
        .\i_fu_938_reg[12]_0 (\i_fu_938_reg_n_3_[10] ),
        .\i_fu_938_reg[12]_1 (\i_fu_938_reg_n_3_[12] ),
        .\i_fu_938_reg[12]_2 (\i_fu_938_reg_n_3_[11] ),
        .\i_fu_938_reg[16] (\i_fu_938_reg_n_3_[14] ),
        .\i_fu_938_reg[16]_0 (\i_fu_938_reg_n_3_[13] ),
        .\i_fu_938_reg[16]_1 (\i_fu_938_reg_n_3_[15] ),
        .\i_fu_938_reg[16]_2 (\i_fu_938_reg_n_3_[16] ),
        .\i_fu_938_reg[18] (\i_fu_938_reg_n_3_[17] ),
        .\i_fu_938_reg[18]_0 (\i_fu_938_reg_n_3_[18] ),
        .\i_fu_938_reg[4] (\i_fu_938_reg_n_3_[4] ),
        .\i_fu_938_reg[4]_0 (\i_fu_938_reg_n_3_[3] ),
        .\i_fu_938_reg[4]_1 (\i_fu_938_reg_n_3_[2] ),
        .\i_fu_938_reg[8] (\i_fu_938_reg_n_3_[5] ),
        .\i_fu_938_reg[8]_0 (\i_fu_938_reg_n_3_[8] ),
        .\i_fu_938_reg[8]_1 (\i_fu_938_reg_n_3_[6] ),
        .\i_fu_938_reg[8]_2 (\i_fu_938_reg_n_3_[7] ),
        .icmp_ln249_reg_10454(icmp_ln249_reg_10454),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .\icmp_ln249_reg_10454_reg[0] (flow_control_loop_pipe_sequential_init_U_n_230),
        .\icmp_ln272_reg_10579_reg[0] (flow_control_loop_pipe_sequential_init_U_n_109),
        .\icmp_ln272_reg_10579_reg[0]_0 (\icmp_ln272_reg_10579_reg_n_3_[0] ),
        .icmp_ln290_fu_5107_p2(icmp_ln290_fu_5107_p2),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .\icmp_ln290_reg_11181_reg[0] (\icmp_ln290_reg_11181[0]_i_3_n_3 ),
        .\icmp_ln290_reg_11181_reg[0]_0 (\icmp_ln290_reg_11181[0]_i_4_n_3 ),
        .\icmp_ln290_reg_11181_reg[0]_1 (\icmp_ln290_reg_11181[0]_i_5_n_3 ),
        .\icmp_ln290_reg_11181_reg[0]_2 (\icmp_ln290_reg_11181[0]_i_6_n_3 ),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .\nf_1_fu_1410[31]_i_3_0 (\nf_1_fu_1410[31]_i_11_n_3 ),
        .\nf_1_fu_1410_reg[0] (\nf_1_fu_1410[31]_i_8_n_3 ),
        .\nf_1_fu_1410_reg[0]_0 (\nf_1_fu_1410[31]_i_9_n_3 ),
        .\nf_1_fu_1410_reg[0]_1 (\nf_1_fu_1410[31]_i_10_n_3 ),
        .\nf_1_fu_1410_reg[31] (nf_fu_5118_p2),
        .\nf_1_fu_1410_reg[31]_0 ({\nf_1_fu_1410_reg_n_3_[31] ,\nf_1_fu_1410_reg_n_3_[30] ,\nf_1_fu_1410_reg_n_3_[29] ,\nf_1_fu_1410_reg_n_3_[28] ,\nf_1_fu_1410_reg_n_3_[27] ,\nf_1_fu_1410_reg_n_3_[26] ,\nf_1_fu_1410_reg_n_3_[25] ,\nf_1_fu_1410_reg_n_3_[24] ,\nf_1_fu_1410_reg_n_3_[23] ,\nf_1_fu_1410_reg_n_3_[22] ,\nf_1_fu_1410_reg_n_3_[21] ,\nf_1_fu_1410_reg_n_3_[20] ,\nf_1_fu_1410_reg_n_3_[19] ,\nf_1_fu_1410_reg_n_3_[18] ,\nf_1_fu_1410_reg_n_3_[17] ,\nf_1_fu_1410_reg_n_3_[16] ,\nf_1_fu_1410_reg_n_3_[15] ,\nf_1_fu_1410_reg_n_3_[14] ,\nf_1_fu_1410_reg_n_3_[13] ,\nf_1_fu_1410_reg_n_3_[12] ,\nf_1_fu_1410_reg_n_3_[11] ,\nf_1_fu_1410_reg_n_3_[10] ,\nf_1_fu_1410_reg_n_3_[9] ,\nf_1_fu_1410_reg_n_3_[8] ,\nf_1_fu_1410_reg_n_3_[7] ,\nf_1_fu_1410_reg_n_3_[6] ,\nf_1_fu_1410_reg_n_3_[5] ,\nf_1_fu_1410_reg_n_3_[4] ,\nf_1_fu_1410_reg_n_3_[3] ,\nf_1_fu_1410_reg_n_3_[2] ,\nf_1_fu_1410_reg_n_3_[1] ,\nf_1_fu_1410_reg_n_3_[0] }),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg(\inputBuf_V_102_fu_1402_reg[26]_0 ),
        .p_reg_reg_i_18__1_0(inputBuf_V_103_fu_1406),
        .p_reg_reg_i_18__1_1(inputBuf_V_102_fu_1402),
        .p_reg_reg_i_18__1_2(inputBuf_V_101_fu_1398),
        .p_reg_reg_i_18__1_3(inputBuf_V_100_fu_1394),
        .p_reg_reg_i_18__1_4(inputBuf_V_99_fu_1390),
        .p_reg_reg_i_18__1_5(inputBuf_V_98_fu_1386),
        .p_reg_reg_i_18__1_6(inputBuf_V_97_fu_1382),
        .p_reg_reg_i_18__1_7(inputBuf_V_96_fu_1378),
        .p_reg_reg_i_41__1_0(inputBuf_V_87_fu_1342),
        .p_reg_reg_i_41__1_1(inputBuf_V_86_fu_1338),
        .p_reg_reg_i_41__1_2(inputBuf_V_85_fu_1334),
        .p_reg_reg_i_41__1_3(inputBuf_V_84_fu_1330),
        .p_reg_reg_i_41__1_4(inputBuf_V_83_fu_1326),
        .p_reg_reg_i_41__1_5(inputBuf_V_82_fu_1322),
        .p_reg_reg_i_41__1_6(inputBuf_V_81_fu_1318),
        .p_reg_reg_i_41__1_7(inputBuf_V_80_fu_1314),
        .p_reg_reg_i_42__0_0(inputBuf_V_95_fu_1374),
        .p_reg_reg_i_42__0_1(inputBuf_V_94_fu_1370),
        .p_reg_reg_i_42__0_2(inputBuf_V_93_fu_1366),
        .p_reg_reg_i_42__0_3(inputBuf_V_92_fu_1362),
        .p_reg_reg_i_42__0_4(inputBuf_V_91_fu_1358),
        .p_reg_reg_i_42__0_5(inputBuf_V_90_fu_1354),
        .p_reg_reg_i_42__0_6(inputBuf_V_89_fu_1350),
        .p_reg_reg_i_42__0_7(inputBuf_V_88_fu_1346),
        .p_reg_reg_i_43__1_0(inputBuf_V_71_fu_1278),
        .p_reg_reg_i_43__1_1(inputBuf_V_70_fu_1274),
        .p_reg_reg_i_43__1_2(inputBuf_V_69_fu_1270),
        .p_reg_reg_i_43__1_3(inputBuf_V_68_fu_1266),
        .p_reg_reg_i_43__1_4(inputBuf_V_67_fu_1262),
        .p_reg_reg_i_43__1_5(inputBuf_V_66_fu_1258),
        .p_reg_reg_i_43__1_6(inputBuf_V_65_fu_1254),
        .p_reg_reg_i_43__1_7(inputBuf_V_64_fu_1250),
        .p_reg_reg_i_44__0_0(inputBuf_V_79_fu_1310),
        .p_reg_reg_i_44__0_1(inputBuf_V_78_fu_1306),
        .p_reg_reg_i_44__0_2(inputBuf_V_77_fu_1302),
        .p_reg_reg_i_44__0_3(inputBuf_V_76_fu_1298),
        .p_reg_reg_i_44__0_4(inputBuf_V_75_fu_1294),
        .p_reg_reg_i_44__0_5(inputBuf_V_74_fu_1290),
        .p_reg_reg_i_44__0_6(inputBuf_V_73_fu_1286),
        .p_reg_reg_i_44__0_7(inputBuf_V_72_fu_1282),
        .p_reg_reg_i_45__0_0(inputBuf_V_55_fu_1214),
        .p_reg_reg_i_45__0_1(inputBuf_V_54_fu_1210),
        .p_reg_reg_i_45__0_2(inputBuf_V_53_fu_1206),
        .p_reg_reg_i_45__0_3(inputBuf_V_52_fu_1202),
        .p_reg_reg_i_45__0_4(inputBuf_V_51_fu_1198),
        .p_reg_reg_i_45__0_5(inputBuf_V_50_fu_1194),
        .p_reg_reg_i_45__0_6(inputBuf_V_49_fu_1190),
        .p_reg_reg_i_45__0_7(inputBuf_V_48_fu_1186),
        .p_reg_reg_i_46__0_0(inputBuf_V_63_fu_1246),
        .p_reg_reg_i_46__0_1(inputBuf_V_62_fu_1242),
        .p_reg_reg_i_46__0_2(inputBuf_V_61_fu_1238),
        .p_reg_reg_i_46__0_3(inputBuf_V_60_fu_1234),
        .p_reg_reg_i_46__0_4(inputBuf_V_59_fu_1230),
        .p_reg_reg_i_46__0_5(inputBuf_V_58_fu_1226),
        .p_reg_reg_i_46__0_6(inputBuf_V_57_fu_1222),
        .p_reg_reg_i_46__0_7(inputBuf_V_56_fu_1218),
        .p_reg_reg_i_47__1_0(inputBuf_V_39_fu_1150),
        .p_reg_reg_i_47__1_1(inputBuf_V_38_fu_1146),
        .p_reg_reg_i_47__1_2(inputBuf_V_37_fu_1142),
        .p_reg_reg_i_47__1_3(inputBuf_V_36_fu_1138),
        .p_reg_reg_i_47__1_4(inputBuf_V_35_fu_1134),
        .p_reg_reg_i_47__1_5(inputBuf_V_34_fu_1130),
        .p_reg_reg_i_47__1_6(inputBuf_V_33_fu_1126),
        .p_reg_reg_i_47__1_7(inputBuf_V_32_fu_1122),
        .p_reg_reg_i_48__0_0(inputBuf_V_47_fu_1182),
        .p_reg_reg_i_48__0_1(inputBuf_V_46_fu_1178),
        .p_reg_reg_i_48__0_2(inputBuf_V_45_fu_1174),
        .p_reg_reg_i_48__0_3(inputBuf_V_44_fu_1170),
        .p_reg_reg_i_48__0_4(inputBuf_V_43_fu_1166),
        .p_reg_reg_i_48__0_5(inputBuf_V_42_fu_1162),
        .p_reg_reg_i_48__0_6(inputBuf_V_41_fu_1158),
        .p_reg_reg_i_48__0_7(inputBuf_V_40_fu_1154),
        .p_reg_reg_i_49__1_0(inputBuf_V_23_fu_1086),
        .p_reg_reg_i_49__1_1(inputBuf_V_22_fu_1082),
        .p_reg_reg_i_49__1_2(inputBuf_V_21_fu_1078),
        .p_reg_reg_i_49__1_3(inputBuf_V_20_fu_1074),
        .p_reg_reg_i_49__1_4(inputBuf_V_19_fu_1070),
        .p_reg_reg_i_49__1_5(inputBuf_V_18_fu_1066),
        .p_reg_reg_i_49__1_6(inputBuf_V_17_fu_1062),
        .p_reg_reg_i_49__1_7(inputBuf_V_16_fu_1058),
        .p_reg_reg_i_50__0_0(inputBuf_V_31_fu_1118),
        .p_reg_reg_i_50__0_1(inputBuf_V_30_fu_1114),
        .p_reg_reg_i_50__0_2(inputBuf_V_29_fu_1110),
        .p_reg_reg_i_50__0_3(inputBuf_V_28_fu_1106),
        .p_reg_reg_i_50__0_4(inputBuf_V_27_fu_1102),
        .p_reg_reg_i_50__0_5(inputBuf_V_26_fu_1098),
        .p_reg_reg_i_50__0_6(inputBuf_V_25_fu_1094),
        .p_reg_reg_i_50__0_7(inputBuf_V_24_fu_1090),
        .p_reg_reg_i_51__1_0(inputBuf_V_7_fu_1022),
        .p_reg_reg_i_51__1_1(inputBuf_V_6_fu_1018),
        .p_reg_reg_i_51__1_2(inputBuf_V_5_fu_1014),
        .p_reg_reg_i_51__1_3(inputBuf_V_4_fu_1010),
        .p_reg_reg_i_51__1_4(inputBuf_V_3_fu_1006),
        .p_reg_reg_i_51__1_5(inputBuf_V_2_fu_1002),
        .p_reg_reg_i_51__1_6(inputBuf_V_1_fu_998),
        .p_reg_reg_i_51__1_7(inputBuf_V_fu_994),
        .p_reg_reg_i_52__0_0(inputBuf_V_15_fu_1054),
        .p_reg_reg_i_52__0_1(inputBuf_V_14_fu_1050),
        .p_reg_reg_i_52__0_2(inputBuf_V_13_fu_1046),
        .p_reg_reg_i_52__0_3(inputBuf_V_12_fu_1042),
        .p_reg_reg_i_52__0_4(inputBuf_V_11_fu_1038),
        .p_reg_reg_i_52__0_5(inputBuf_V_10_fu_1034),
        .p_reg_reg_i_52__0_6(inputBuf_V_9_fu_1030),
        .p_reg_reg_i_52__0_7(inputBuf_V_8_fu_1026),
        .\sf_fu_934_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\sf_fu_934_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_9),
        .\sf_fu_934_reg[0]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .\sf_fu_934_reg[0]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .\sf_fu_934_reg[0]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .\sf_fu_934_reg[0]_12 (ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .\sf_fu_934_reg[0]_13 (ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .\sf_fu_934_reg[0]_14 (ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .\sf_fu_934_reg[0]_15 (ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .\sf_fu_934_reg[0]_16 (ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .\sf_fu_934_reg[0]_17 (ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .\sf_fu_934_reg[0]_18 (ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .\sf_fu_934_reg[0]_19 (ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .\sf_fu_934_reg[0]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .\sf_fu_934_reg[0]_20 (ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .\sf_fu_934_reg[0]_21 (ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .\sf_fu_934_reg[0]_22 (ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .\sf_fu_934_reg[0]_23 (ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .\sf_fu_934_reg[0]_24 (ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .\sf_fu_934_reg[0]_25 (ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .\sf_fu_934_reg[0]_26 (ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .\sf_fu_934_reg[0]_27 (ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .\sf_fu_934_reg[0]_28 (ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .\sf_fu_934_reg[0]_29 (ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .\sf_fu_934_reg[0]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .\sf_fu_934_reg[0]_30 (ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .\sf_fu_934_reg[0]_31 (ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .\sf_fu_934_reg[0]_32 (ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .\sf_fu_934_reg[0]_33 (ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .\sf_fu_934_reg[0]_34 (ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .\sf_fu_934_reg[0]_35 (ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .\sf_fu_934_reg[0]_36 (ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .\sf_fu_934_reg[0]_37 (ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .\sf_fu_934_reg[0]_38 (ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .\sf_fu_934_reg[0]_39 (ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .\sf_fu_934_reg[0]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .\sf_fu_934_reg[0]_40 (ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .\sf_fu_934_reg[0]_41 (ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .\sf_fu_934_reg[0]_42 (ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .\sf_fu_934_reg[0]_43 (ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .\sf_fu_934_reg[0]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .\sf_fu_934_reg[0]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .\sf_fu_934_reg[0]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .\sf_fu_934_reg[0]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .\sf_fu_934_reg[0]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .\sf_fu_934_reg[1] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\sf_fu_934_reg[1]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .\sf_fu_934_reg[1]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .\sf_fu_934_reg[1]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .\sf_fu_934_reg[1]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .\sf_fu_934_reg[1]_12 (ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .\sf_fu_934_reg[1]_13 (ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .\sf_fu_934_reg[1]_14 (ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .\sf_fu_934_reg[1]_15 (ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .\sf_fu_934_reg[1]_16 (ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .\sf_fu_934_reg[1]_17 (ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .\sf_fu_934_reg[1]_18 (ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .\sf_fu_934_reg[1]_19 (ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .\sf_fu_934_reg[1]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .\sf_fu_934_reg[1]_20 (ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .\sf_fu_934_reg[1]_21 (ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .\sf_fu_934_reg[1]_22 (ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .\sf_fu_934_reg[1]_23 (ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .\sf_fu_934_reg[1]_24 (ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .\sf_fu_934_reg[1]_25 (ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .\sf_fu_934_reg[1]_26 (ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .\sf_fu_934_reg[1]_27 (ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .\sf_fu_934_reg[1]_28 (ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .\sf_fu_934_reg[1]_29 (ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .\sf_fu_934_reg[1]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .\sf_fu_934_reg[1]_30 (ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .\sf_fu_934_reg[1]_31 (ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .\sf_fu_934_reg[1]_32 (ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .\sf_fu_934_reg[1]_33 (ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .\sf_fu_934_reg[1]_34 (ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .\sf_fu_934_reg[1]_35 (ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .\sf_fu_934_reg[1]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .\sf_fu_934_reg[1]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .\sf_fu_934_reg[1]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .\sf_fu_934_reg[1]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .\sf_fu_934_reg[1]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .\sf_fu_934_reg[1]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .\sf_fu_934_reg[2] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\sf_fu_934_reg[2]_0 (ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .\sf_fu_934_reg[2]_1 (ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .\sf_fu_934_reg[2]_10 (ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .\sf_fu_934_reg[2]_11 (ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .\sf_fu_934_reg[2]_12 (ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .\sf_fu_934_reg[2]_13 (ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .\sf_fu_934_reg[2]_14 (ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .\sf_fu_934_reg[2]_15 (ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .\sf_fu_934_reg[2]_16 (ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .\sf_fu_934_reg[2]_2 (ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .\sf_fu_934_reg[2]_3 (ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .\sf_fu_934_reg[2]_4 (ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .\sf_fu_934_reg[2]_5 (ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .\sf_fu_934_reg[2]_6 (ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .\sf_fu_934_reg[2]_7 (ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .\sf_fu_934_reg[2]_8 (ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .\sf_fu_934_reg[2]_9 (ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .\sf_fu_934_reg[31] (sf_2_fu_5101_p2),
        .\sf_fu_934_reg[31]_0 ({\sf_fu_934_reg_n_3_[31] ,\sf_fu_934_reg_n_3_[30] ,\sf_fu_934_reg_n_3_[29] ,\sf_fu_934_reg_n_3_[28] ,\sf_fu_934_reg_n_3_[27] ,\sf_fu_934_reg_n_3_[26] ,\sf_fu_934_reg_n_3_[25] ,\sf_fu_934_reg_n_3_[24] ,\sf_fu_934_reg_n_3_[23] ,\sf_fu_934_reg_n_3_[22] ,\sf_fu_934_reg_n_3_[21] ,\sf_fu_934_reg_n_3_[20] ,\sf_fu_934_reg_n_3_[19] ,\sf_fu_934_reg_n_3_[18] ,\sf_fu_934_reg_n_3_[17] ,\sf_fu_934_reg_n_3_[16] ,\sf_fu_934_reg_n_3_[15] ,\sf_fu_934_reg_n_3_[14] ,\sf_fu_934_reg_n_3_[13] ,\sf_fu_934_reg_n_3_[12] ,\sf_fu_934_reg_n_3_[11] ,\sf_fu_934_reg_n_3_[10] ,\sf_fu_934_reg_n_3_[9] ,\sf_fu_934_reg_n_3_[8] ,\sf_fu_934_reg_n_3_[7] ,\sf_fu_934_reg_n_3_[6] ,\sf_fu_934_reg_n_3_[5] ,\sf_fu_934_reg_n_3_[4] ,\sf_fu_934_reg_n_3_[3] ,\sf_fu_934_reg_n_3_[2] ,\sf_fu_934_reg_n_3_[1] ,\sf_fu_934_reg_n_3_[0] }),
        .weights_V_TVALID_int_regslice(weights_V_TVALID_int_regslice));
  FDRE \i_fu_938_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\i_fu_938_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \i_fu_938_reg[10] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[10]),
        .Q(\i_fu_938_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[11] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[11]),
        .Q(\i_fu_938_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[12] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[12]),
        .Q(\i_fu_938_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[13] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[13]),
        .Q(\i_fu_938_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[14] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[14]),
        .Q(\i_fu_938_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[15] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[15]),
        .Q(\i_fu_938_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[16] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[16]),
        .Q(\i_fu_938_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[17] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[17]),
        .Q(\i_fu_938_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[18] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[18]),
        .Q(\i_fu_938_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[1]),
        .Q(\i_fu_938_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[2]),
        .Q(\i_fu_938_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[3]),
        .Q(\i_fu_938_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[4]),
        .Q(\i_fu_938_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[5]),
        .Q(\i_fu_938_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[6]),
        .Q(\i_fu_938_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[7]),
        .Q(\i_fu_938_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[8] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[8]),
        .Q(\i_fu_938_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \i_fu_938_reg[9] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(i_2_fu_2861_p2[9]),
        .Q(\i_fu_938_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \icmp_ln249_reg_10454_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(icmp_ln249_reg_10454),
        .Q(icmp_ln249_reg_10454_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_10454_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1117_out),
        .D(icmp_ln249_reg_10454_pp0_iter1_reg),
        .Q(icmp_ln249_reg_10454_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_10454_pp0_iter3_reg[0]_i_1 
       (.I0(ap_CS_iter3_fsm_state4),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter4_fsm1116_out));
  FDRE \icmp_ln249_reg_10454_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1116_out),
        .D(icmp_ln249_reg_10454_pp0_iter2_reg),
        .Q(icmp_ln249_reg_10454_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_10454_pp0_iter4_reg[0]_i_1 
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter5_fsm1115_out));
  FDRE \icmp_ln249_reg_10454_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1115_out),
        .D(icmp_ln249_reg_10454_pp0_iter3_reg),
        .Q(icmp_ln249_reg_10454_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_10454_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln249_reg_10454_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I3(\icmp_ln249_reg_10454_pp0_iter5_reg_reg_n_3_[0] ),
        .O(\icmp_ln249_reg_10454_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_10454_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(\icmp_ln249_reg_10454_pp0_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln249_reg_10454_pp0_iter6_reg[0]_i_1 
       (.I0(\icmp_ln249_reg_10454_pp0_iter5_reg_reg_n_3_[0] ),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I3(icmp_ln249_reg_10454_pp0_iter6_reg),
        .O(\icmp_ln249_reg_10454_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln249_reg_10454_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln249_reg_10454_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln249_reg_10454_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln249_reg_10454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_230),
        .Q(icmp_ln249_reg_10454),
        .R(1'b0));
  FDRE \icmp_ln272_reg_10579_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(\icmp_ln272_reg_10579_reg_n_3_[0] ),
        .Q(icmp_ln272_reg_10579_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_10579_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1117_out),
        .D(icmp_ln272_reg_10579_pp0_iter1_reg),
        .Q(icmp_ln272_reg_10579_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_10579_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1116_out),
        .D(icmp_ln272_reg_10579_pp0_iter2_reg),
        .Q(icmp_ln272_reg_10579_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_10579_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1115_out),
        .D(icmp_ln272_reg_10579_pp0_iter3_reg),
        .Q(icmp_ln272_reg_10579_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_10579_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(\icmp_ln272_reg_10579_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_11181[0]_i_3 
       (.I0(sf_2_fu_5101_p2[23]),
        .I1(sf_2_fu_5101_p2[28]),
        .I2(sf_2_fu_5101_p2[27]),
        .I3(sf_2_fu_5101_p2[25]),
        .I4(\icmp_ln290_reg_11181[0]_i_7_n_3 ),
        .O(\icmp_ln290_reg_11181[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_11181[0]_i_4 
       (.I0(sf_2_fu_5101_p2[17]),
        .I1(sf_2_fu_5101_p2[30]),
        .I2(sf_2_fu_5101_p2[13]),
        .I3(sf_2_fu_5101_p2[31]),
        .I4(\icmp_ln290_reg_11181[0]_i_8_n_3 ),
        .O(\icmp_ln290_reg_11181[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln290_reg_11181[0]_i_5 
       (.I0(sf_2_fu_5101_p2[10]),
        .I1(sf_2_fu_5101_p2[14]),
        .I2(sf_2_fu_5101_p2[12]),
        .I3(sf_2_fu_5101_p2[21]),
        .I4(\icmp_ln290_reg_11181[0]_i_9_n_3 ),
        .O(\icmp_ln290_reg_11181[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln290_reg_11181[0]_i_6 
       (.I0(sf_2_fu_5101_p2[24]),
        .I1(sf_2_fu_5101_p2[8]),
        .I2(sf_2_fu_5101_p2[6]),
        .I3(sf_2_fu_5101_p2[29]),
        .O(\icmp_ln290_reg_11181[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln290_reg_11181[0]_i_7 
       (.I0(sf_2_fu_5101_p2[5]),
        .I1(sf_2_fu_5101_p2[19]),
        .I2(sf_2_fu_5101_p2[20]),
        .I3(sf_2_fu_5101_p2[15]),
        .O(\icmp_ln290_reg_11181[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_11181[0]_i_8 
       (.I0(sf_2_fu_5101_p2[7]),
        .I1(sf_2_fu_5101_p2[1]),
        .I2(sf_2_fu_5101_p2[18]),
        .I3(sf_2_fu_5101_p2[9]),
        .O(\icmp_ln290_reg_11181[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln290_reg_11181[0]_i_9 
       (.I0(sf_2_fu_5101_p2[26]),
        .I1(sf_2_fu_5101_p2[22]),
        .I2(sf_2_fu_5101_p2[16]),
        .I3(sf_2_fu_5101_p2[4]),
        .O(\icmp_ln290_reg_11181[0]_i_9_n_3 ));
  FDRE \icmp_ln290_reg_11181_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(icmp_ln290_reg_11181),
        .Q(icmp_ln290_reg_11181_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_11181_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter3_fsm1117_out),
        .D(icmp_ln290_reg_11181_pp0_iter1_reg),
        .Q(icmp_ln290_reg_11181_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_11181_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter4_fsm1116_out),
        .D(icmp_ln290_reg_11181_pp0_iter2_reg),
        .Q(icmp_ln290_reg_11181_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_11181_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter5_fsm1115_out),
        .D(icmp_ln290_reg_11181_pp0_iter3_reg),
        .Q(icmp_ln290_reg_11181_pp0_iter4_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_11181_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln290_reg_11181_pp0_iter4_reg),
        .I1(ap_CS_iter5_fsm_state6),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I3(icmp_ln290_reg_11181_pp0_iter5_reg),
        .O(\icmp_ln290_reg_11181_pp0_iter5_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_11181_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_11181_pp0_iter5_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_11181_pp0_iter5_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln290_reg_11181_pp0_iter6_reg[0]_i_1 
       (.I0(icmp_ln290_reg_11181_pp0_iter5_reg),
        .I1(ap_CS_iter6_fsm_state7),
        .I2(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .O(\icmp_ln290_reg_11181_pp0_iter6_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln290_reg_11181_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln290_reg_11181_pp0_iter6_reg[0]_i_1_n_3 ),
        .Q(icmp_ln290_reg_11181_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln290_reg_11181_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(icmp_ln290_fu_5107_p2),
        .Q(icmp_ln290_reg_11181),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_100_fu_1394[0]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_100_fu_1394[10]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_100_fu_1394[11]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_100_fu_1394[12]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_100_fu_1394[13]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_100_fu_1394[14]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_100_fu_1394[15]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_100_fu_1394[16]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_100_fu_1394[17]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_100_fu_1394[18]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_100_fu_1394[19]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_100_fu_1394[1]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_100_fu_1394[20]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_100_fu_1394[21]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_100_fu_1394[22]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_100_fu_1394[23]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_100_fu_1394[24]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_100_fu_1394[25]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_100_fu_1394[26]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_100_fu_1394[2]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_100_fu_1394[3]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_100_fu_1394[4]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_100_fu_1394[5]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_100_fu_1394[6]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_100_fu_1394[7]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_100_fu_1394[8]),
        .R(1'b0));
  FDRE \inputBuf_V_100_fu_1394_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26162),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_100_fu_1394[9]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_101_fu_1398[0]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_101_fu_1398[10]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_101_fu_1398[11]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_101_fu_1398[12]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_101_fu_1398[13]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_101_fu_1398[14]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_101_fu_1398[15]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_101_fu_1398[16]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_101_fu_1398[17]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_101_fu_1398[18]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_101_fu_1398[19]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_101_fu_1398[1]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_101_fu_1398[20]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_101_fu_1398[21]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_101_fu_1398[22]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_101_fu_1398[23]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_101_fu_1398[24]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_101_fu_1398[25]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_101_fu_1398[26]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_101_fu_1398[2]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_101_fu_1398[3]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_101_fu_1398[4]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_101_fu_1398[5]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_101_fu_1398[6]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_101_fu_1398[7]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_101_fu_1398[8]),
        .R(1'b0));
  FDRE \inputBuf_V_101_fu_1398_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26161),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_101_fu_1398[9]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_102_fu_1402[0]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_102_fu_1402[10]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_102_fu_1402[11]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_102_fu_1402[12]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_102_fu_1402[13]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_102_fu_1402[14]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_102_fu_1402[15]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_102_fu_1402[16]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_102_fu_1402[17]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_102_fu_1402[18]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_102_fu_1402[19]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_102_fu_1402[1]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_102_fu_1402[20]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_102_fu_1402[21]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_102_fu_1402[22]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_102_fu_1402[23]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_102_fu_1402[24]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_102_fu_1402[25]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_102_fu_1402[26]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_102_fu_1402[2]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_102_fu_1402[3]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_102_fu_1402[4]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_102_fu_1402[5]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_102_fu_1402[6]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_102_fu_1402[7]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_102_fu_1402[8]),
        .R(1'b0));
  FDRE \inputBuf_V_102_fu_1402_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_102_fu_1402[9]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_103_fu_1406[0]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_103_fu_1406[10]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_103_fu_1406[11]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_103_fu_1406[12]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_103_fu_1406[13]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_103_fu_1406[14]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_103_fu_1406[15]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_103_fu_1406[16]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_103_fu_1406[17]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_103_fu_1406[18]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_103_fu_1406[19]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_103_fu_1406[1]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_103_fu_1406[20]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_103_fu_1406[21]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_103_fu_1406[22]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_103_fu_1406[23]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_103_fu_1406[24]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_103_fu_1406[25]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_103_fu_1406[26]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_103_fu_1406[2]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_103_fu_1406[3]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_103_fu_1406[4]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_103_fu_1406[5]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_103_fu_1406[6]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_103_fu_1406[7]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_103_fu_1406[8]),
        .R(1'b0));
  FDRE \inputBuf_V_103_fu_1406_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616103109_out),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_103_fu_1406[9]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_10_fu_1034[0]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_10_fu_1034[10]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_10_fu_1034[11]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_10_fu_1034[12]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_10_fu_1034[13]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_10_fu_1034[14]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_10_fu_1034[15]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_10_fu_1034[16]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_10_fu_1034[17]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_10_fu_1034[18]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_10_fu_1034[19]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_10_fu_1034[1]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_10_fu_1034[20]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_10_fu_1034[21]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_10_fu_1034[22]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_10_fu_1034[23]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_10_fu_1034[24]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_10_fu_1034[25]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_10_fu_1034[26]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_10_fu_1034[2]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_10_fu_1034[3]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_10_fu_1034[4]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_10_fu_1034[5]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_10_fu_1034[6]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_10_fu_1034[7]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_10_fu_1034[8]),
        .R(1'b0));
  FDRE \inputBuf_V_10_fu_1034_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261692),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_10_fu_1034[9]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_11_fu_1038[0]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_11_fu_1038[10]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_11_fu_1038[11]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_11_fu_1038[12]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_11_fu_1038[13]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_11_fu_1038[14]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_11_fu_1038[15]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_11_fu_1038[16]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_11_fu_1038[17]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_11_fu_1038[18]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_11_fu_1038[19]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_11_fu_1038[1]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_11_fu_1038[20]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_11_fu_1038[21]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_11_fu_1038[22]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_11_fu_1038[23]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_11_fu_1038[24]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_11_fu_1038[25]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_11_fu_1038[26]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_11_fu_1038[2]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_11_fu_1038[3]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_11_fu_1038[4]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_11_fu_1038[5]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_11_fu_1038[6]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_11_fu_1038[7]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_11_fu_1038[8]),
        .R(1'b0));
  FDRE \inputBuf_V_11_fu_1038_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261691),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_11_fu_1038[9]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_12_fu_1042[0]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_12_fu_1042[10]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_12_fu_1042[11]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_12_fu_1042[12]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_12_fu_1042[13]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_12_fu_1042[14]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_12_fu_1042[15]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_12_fu_1042[16]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_12_fu_1042[17]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_12_fu_1042[18]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_12_fu_1042[19]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_12_fu_1042[1]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_12_fu_1042[20]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_12_fu_1042[21]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_12_fu_1042[22]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_12_fu_1042[23]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_12_fu_1042[24]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_12_fu_1042[25]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_12_fu_1042[26]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_12_fu_1042[2]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_12_fu_1042[3]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_12_fu_1042[4]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_12_fu_1042[5]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_12_fu_1042[6]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_12_fu_1042[7]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_12_fu_1042[8]),
        .R(1'b0));
  FDRE \inputBuf_V_12_fu_1042_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261690),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_12_fu_1042[9]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_13_fu_1046[0]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_13_fu_1046[10]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_13_fu_1046[11]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_13_fu_1046[12]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_13_fu_1046[13]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_13_fu_1046[14]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_13_fu_1046[15]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_13_fu_1046[16]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_13_fu_1046[17]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_13_fu_1046[18]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_13_fu_1046[19]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_13_fu_1046[1]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_13_fu_1046[20]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_13_fu_1046[21]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_13_fu_1046[22]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_13_fu_1046[23]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_13_fu_1046[24]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_13_fu_1046[25]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_13_fu_1046[26]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_13_fu_1046[2]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_13_fu_1046[3]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_13_fu_1046[4]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_13_fu_1046[5]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_13_fu_1046[6]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_13_fu_1046[7]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_13_fu_1046[8]),
        .R(1'b0));
  FDRE \inputBuf_V_13_fu_1046_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261689),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_13_fu_1046[9]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_14_fu_1050[0]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_14_fu_1050[10]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_14_fu_1050[11]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_14_fu_1050[12]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_14_fu_1050[13]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_14_fu_1050[14]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_14_fu_1050[15]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_14_fu_1050[16]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_14_fu_1050[17]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_14_fu_1050[18]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_14_fu_1050[19]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_14_fu_1050[1]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_14_fu_1050[20]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_14_fu_1050[21]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_14_fu_1050[22]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_14_fu_1050[23]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_14_fu_1050[24]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_14_fu_1050[25]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_14_fu_1050[26]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_14_fu_1050[2]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_14_fu_1050[3]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_14_fu_1050[4]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_14_fu_1050[5]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_14_fu_1050[6]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_14_fu_1050[7]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_14_fu_1050[8]),
        .R(1'b0));
  FDRE \inputBuf_V_14_fu_1050_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261688),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_14_fu_1050[9]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_15_fu_1054[0]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_15_fu_1054[10]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_15_fu_1054[11]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_15_fu_1054[12]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_15_fu_1054[13]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_15_fu_1054[14]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_15_fu_1054[15]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_15_fu_1054[16]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_15_fu_1054[17]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_15_fu_1054[18]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_15_fu_1054[19]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_15_fu_1054[1]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_15_fu_1054[20]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_15_fu_1054[21]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_15_fu_1054[22]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_15_fu_1054[23]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_15_fu_1054[24]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_15_fu_1054[25]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_15_fu_1054[26]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_15_fu_1054[2]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_15_fu_1054[3]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_15_fu_1054[4]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_15_fu_1054[5]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_15_fu_1054[6]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_15_fu_1054[7]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_15_fu_1054[8]),
        .R(1'b0));
  FDRE \inputBuf_V_15_fu_1054_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261687),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_15_fu_1054[9]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_16_fu_1058[0]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_16_fu_1058[10]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_16_fu_1058[11]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_16_fu_1058[12]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_16_fu_1058[13]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_16_fu_1058[14]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_16_fu_1058[15]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_16_fu_1058[16]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_16_fu_1058[17]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_16_fu_1058[18]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_16_fu_1058[19]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_16_fu_1058[1]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_16_fu_1058[20]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_16_fu_1058[21]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_16_fu_1058[22]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_16_fu_1058[23]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_16_fu_1058[24]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_16_fu_1058[25]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_16_fu_1058[26]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_16_fu_1058[2]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_16_fu_1058[3]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_16_fu_1058[4]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_16_fu_1058[5]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_16_fu_1058[6]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_16_fu_1058[7]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_16_fu_1058[8]),
        .R(1'b0));
  FDRE \inputBuf_V_16_fu_1058_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261686),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_16_fu_1058[9]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_17_fu_1062[0]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_17_fu_1062[10]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_17_fu_1062[11]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_17_fu_1062[12]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_17_fu_1062[13]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_17_fu_1062[14]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_17_fu_1062[15]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_17_fu_1062[16]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_17_fu_1062[17]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_17_fu_1062[18]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_17_fu_1062[19]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_17_fu_1062[1]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_17_fu_1062[20]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_17_fu_1062[21]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_17_fu_1062[22]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_17_fu_1062[23]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_17_fu_1062[24]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_17_fu_1062[25]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_17_fu_1062[26]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_17_fu_1062[2]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_17_fu_1062[3]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_17_fu_1062[4]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_17_fu_1062[5]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_17_fu_1062[6]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_17_fu_1062[7]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_17_fu_1062[8]),
        .R(1'b0));
  FDRE \inputBuf_V_17_fu_1062_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261685),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_17_fu_1062[9]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_18_fu_1066[0]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_18_fu_1066[10]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_18_fu_1066[11]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_18_fu_1066[12]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_18_fu_1066[13]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_18_fu_1066[14]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_18_fu_1066[15]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_18_fu_1066[16]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_18_fu_1066[17]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_18_fu_1066[18]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_18_fu_1066[19]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_18_fu_1066[1]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_18_fu_1066[20]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_18_fu_1066[21]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_18_fu_1066[22]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_18_fu_1066[23]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_18_fu_1066[24]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_18_fu_1066[25]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_18_fu_1066[26]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_18_fu_1066[2]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_18_fu_1066[3]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_18_fu_1066[4]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_18_fu_1066[5]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_18_fu_1066[6]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_18_fu_1066[7]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_18_fu_1066[8]),
        .R(1'b0));
  FDRE \inputBuf_V_18_fu_1066_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261684),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_18_fu_1066[9]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_19_fu_1070[0]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_19_fu_1070[10]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_19_fu_1070[11]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_19_fu_1070[12]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_19_fu_1070[13]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_19_fu_1070[14]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_19_fu_1070[15]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_19_fu_1070[16]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_19_fu_1070[17]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_19_fu_1070[18]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_19_fu_1070[19]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_19_fu_1070[1]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_19_fu_1070[20]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_19_fu_1070[21]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_19_fu_1070[22]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_19_fu_1070[23]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_19_fu_1070[24]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_19_fu_1070[25]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_19_fu_1070[26]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_19_fu_1070[2]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_19_fu_1070[3]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_19_fu_1070[4]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_19_fu_1070[5]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_19_fu_1070[6]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_19_fu_1070[7]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_19_fu_1070[8]),
        .R(1'b0));
  FDRE \inputBuf_V_19_fu_1070_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261683),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_19_fu_1070[9]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_1_fu_998[0]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_1_fu_998[10]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_1_fu_998[11]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_1_fu_998[12]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_1_fu_998[13]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_1_fu_998[14]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_1_fu_998[15]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_1_fu_998[16]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_1_fu_998[17]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_1_fu_998[18]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_1_fu_998[19]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_1_fu_998[1]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_1_fu_998[20]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_1_fu_998[21]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_1_fu_998[22]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_1_fu_998[23]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_1_fu_998[24]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_1_fu_998[25]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_1_fu_998[26]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_1_fu_998[2]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_1_fu_998[3]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_1_fu_998[4]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_1_fu_998[5]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_1_fu_998[6]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_1_fu_998[7]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_1_fu_998[8]),
        .R(1'b0));
  FDRE \inputBuf_V_1_fu_998_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616101),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_1_fu_998[9]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_20_fu_1074[0]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_20_fu_1074[10]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_20_fu_1074[11]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_20_fu_1074[12]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_20_fu_1074[13]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_20_fu_1074[14]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_20_fu_1074[15]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_20_fu_1074[16]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_20_fu_1074[17]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_20_fu_1074[18]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_20_fu_1074[19]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_20_fu_1074[1]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_20_fu_1074[20]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_20_fu_1074[21]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_20_fu_1074[22]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_20_fu_1074[23]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_20_fu_1074[24]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_20_fu_1074[25]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_20_fu_1074[26]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_20_fu_1074[2]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_20_fu_1074[3]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_20_fu_1074[4]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_20_fu_1074[5]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_20_fu_1074[6]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_20_fu_1074[7]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_20_fu_1074[8]),
        .R(1'b0));
  FDRE \inputBuf_V_20_fu_1074_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261682),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_20_fu_1074[9]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_21_fu_1078[0]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_21_fu_1078[10]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_21_fu_1078[11]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_21_fu_1078[12]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_21_fu_1078[13]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_21_fu_1078[14]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_21_fu_1078[15]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_21_fu_1078[16]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_21_fu_1078[17]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_21_fu_1078[18]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_21_fu_1078[19]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_21_fu_1078[1]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_21_fu_1078[20]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_21_fu_1078[21]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_21_fu_1078[22]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_21_fu_1078[23]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_21_fu_1078[24]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_21_fu_1078[25]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_21_fu_1078[26]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_21_fu_1078[2]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_21_fu_1078[3]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_21_fu_1078[4]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_21_fu_1078[5]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_21_fu_1078[6]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_21_fu_1078[7]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_21_fu_1078[8]),
        .R(1'b0));
  FDRE \inputBuf_V_21_fu_1078_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261681),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_21_fu_1078[9]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_22_fu_1082[0]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_22_fu_1082[10]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_22_fu_1082[11]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_22_fu_1082[12]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_22_fu_1082[13]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_22_fu_1082[14]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_22_fu_1082[15]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_22_fu_1082[16]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_22_fu_1082[17]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_22_fu_1082[18]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_22_fu_1082[19]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_22_fu_1082[1]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_22_fu_1082[20]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_22_fu_1082[21]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_22_fu_1082[22]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_22_fu_1082[23]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_22_fu_1082[24]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_22_fu_1082[25]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_22_fu_1082[26]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_22_fu_1082[2]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_22_fu_1082[3]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_22_fu_1082[4]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_22_fu_1082[5]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_22_fu_1082[6]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_22_fu_1082[7]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_22_fu_1082[8]),
        .R(1'b0));
  FDRE \inputBuf_V_22_fu_1082_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261680),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_22_fu_1082[9]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_23_fu_1086[0]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_23_fu_1086[10]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_23_fu_1086[11]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_23_fu_1086[12]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_23_fu_1086[13]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_23_fu_1086[14]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_23_fu_1086[15]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_23_fu_1086[16]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_23_fu_1086[17]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_23_fu_1086[18]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_23_fu_1086[19]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_23_fu_1086[1]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_23_fu_1086[20]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_23_fu_1086[21]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_23_fu_1086[22]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_23_fu_1086[23]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_23_fu_1086[24]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_23_fu_1086[25]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_23_fu_1086[26]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_23_fu_1086[2]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_23_fu_1086[3]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_23_fu_1086[4]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_23_fu_1086[5]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_23_fu_1086[6]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_23_fu_1086[7]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_23_fu_1086[8]),
        .R(1'b0));
  FDRE \inputBuf_V_23_fu_1086_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261679),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_23_fu_1086[9]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_24_fu_1090[0]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_24_fu_1090[10]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_24_fu_1090[11]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_24_fu_1090[12]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_24_fu_1090[13]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_24_fu_1090[14]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_24_fu_1090[15]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_24_fu_1090[16]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_24_fu_1090[17]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_24_fu_1090[18]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_24_fu_1090[19]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_24_fu_1090[1]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_24_fu_1090[20]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_24_fu_1090[21]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_24_fu_1090[22]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_24_fu_1090[23]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_24_fu_1090[24]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_24_fu_1090[25]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_24_fu_1090[26]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_24_fu_1090[2]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_24_fu_1090[3]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_24_fu_1090[4]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_24_fu_1090[5]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_24_fu_1090[6]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_24_fu_1090[7]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_24_fu_1090[8]),
        .R(1'b0));
  FDRE \inputBuf_V_24_fu_1090_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261678),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_24_fu_1090[9]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_25_fu_1094[0]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_25_fu_1094[10]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_25_fu_1094[11]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_25_fu_1094[12]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_25_fu_1094[13]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_25_fu_1094[14]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_25_fu_1094[15]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_25_fu_1094[16]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_25_fu_1094[17]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_25_fu_1094[18]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_25_fu_1094[19]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_25_fu_1094[1]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_25_fu_1094[20]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_25_fu_1094[21]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_25_fu_1094[22]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_25_fu_1094[23]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_25_fu_1094[24]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_25_fu_1094[25]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_25_fu_1094[26]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_25_fu_1094[2]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_25_fu_1094[3]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_25_fu_1094[4]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_25_fu_1094[5]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_25_fu_1094[6]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_25_fu_1094[7]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_25_fu_1094[8]),
        .R(1'b0));
  FDRE \inputBuf_V_25_fu_1094_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261677),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_25_fu_1094[9]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_26_fu_1098[0]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_26_fu_1098[10]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_26_fu_1098[11]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_26_fu_1098[12]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_26_fu_1098[13]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_26_fu_1098[14]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_26_fu_1098[15]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_26_fu_1098[16]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_26_fu_1098[17]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_26_fu_1098[18]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_26_fu_1098[19]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_26_fu_1098[1]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_26_fu_1098[20]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_26_fu_1098[21]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_26_fu_1098[22]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_26_fu_1098[23]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_26_fu_1098[24]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_26_fu_1098[25]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_26_fu_1098[26]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_26_fu_1098[2]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_26_fu_1098[3]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_26_fu_1098[4]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_26_fu_1098[5]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_26_fu_1098[6]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_26_fu_1098[7]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_26_fu_1098[8]),
        .R(1'b0));
  FDRE \inputBuf_V_26_fu_1098_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261676),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_26_fu_1098[9]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_27_fu_1102[0]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_27_fu_1102[10]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_27_fu_1102[11]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_27_fu_1102[12]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_27_fu_1102[13]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_27_fu_1102[14]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_27_fu_1102[15]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_27_fu_1102[16]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_27_fu_1102[17]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_27_fu_1102[18]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_27_fu_1102[19]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_27_fu_1102[1]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_27_fu_1102[20]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_27_fu_1102[21]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_27_fu_1102[22]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_27_fu_1102[23]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_27_fu_1102[24]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_27_fu_1102[25]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_27_fu_1102[26]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_27_fu_1102[2]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_27_fu_1102[3]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_27_fu_1102[4]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_27_fu_1102[5]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_27_fu_1102[6]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_27_fu_1102[7]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_27_fu_1102[8]),
        .R(1'b0));
  FDRE \inputBuf_V_27_fu_1102_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261675),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_27_fu_1102[9]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_28_fu_1106[0]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_28_fu_1106[10]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_28_fu_1106[11]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_28_fu_1106[12]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_28_fu_1106[13]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_28_fu_1106[14]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_28_fu_1106[15]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_28_fu_1106[16]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_28_fu_1106[17]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_28_fu_1106[18]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_28_fu_1106[19]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_28_fu_1106[1]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_28_fu_1106[20]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_28_fu_1106[21]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_28_fu_1106[22]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_28_fu_1106[23]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_28_fu_1106[24]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_28_fu_1106[25]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_28_fu_1106[26]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_28_fu_1106[2]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_28_fu_1106[3]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_28_fu_1106[4]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_28_fu_1106[5]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_28_fu_1106[6]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_28_fu_1106[7]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_28_fu_1106[8]),
        .R(1'b0));
  FDRE \inputBuf_V_28_fu_1106_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261674),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_28_fu_1106[9]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_29_fu_1110[0]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_29_fu_1110[10]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_29_fu_1110[11]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_29_fu_1110[12]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_29_fu_1110[13]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_29_fu_1110[14]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_29_fu_1110[15]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_29_fu_1110[16]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_29_fu_1110[17]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_29_fu_1110[18]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_29_fu_1110[19]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_29_fu_1110[1]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_29_fu_1110[20]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_29_fu_1110[21]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_29_fu_1110[22]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_29_fu_1110[23]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_29_fu_1110[24]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_29_fu_1110[25]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_29_fu_1110[26]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_29_fu_1110[2]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_29_fu_1110[3]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_29_fu_1110[4]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_29_fu_1110[5]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_29_fu_1110[6]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_29_fu_1110[7]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_29_fu_1110[8]),
        .R(1'b0));
  FDRE \inputBuf_V_29_fu_1110_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261673),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_29_fu_1110[9]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_2_fu_1002[0]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_2_fu_1002[10]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_2_fu_1002[11]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_2_fu_1002[12]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_2_fu_1002[13]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_2_fu_1002[14]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_2_fu_1002[15]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_2_fu_1002[16]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_2_fu_1002[17]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_2_fu_1002[18]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_2_fu_1002[19]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_2_fu_1002[1]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_2_fu_1002[20]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_2_fu_1002[21]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_2_fu_1002[22]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_2_fu_1002[23]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_2_fu_1002[24]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_2_fu_1002[25]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_2_fu_1002[26]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_2_fu_1002[2]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_2_fu_1002[3]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_2_fu_1002[4]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_2_fu_1002[5]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_2_fu_1002[6]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_2_fu_1002[7]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_2_fu_1002[8]),
        .R(1'b0));
  FDRE \inputBuf_V_2_fu_1002_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_9),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_2_fu_1002[9]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_30_fu_1114[0]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_30_fu_1114[10]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_30_fu_1114[11]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_30_fu_1114[12]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_30_fu_1114[13]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_30_fu_1114[14]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_30_fu_1114[15]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_30_fu_1114[16]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_30_fu_1114[17]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_30_fu_1114[18]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_30_fu_1114[19]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_30_fu_1114[1]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_30_fu_1114[20]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_30_fu_1114[21]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_30_fu_1114[22]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_30_fu_1114[23]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_30_fu_1114[24]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_30_fu_1114[25]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_30_fu_1114[26]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_30_fu_1114[2]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_30_fu_1114[3]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_30_fu_1114[4]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_30_fu_1114[5]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_30_fu_1114[6]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_30_fu_1114[7]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_30_fu_1114[8]),
        .R(1'b0));
  FDRE \inputBuf_V_30_fu_1114_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261672),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_30_fu_1114[9]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_31_fu_1118[0]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_31_fu_1118[10]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_31_fu_1118[11]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_31_fu_1118[12]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_31_fu_1118[13]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_31_fu_1118[14]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_31_fu_1118[15]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_31_fu_1118[16]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_31_fu_1118[17]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_31_fu_1118[18]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_31_fu_1118[19]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_31_fu_1118[1]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_31_fu_1118[20]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_31_fu_1118[21]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_31_fu_1118[22]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_31_fu_1118[23]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_31_fu_1118[24]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_31_fu_1118[25]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_31_fu_1118[26]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_31_fu_1118[2]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_31_fu_1118[3]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_31_fu_1118[4]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_31_fu_1118[5]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_31_fu_1118[6]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_31_fu_1118[7]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_31_fu_1118[8]),
        .R(1'b0));
  FDRE \inputBuf_V_31_fu_1118_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261671),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_31_fu_1118[9]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_32_fu_1122[0]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_32_fu_1122[10]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_32_fu_1122[11]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_32_fu_1122[12]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_32_fu_1122[13]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_32_fu_1122[14]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_32_fu_1122[15]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_32_fu_1122[16]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_32_fu_1122[17]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_32_fu_1122[18]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_32_fu_1122[19]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_32_fu_1122[1]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_32_fu_1122[20]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_32_fu_1122[21]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_32_fu_1122[22]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_32_fu_1122[23]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_32_fu_1122[24]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_32_fu_1122[25]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_32_fu_1122[26]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_32_fu_1122[2]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_32_fu_1122[3]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_32_fu_1122[4]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_32_fu_1122[5]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_32_fu_1122[6]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_32_fu_1122[7]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_32_fu_1122[8]),
        .R(1'b0));
  FDRE \inputBuf_V_32_fu_1122_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261670),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_32_fu_1122[9]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_33_fu_1126[0]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_33_fu_1126[10]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_33_fu_1126[11]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_33_fu_1126[12]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_33_fu_1126[13]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_33_fu_1126[14]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_33_fu_1126[15]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_33_fu_1126[16]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_33_fu_1126[17]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_33_fu_1126[18]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_33_fu_1126[19]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_33_fu_1126[1]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_33_fu_1126[20]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_33_fu_1126[21]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_33_fu_1126[22]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_33_fu_1126[23]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_33_fu_1126[24]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_33_fu_1126[25]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_33_fu_1126[26]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_33_fu_1126[2]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_33_fu_1126[3]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_33_fu_1126[4]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_33_fu_1126[5]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_33_fu_1126[6]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_33_fu_1126[7]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_33_fu_1126[8]),
        .R(1'b0));
  FDRE \inputBuf_V_33_fu_1126_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261669),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_33_fu_1126[9]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_34_fu_1130[0]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_34_fu_1130[10]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_34_fu_1130[11]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_34_fu_1130[12]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_34_fu_1130[13]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_34_fu_1130[14]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_34_fu_1130[15]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_34_fu_1130[16]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_34_fu_1130[17]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_34_fu_1130[18]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_34_fu_1130[19]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_34_fu_1130[1]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_34_fu_1130[20]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_34_fu_1130[21]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_34_fu_1130[22]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_34_fu_1130[23]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_34_fu_1130[24]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_34_fu_1130[25]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_34_fu_1130[26]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_34_fu_1130[2]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_34_fu_1130[3]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_34_fu_1130[4]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_34_fu_1130[5]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_34_fu_1130[6]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_34_fu_1130[7]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_34_fu_1130[8]),
        .R(1'b0));
  FDRE \inputBuf_V_34_fu_1130_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261668),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_34_fu_1130[9]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_35_fu_1134[0]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_35_fu_1134[10]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_35_fu_1134[11]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_35_fu_1134[12]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_35_fu_1134[13]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_35_fu_1134[14]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_35_fu_1134[15]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_35_fu_1134[16]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_35_fu_1134[17]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_35_fu_1134[18]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_35_fu_1134[19]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_35_fu_1134[1]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_35_fu_1134[20]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_35_fu_1134[21]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_35_fu_1134[22]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_35_fu_1134[23]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_35_fu_1134[24]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_35_fu_1134[25]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_35_fu_1134[26]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_35_fu_1134[2]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_35_fu_1134[3]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_35_fu_1134[4]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_35_fu_1134[5]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_35_fu_1134[6]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_35_fu_1134[7]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_35_fu_1134[8]),
        .R(1'b0));
  FDRE \inputBuf_V_35_fu_1134_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261667),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_35_fu_1134[9]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_36_fu_1138[0]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_36_fu_1138[10]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_36_fu_1138[11]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_36_fu_1138[12]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_36_fu_1138[13]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_36_fu_1138[14]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_36_fu_1138[15]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_36_fu_1138[16]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_36_fu_1138[17]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_36_fu_1138[18]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_36_fu_1138[19]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_36_fu_1138[1]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_36_fu_1138[20]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_36_fu_1138[21]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_36_fu_1138[22]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_36_fu_1138[23]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_36_fu_1138[24]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_36_fu_1138[25]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_36_fu_1138[26]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_36_fu_1138[2]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_36_fu_1138[3]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_36_fu_1138[4]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_36_fu_1138[5]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_36_fu_1138[6]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_36_fu_1138[7]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_36_fu_1138[8]),
        .R(1'b0));
  FDRE \inputBuf_V_36_fu_1138_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261666),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_36_fu_1138[9]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_37_fu_1142[0]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_37_fu_1142[10]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_37_fu_1142[11]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_37_fu_1142[12]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_37_fu_1142[13]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_37_fu_1142[14]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_37_fu_1142[15]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_37_fu_1142[16]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_37_fu_1142[17]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_37_fu_1142[18]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_37_fu_1142[19]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_37_fu_1142[1]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_37_fu_1142[20]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_37_fu_1142[21]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_37_fu_1142[22]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_37_fu_1142[23]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_37_fu_1142[24]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_37_fu_1142[25]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_37_fu_1142[26]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_37_fu_1142[2]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_37_fu_1142[3]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_37_fu_1142[4]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_37_fu_1142[5]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_37_fu_1142[6]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_37_fu_1142[7]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_37_fu_1142[8]),
        .R(1'b0));
  FDRE \inputBuf_V_37_fu_1142_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261665),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_37_fu_1142[9]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_38_fu_1146[0]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_38_fu_1146[10]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_38_fu_1146[11]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_38_fu_1146[12]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_38_fu_1146[13]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_38_fu_1146[14]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_38_fu_1146[15]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_38_fu_1146[16]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_38_fu_1146[17]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_38_fu_1146[18]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_38_fu_1146[19]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_38_fu_1146[1]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_38_fu_1146[20]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_38_fu_1146[21]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_38_fu_1146[22]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_38_fu_1146[23]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_38_fu_1146[24]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_38_fu_1146[25]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_38_fu_1146[26]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_38_fu_1146[2]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_38_fu_1146[3]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_38_fu_1146[4]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_38_fu_1146[5]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_38_fu_1146[6]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_38_fu_1146[7]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_38_fu_1146[8]),
        .R(1'b0));
  FDRE \inputBuf_V_38_fu_1146_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261664),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_38_fu_1146[9]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_39_fu_1150[0]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_39_fu_1150[10]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_39_fu_1150[11]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_39_fu_1150[12]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_39_fu_1150[13]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_39_fu_1150[14]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_39_fu_1150[15]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_39_fu_1150[16]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_39_fu_1150[17]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_39_fu_1150[18]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_39_fu_1150[19]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_39_fu_1150[1]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_39_fu_1150[20]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_39_fu_1150[21]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_39_fu_1150[22]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_39_fu_1150[23]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_39_fu_1150[24]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_39_fu_1150[25]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_39_fu_1150[26]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_39_fu_1150[2]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_39_fu_1150[3]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_39_fu_1150[4]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_39_fu_1150[5]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_39_fu_1150[6]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_39_fu_1150[7]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_39_fu_1150[8]),
        .R(1'b0));
  FDRE \inputBuf_V_39_fu_1150_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261663),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_39_fu_1150[9]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_3_fu_1006[0]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_3_fu_1006[10]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_3_fu_1006[11]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_3_fu_1006[12]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_3_fu_1006[13]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_3_fu_1006[14]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_3_fu_1006[15]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_3_fu_1006[16]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_3_fu_1006[17]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_3_fu_1006[18]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_3_fu_1006[19]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_3_fu_1006[1]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_3_fu_1006[20]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_3_fu_1006[21]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_3_fu_1006[22]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_3_fu_1006[23]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_3_fu_1006[24]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_3_fu_1006[25]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_3_fu_1006[26]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_3_fu_1006[2]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_3_fu_1006[3]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_3_fu_1006[4]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_3_fu_1006[5]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_3_fu_1006[6]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_3_fu_1006[7]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_3_fu_1006[8]),
        .R(1'b0));
  FDRE \inputBuf_V_3_fu_1006_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_3_fu_1006[9]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_40_fu_1154[0]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_40_fu_1154[10]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_40_fu_1154[11]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_40_fu_1154[12]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_40_fu_1154[13]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_40_fu_1154[14]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_40_fu_1154[15]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_40_fu_1154[16]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_40_fu_1154[17]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_40_fu_1154[18]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_40_fu_1154[19]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_40_fu_1154[1]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_40_fu_1154[20]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_40_fu_1154[21]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_40_fu_1154[22]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_40_fu_1154[23]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_40_fu_1154[24]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_40_fu_1154[25]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_40_fu_1154[26]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_40_fu_1154[2]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_40_fu_1154[3]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_40_fu_1154[4]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_40_fu_1154[5]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_40_fu_1154[6]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_40_fu_1154[7]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_40_fu_1154[8]),
        .R(1'b0));
  FDRE \inputBuf_V_40_fu_1154_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261662),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_40_fu_1154[9]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_41_fu_1158[0]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_41_fu_1158[10]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_41_fu_1158[11]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_41_fu_1158[12]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_41_fu_1158[13]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_41_fu_1158[14]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_41_fu_1158[15]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_41_fu_1158[16]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_41_fu_1158[17]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_41_fu_1158[18]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_41_fu_1158[19]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_41_fu_1158[1]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_41_fu_1158[20]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_41_fu_1158[21]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_41_fu_1158[22]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_41_fu_1158[23]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_41_fu_1158[24]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_41_fu_1158[25]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_41_fu_1158[26]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_41_fu_1158[2]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_41_fu_1158[3]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_41_fu_1158[4]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_41_fu_1158[5]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_41_fu_1158[6]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_41_fu_1158[7]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_41_fu_1158[8]),
        .R(1'b0));
  FDRE \inputBuf_V_41_fu_1158_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261661),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_41_fu_1158[9]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_42_fu_1162[0]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_42_fu_1162[10]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_42_fu_1162[11]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_42_fu_1162[12]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_42_fu_1162[13]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_42_fu_1162[14]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_42_fu_1162[15]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_42_fu_1162[16]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_42_fu_1162[17]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_42_fu_1162[18]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_42_fu_1162[19]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_42_fu_1162[1]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_42_fu_1162[20]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_42_fu_1162[21]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_42_fu_1162[22]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_42_fu_1162[23]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_42_fu_1162[24]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_42_fu_1162[25]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_42_fu_1162[26]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_42_fu_1162[2]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_42_fu_1162[3]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_42_fu_1162[4]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_42_fu_1162[5]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_42_fu_1162[6]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_42_fu_1162[7]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_42_fu_1162[8]),
        .R(1'b0));
  FDRE \inputBuf_V_42_fu_1162_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261660),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_42_fu_1162[9]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_43_fu_1166[0]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_43_fu_1166[10]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_43_fu_1166[11]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_43_fu_1166[12]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_43_fu_1166[13]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_43_fu_1166[14]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_43_fu_1166[15]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_43_fu_1166[16]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_43_fu_1166[17]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_43_fu_1166[18]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_43_fu_1166[19]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_43_fu_1166[1]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_43_fu_1166[20]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_43_fu_1166[21]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_43_fu_1166[22]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_43_fu_1166[23]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_43_fu_1166[24]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_43_fu_1166[25]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_43_fu_1166[26]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_43_fu_1166[2]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_43_fu_1166[3]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_43_fu_1166[4]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_43_fu_1166[5]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_43_fu_1166[6]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_43_fu_1166[7]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_43_fu_1166[8]),
        .R(1'b0));
  FDRE \inputBuf_V_43_fu_1166_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261659),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_43_fu_1166[9]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_44_fu_1170[0]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_44_fu_1170[10]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_44_fu_1170[11]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_44_fu_1170[12]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_44_fu_1170[13]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_44_fu_1170[14]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_44_fu_1170[15]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_44_fu_1170[16]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_44_fu_1170[17]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_44_fu_1170[18]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_44_fu_1170[19]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_44_fu_1170[1]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_44_fu_1170[20]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_44_fu_1170[21]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_44_fu_1170[22]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_44_fu_1170[23]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_44_fu_1170[24]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_44_fu_1170[25]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_44_fu_1170[26]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_44_fu_1170[2]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_44_fu_1170[3]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_44_fu_1170[4]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_44_fu_1170[5]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_44_fu_1170[6]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_44_fu_1170[7]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_44_fu_1170[8]),
        .R(1'b0));
  FDRE \inputBuf_V_44_fu_1170_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261658),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_44_fu_1170[9]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_45_fu_1174[0]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_45_fu_1174[10]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_45_fu_1174[11]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_45_fu_1174[12]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_45_fu_1174[13]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_45_fu_1174[14]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_45_fu_1174[15]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_45_fu_1174[16]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_45_fu_1174[17]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_45_fu_1174[18]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_45_fu_1174[19]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_45_fu_1174[1]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_45_fu_1174[20]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_45_fu_1174[21]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_45_fu_1174[22]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_45_fu_1174[23]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_45_fu_1174[24]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_45_fu_1174[25]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_45_fu_1174[26]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_45_fu_1174[2]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_45_fu_1174[3]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_45_fu_1174[4]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_45_fu_1174[5]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_45_fu_1174[6]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_45_fu_1174[7]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_45_fu_1174[8]),
        .R(1'b0));
  FDRE \inputBuf_V_45_fu_1174_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261657),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_45_fu_1174[9]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_46_fu_1178[0]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_46_fu_1178[10]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_46_fu_1178[11]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_46_fu_1178[12]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_46_fu_1178[13]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_46_fu_1178[14]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_46_fu_1178[15]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_46_fu_1178[16]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_46_fu_1178[17]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_46_fu_1178[18]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_46_fu_1178[19]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_46_fu_1178[1]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_46_fu_1178[20]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_46_fu_1178[21]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_46_fu_1178[22]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_46_fu_1178[23]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_46_fu_1178[24]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_46_fu_1178[25]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_46_fu_1178[26]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_46_fu_1178[2]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_46_fu_1178[3]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_46_fu_1178[4]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_46_fu_1178[5]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_46_fu_1178[6]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_46_fu_1178[7]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_46_fu_1178[8]),
        .R(1'b0));
  FDRE \inputBuf_V_46_fu_1178_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261656),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_46_fu_1178[9]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_47_fu_1182[0]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_47_fu_1182[10]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_47_fu_1182[11]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_47_fu_1182[12]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_47_fu_1182[13]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_47_fu_1182[14]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_47_fu_1182[15]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_47_fu_1182[16]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_47_fu_1182[17]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_47_fu_1182[18]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_47_fu_1182[19]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_47_fu_1182[1]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_47_fu_1182[20]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_47_fu_1182[21]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_47_fu_1182[22]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_47_fu_1182[23]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_47_fu_1182[24]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_47_fu_1182[25]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_47_fu_1182[26]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_47_fu_1182[2]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_47_fu_1182[3]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_47_fu_1182[4]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_47_fu_1182[5]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_47_fu_1182[6]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_47_fu_1182[7]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_47_fu_1182[8]),
        .R(1'b0));
  FDRE \inputBuf_V_47_fu_1182_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261655),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_47_fu_1182[9]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_48_fu_1186[0]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_48_fu_1186[10]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_48_fu_1186[11]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_48_fu_1186[12]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_48_fu_1186[13]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_48_fu_1186[14]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_48_fu_1186[15]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_48_fu_1186[16]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_48_fu_1186[17]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_48_fu_1186[18]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_48_fu_1186[19]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_48_fu_1186[1]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_48_fu_1186[20]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_48_fu_1186[21]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_48_fu_1186[22]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_48_fu_1186[23]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_48_fu_1186[24]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_48_fu_1186[25]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_48_fu_1186[26]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_48_fu_1186[2]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_48_fu_1186[3]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_48_fu_1186[4]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_48_fu_1186[5]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_48_fu_1186[6]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_48_fu_1186[7]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_48_fu_1186[8]),
        .R(1'b0));
  FDRE \inputBuf_V_48_fu_1186_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261654),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_48_fu_1186[9]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_49_fu_1190[0]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_49_fu_1190[10]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_49_fu_1190[11]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_49_fu_1190[12]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_49_fu_1190[13]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_49_fu_1190[14]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_49_fu_1190[15]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_49_fu_1190[16]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_49_fu_1190[17]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_49_fu_1190[18]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_49_fu_1190[19]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_49_fu_1190[1]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_49_fu_1190[20]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_49_fu_1190[21]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_49_fu_1190[22]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_49_fu_1190[23]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_49_fu_1190[24]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_49_fu_1190[25]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_49_fu_1190[26]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_49_fu_1190[2]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_49_fu_1190[3]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_49_fu_1190[4]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_49_fu_1190[5]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_49_fu_1190[6]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_49_fu_1190[7]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_49_fu_1190[8]),
        .R(1'b0));
  FDRE \inputBuf_V_49_fu_1190_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261653),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_49_fu_1190[9]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_4_fu_1010[0]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_4_fu_1010[10]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_4_fu_1010[11]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_4_fu_1010[12]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_4_fu_1010[13]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_4_fu_1010[14]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_4_fu_1010[15]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_4_fu_1010[16]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_4_fu_1010[17]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_4_fu_1010[18]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_4_fu_1010[19]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_4_fu_1010[1]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_4_fu_1010[20]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_4_fu_1010[21]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_4_fu_1010[22]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_4_fu_1010[23]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_4_fu_1010[24]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_4_fu_1010[25]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_4_fu_1010[26]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_4_fu_1010[2]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_4_fu_1010[3]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_4_fu_1010[4]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_4_fu_1010[5]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_4_fu_1010[6]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_4_fu_1010[7]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_4_fu_1010[8]),
        .R(1'b0));
  FDRE \inputBuf_V_4_fu_1010_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261698),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_4_fu_1010[9]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_50_fu_1194[0]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_50_fu_1194[10]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_50_fu_1194[11]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_50_fu_1194[12]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_50_fu_1194[13]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_50_fu_1194[14]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_50_fu_1194[15]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_50_fu_1194[16]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_50_fu_1194[17]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_50_fu_1194[18]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_50_fu_1194[19]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_50_fu_1194[1]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_50_fu_1194[20]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_50_fu_1194[21]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_50_fu_1194[22]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_50_fu_1194[23]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_50_fu_1194[24]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_50_fu_1194[25]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_50_fu_1194[26]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_50_fu_1194[2]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_50_fu_1194[3]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_50_fu_1194[4]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_50_fu_1194[5]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_50_fu_1194[6]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_50_fu_1194[7]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_50_fu_1194[8]),
        .R(1'b0));
  FDRE \inputBuf_V_50_fu_1194_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261652),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_50_fu_1194[9]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_51_fu_1198[0]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_51_fu_1198[10]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_51_fu_1198[11]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_51_fu_1198[12]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_51_fu_1198[13]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_51_fu_1198[14]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_51_fu_1198[15]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_51_fu_1198[16]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_51_fu_1198[17]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_51_fu_1198[18]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_51_fu_1198[19]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_51_fu_1198[1]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_51_fu_1198[20]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_51_fu_1198[21]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_51_fu_1198[22]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_51_fu_1198[23]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_51_fu_1198[24]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_51_fu_1198[25]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_51_fu_1198[26]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_51_fu_1198[2]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_51_fu_1198[3]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_51_fu_1198[4]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_51_fu_1198[5]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_51_fu_1198[6]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_51_fu_1198[7]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_51_fu_1198[8]),
        .R(1'b0));
  FDRE \inputBuf_V_51_fu_1198_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261651),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_51_fu_1198[9]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_52_fu_1202[0]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_52_fu_1202[10]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_52_fu_1202[11]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_52_fu_1202[12]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_52_fu_1202[13]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_52_fu_1202[14]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_52_fu_1202[15]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_52_fu_1202[16]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_52_fu_1202[17]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_52_fu_1202[18]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_52_fu_1202[19]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_52_fu_1202[1]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_52_fu_1202[20]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_52_fu_1202[21]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_52_fu_1202[22]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_52_fu_1202[23]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_52_fu_1202[24]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_52_fu_1202[25]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_52_fu_1202[26]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_52_fu_1202[2]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_52_fu_1202[3]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_52_fu_1202[4]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_52_fu_1202[5]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_52_fu_1202[6]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_52_fu_1202[7]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_52_fu_1202[8]),
        .R(1'b0));
  FDRE \inputBuf_V_52_fu_1202_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261650),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_52_fu_1202[9]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_53_fu_1206[0]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_53_fu_1206[10]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_53_fu_1206[11]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_53_fu_1206[12]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_53_fu_1206[13]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_53_fu_1206[14]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_53_fu_1206[15]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_53_fu_1206[16]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_53_fu_1206[17]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_53_fu_1206[18]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_53_fu_1206[19]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_53_fu_1206[1]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_53_fu_1206[20]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_53_fu_1206[21]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_53_fu_1206[22]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_53_fu_1206[23]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_53_fu_1206[24]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_53_fu_1206[25]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_53_fu_1206[26]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_53_fu_1206[2]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_53_fu_1206[3]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_53_fu_1206[4]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_53_fu_1206[5]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_53_fu_1206[6]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_53_fu_1206[7]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_53_fu_1206[8]),
        .R(1'b0));
  FDRE \inputBuf_V_53_fu_1206_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261649),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_53_fu_1206[9]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_54_fu_1210[0]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_54_fu_1210[10]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_54_fu_1210[11]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_54_fu_1210[12]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_54_fu_1210[13]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_54_fu_1210[14]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_54_fu_1210[15]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_54_fu_1210[16]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_54_fu_1210[17]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_54_fu_1210[18]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_54_fu_1210[19]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_54_fu_1210[1]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_54_fu_1210[20]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_54_fu_1210[21]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_54_fu_1210[22]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_54_fu_1210[23]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_54_fu_1210[24]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_54_fu_1210[25]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_54_fu_1210[26]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_54_fu_1210[2]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_54_fu_1210[3]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_54_fu_1210[4]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_54_fu_1210[5]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_54_fu_1210[6]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_54_fu_1210[7]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_54_fu_1210[8]),
        .R(1'b0));
  FDRE \inputBuf_V_54_fu_1210_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261648),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_54_fu_1210[9]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_55_fu_1214[0]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_55_fu_1214[10]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_55_fu_1214[11]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_55_fu_1214[12]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_55_fu_1214[13]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_55_fu_1214[14]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_55_fu_1214[15]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_55_fu_1214[16]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_55_fu_1214[17]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_55_fu_1214[18]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_55_fu_1214[19]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_55_fu_1214[1]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_55_fu_1214[20]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_55_fu_1214[21]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_55_fu_1214[22]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_55_fu_1214[23]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_55_fu_1214[24]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_55_fu_1214[25]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_55_fu_1214[26]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_55_fu_1214[2]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_55_fu_1214[3]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_55_fu_1214[4]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_55_fu_1214[5]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_55_fu_1214[6]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_55_fu_1214[7]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_55_fu_1214[8]),
        .R(1'b0));
  FDRE \inputBuf_V_55_fu_1214_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261647),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_55_fu_1214[9]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_56_fu_1218[0]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_56_fu_1218[10]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_56_fu_1218[11]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_56_fu_1218[12]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_56_fu_1218[13]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_56_fu_1218[14]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_56_fu_1218[15]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_56_fu_1218[16]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_56_fu_1218[17]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_56_fu_1218[18]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_56_fu_1218[19]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_56_fu_1218[1]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_56_fu_1218[20]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_56_fu_1218[21]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_56_fu_1218[22]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_56_fu_1218[23]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_56_fu_1218[24]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_56_fu_1218[25]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_56_fu_1218[26]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_56_fu_1218[2]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_56_fu_1218[3]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_56_fu_1218[4]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_56_fu_1218[5]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_56_fu_1218[6]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_56_fu_1218[7]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_56_fu_1218[8]),
        .R(1'b0));
  FDRE \inputBuf_V_56_fu_1218_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261646),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_56_fu_1218[9]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_57_fu_1222[0]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_57_fu_1222[10]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_57_fu_1222[11]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_57_fu_1222[12]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_57_fu_1222[13]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_57_fu_1222[14]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_57_fu_1222[15]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_57_fu_1222[16]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_57_fu_1222[17]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_57_fu_1222[18]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_57_fu_1222[19]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_57_fu_1222[1]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_57_fu_1222[20]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_57_fu_1222[21]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_57_fu_1222[22]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_57_fu_1222[23]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_57_fu_1222[24]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_57_fu_1222[25]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_57_fu_1222[26]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_57_fu_1222[2]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_57_fu_1222[3]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_57_fu_1222[4]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_57_fu_1222[5]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_57_fu_1222[6]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_57_fu_1222[7]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_57_fu_1222[8]),
        .R(1'b0));
  FDRE \inputBuf_V_57_fu_1222_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261645),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_57_fu_1222[9]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_58_fu_1226[0]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_58_fu_1226[10]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_58_fu_1226[11]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_58_fu_1226[12]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_58_fu_1226[13]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_58_fu_1226[14]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_58_fu_1226[15]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_58_fu_1226[16]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_58_fu_1226[17]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_58_fu_1226[18]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_58_fu_1226[19]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_58_fu_1226[1]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_58_fu_1226[20]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_58_fu_1226[21]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_58_fu_1226[22]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_58_fu_1226[23]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_58_fu_1226[24]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_58_fu_1226[25]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_58_fu_1226[26]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_58_fu_1226[2]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_58_fu_1226[3]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_58_fu_1226[4]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_58_fu_1226[5]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_58_fu_1226[6]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_58_fu_1226[7]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_58_fu_1226[8]),
        .R(1'b0));
  FDRE \inputBuf_V_58_fu_1226_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261644),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_58_fu_1226[9]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_59_fu_1230[0]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_59_fu_1230[10]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_59_fu_1230[11]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_59_fu_1230[12]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_59_fu_1230[13]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_59_fu_1230[14]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_59_fu_1230[15]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_59_fu_1230[16]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_59_fu_1230[17]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_59_fu_1230[18]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_59_fu_1230[19]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_59_fu_1230[1]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_59_fu_1230[20]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_59_fu_1230[21]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_59_fu_1230[22]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_59_fu_1230[23]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_59_fu_1230[24]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_59_fu_1230[25]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_59_fu_1230[26]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_59_fu_1230[2]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_59_fu_1230[3]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_59_fu_1230[4]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_59_fu_1230[5]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_59_fu_1230[6]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_59_fu_1230[7]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_59_fu_1230[8]),
        .R(1'b0));
  FDRE \inputBuf_V_59_fu_1230_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261643),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_59_fu_1230[9]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_5_fu_1014[0]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_5_fu_1014[10]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_5_fu_1014[11]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_5_fu_1014[12]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_5_fu_1014[13]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_5_fu_1014[14]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_5_fu_1014[15]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_5_fu_1014[16]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_5_fu_1014[17]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_5_fu_1014[18]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_5_fu_1014[19]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_5_fu_1014[1]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_5_fu_1014[20]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_5_fu_1014[21]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_5_fu_1014[22]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_5_fu_1014[23]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_5_fu_1014[24]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_5_fu_1014[25]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_5_fu_1014[26]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_5_fu_1014[2]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_5_fu_1014[3]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_5_fu_1014[4]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_5_fu_1014[5]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_5_fu_1014[6]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_5_fu_1014[7]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_5_fu_1014[8]),
        .R(1'b0));
  FDRE \inputBuf_V_5_fu_1014_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261697),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_5_fu_1014[9]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_60_fu_1234[0]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_60_fu_1234[10]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_60_fu_1234[11]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_60_fu_1234[12]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_60_fu_1234[13]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_60_fu_1234[14]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_60_fu_1234[15]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_60_fu_1234[16]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_60_fu_1234[17]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_60_fu_1234[18]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_60_fu_1234[19]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_60_fu_1234[1]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_60_fu_1234[20]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_60_fu_1234[21]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_60_fu_1234[22]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_60_fu_1234[23]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_60_fu_1234[24]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_60_fu_1234[25]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_60_fu_1234[26]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_60_fu_1234[2]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_60_fu_1234[3]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_60_fu_1234[4]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_60_fu_1234[5]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_60_fu_1234[6]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_60_fu_1234[7]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_60_fu_1234[8]),
        .R(1'b0));
  FDRE \inputBuf_V_60_fu_1234_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261642),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_60_fu_1234[9]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_61_fu_1238[0]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_61_fu_1238[10]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_61_fu_1238[11]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_61_fu_1238[12]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_61_fu_1238[13]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_61_fu_1238[14]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_61_fu_1238[15]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_61_fu_1238[16]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_61_fu_1238[17]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_61_fu_1238[18]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_61_fu_1238[19]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_61_fu_1238[1]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_61_fu_1238[20]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_61_fu_1238[21]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_61_fu_1238[22]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_61_fu_1238[23]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_61_fu_1238[24]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_61_fu_1238[25]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_61_fu_1238[26]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_61_fu_1238[2]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_61_fu_1238[3]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_61_fu_1238[4]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_61_fu_1238[5]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_61_fu_1238[6]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_61_fu_1238[7]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_61_fu_1238[8]),
        .R(1'b0));
  FDRE \inputBuf_V_61_fu_1238_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261641),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_61_fu_1238[9]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_62_fu_1242[0]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_62_fu_1242[10]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_62_fu_1242[11]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_62_fu_1242[12]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_62_fu_1242[13]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_62_fu_1242[14]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_62_fu_1242[15]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_62_fu_1242[16]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_62_fu_1242[17]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_62_fu_1242[18]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_62_fu_1242[19]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_62_fu_1242[1]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_62_fu_1242[20]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_62_fu_1242[21]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_62_fu_1242[22]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_62_fu_1242[23]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_62_fu_1242[24]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_62_fu_1242[25]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_62_fu_1242[26]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_62_fu_1242[2]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_62_fu_1242[3]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_62_fu_1242[4]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_62_fu_1242[5]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_62_fu_1242[6]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_62_fu_1242[7]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_62_fu_1242[8]),
        .R(1'b0));
  FDRE \inputBuf_V_62_fu_1242_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261640),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_62_fu_1242[9]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_63_fu_1246[0]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_63_fu_1246[10]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_63_fu_1246[11]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_63_fu_1246[12]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_63_fu_1246[13]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_63_fu_1246[14]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_63_fu_1246[15]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_63_fu_1246[16]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_63_fu_1246[17]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_63_fu_1246[18]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_63_fu_1246[19]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_63_fu_1246[1]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_63_fu_1246[20]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_63_fu_1246[21]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_63_fu_1246[22]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_63_fu_1246[23]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_63_fu_1246[24]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_63_fu_1246[25]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_63_fu_1246[26]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_63_fu_1246[2]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_63_fu_1246[3]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_63_fu_1246[4]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_63_fu_1246[5]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_63_fu_1246[6]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_63_fu_1246[7]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_63_fu_1246[8]),
        .R(1'b0));
  FDRE \inputBuf_V_63_fu_1246_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261639),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_63_fu_1246[9]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_64_fu_1250[0]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_64_fu_1250[10]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_64_fu_1250[11]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_64_fu_1250[12]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_64_fu_1250[13]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_64_fu_1250[14]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_64_fu_1250[15]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_64_fu_1250[16]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_64_fu_1250[17]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_64_fu_1250[18]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_64_fu_1250[19]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_64_fu_1250[1]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_64_fu_1250[20]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_64_fu_1250[21]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_64_fu_1250[22]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_64_fu_1250[23]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_64_fu_1250[24]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_64_fu_1250[25]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_64_fu_1250[26]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_64_fu_1250[2]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_64_fu_1250[3]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_64_fu_1250[4]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_64_fu_1250[5]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_64_fu_1250[6]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_64_fu_1250[7]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_64_fu_1250[8]),
        .R(1'b0));
  FDRE \inputBuf_V_64_fu_1250_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_10),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_64_fu_1250[9]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_65_fu_1254[0]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_65_fu_1254[10]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_65_fu_1254[11]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_65_fu_1254[12]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_65_fu_1254[13]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_65_fu_1254[14]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_65_fu_1254[15]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_65_fu_1254[16]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_65_fu_1254[17]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_65_fu_1254[18]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_65_fu_1254[19]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_65_fu_1254[1]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_65_fu_1254[20]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_65_fu_1254[21]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_65_fu_1254[22]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_65_fu_1254[23]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_65_fu_1254[24]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_65_fu_1254[25]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_65_fu_1254[26]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_65_fu_1254[2]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_65_fu_1254[3]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_65_fu_1254[4]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_65_fu_1254[5]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_65_fu_1254[6]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_65_fu_1254[7]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_65_fu_1254[8]),
        .R(1'b0));
  FDRE \inputBuf_V_65_fu_1254_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261637),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_65_fu_1254[9]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_66_fu_1258[0]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_66_fu_1258[10]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_66_fu_1258[11]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_66_fu_1258[12]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_66_fu_1258[13]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_66_fu_1258[14]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_66_fu_1258[15]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_66_fu_1258[16]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_66_fu_1258[17]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_66_fu_1258[18]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_66_fu_1258[19]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_66_fu_1258[1]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_66_fu_1258[20]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_66_fu_1258[21]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_66_fu_1258[22]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_66_fu_1258[23]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_66_fu_1258[24]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_66_fu_1258[25]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_66_fu_1258[26]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_66_fu_1258[2]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_66_fu_1258[3]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_66_fu_1258[4]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_66_fu_1258[5]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_66_fu_1258[6]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_66_fu_1258[7]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_66_fu_1258[8]),
        .R(1'b0));
  FDRE \inputBuf_V_66_fu_1258_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261636),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_66_fu_1258[9]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_67_fu_1262[0]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_67_fu_1262[10]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_67_fu_1262[11]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_67_fu_1262[12]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_67_fu_1262[13]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_67_fu_1262[14]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_67_fu_1262[15]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_67_fu_1262[16]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_67_fu_1262[17]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_67_fu_1262[18]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_67_fu_1262[19]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_67_fu_1262[1]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_67_fu_1262[20]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_67_fu_1262[21]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_67_fu_1262[22]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_67_fu_1262[23]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_67_fu_1262[24]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_67_fu_1262[25]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_67_fu_1262[26]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_67_fu_1262[2]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_67_fu_1262[3]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_67_fu_1262[4]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_67_fu_1262[5]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_67_fu_1262[6]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_67_fu_1262[7]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_67_fu_1262[8]),
        .R(1'b0));
  FDRE \inputBuf_V_67_fu_1262_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261635),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_67_fu_1262[9]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_68_fu_1266[0]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_68_fu_1266[10]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_68_fu_1266[11]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_68_fu_1266[12]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_68_fu_1266[13]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_68_fu_1266[14]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_68_fu_1266[15]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_68_fu_1266[16]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_68_fu_1266[17]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_68_fu_1266[18]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_68_fu_1266[19]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_68_fu_1266[1]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_68_fu_1266[20]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_68_fu_1266[21]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_68_fu_1266[22]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_68_fu_1266[23]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_68_fu_1266[24]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_68_fu_1266[25]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_68_fu_1266[26]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_68_fu_1266[2]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_68_fu_1266[3]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_68_fu_1266[4]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_68_fu_1266[5]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_68_fu_1266[6]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_68_fu_1266[7]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_68_fu_1266[8]),
        .R(1'b0));
  FDRE \inputBuf_V_68_fu_1266_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261634),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_68_fu_1266[9]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_69_fu_1270[0]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_69_fu_1270[10]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_69_fu_1270[11]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_69_fu_1270[12]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_69_fu_1270[13]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_69_fu_1270[14]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_69_fu_1270[15]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_69_fu_1270[16]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_69_fu_1270[17]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_69_fu_1270[18]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_69_fu_1270[19]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_69_fu_1270[1]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_69_fu_1270[20]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_69_fu_1270[21]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_69_fu_1270[22]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_69_fu_1270[23]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_69_fu_1270[24]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_69_fu_1270[25]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_69_fu_1270[26]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_69_fu_1270[2]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_69_fu_1270[3]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_69_fu_1270[4]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_69_fu_1270[5]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_69_fu_1270[6]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_69_fu_1270[7]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_69_fu_1270[8]),
        .R(1'b0));
  FDRE \inputBuf_V_69_fu_1270_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261633),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_69_fu_1270[9]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_6_fu_1018[0]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_6_fu_1018[10]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_6_fu_1018[11]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_6_fu_1018[12]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_6_fu_1018[13]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_6_fu_1018[14]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_6_fu_1018[15]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_6_fu_1018[16]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_6_fu_1018[17]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_6_fu_1018[18]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_6_fu_1018[19]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_6_fu_1018[1]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_6_fu_1018[20]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_6_fu_1018[21]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_6_fu_1018[22]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_6_fu_1018[23]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_6_fu_1018[24]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_6_fu_1018[25]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_6_fu_1018[26]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_6_fu_1018[2]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_6_fu_1018[3]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_6_fu_1018[4]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_6_fu_1018[5]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_6_fu_1018[6]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_6_fu_1018[7]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_6_fu_1018[8]),
        .R(1'b0));
  FDRE \inputBuf_V_6_fu_1018_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261696),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_6_fu_1018[9]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_70_fu_1274[0]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_70_fu_1274[10]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_70_fu_1274[11]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_70_fu_1274[12]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_70_fu_1274[13]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_70_fu_1274[14]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_70_fu_1274[15]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_70_fu_1274[16]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_70_fu_1274[17]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_70_fu_1274[18]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_70_fu_1274[19]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_70_fu_1274[1]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_70_fu_1274[20]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_70_fu_1274[21]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_70_fu_1274[22]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_70_fu_1274[23]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_70_fu_1274[24]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_70_fu_1274[25]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_70_fu_1274[26]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_70_fu_1274[2]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_70_fu_1274[3]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_70_fu_1274[4]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_70_fu_1274[5]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_70_fu_1274[6]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_70_fu_1274[7]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_70_fu_1274[8]),
        .R(1'b0));
  FDRE \inputBuf_V_70_fu_1274_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261632),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_70_fu_1274[9]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_71_fu_1278[0]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_71_fu_1278[10]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_71_fu_1278[11]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_71_fu_1278[12]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_71_fu_1278[13]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_71_fu_1278[14]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_71_fu_1278[15]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_71_fu_1278[16]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_71_fu_1278[17]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_71_fu_1278[18]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_71_fu_1278[19]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_71_fu_1278[1]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_71_fu_1278[20]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_71_fu_1278[21]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_71_fu_1278[22]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_71_fu_1278[23]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_71_fu_1278[24]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_71_fu_1278[25]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_71_fu_1278[26]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_71_fu_1278[2]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_71_fu_1278[3]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_71_fu_1278[4]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_71_fu_1278[5]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_71_fu_1278[6]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_71_fu_1278[7]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_71_fu_1278[8]),
        .R(1'b0));
  FDRE \inputBuf_V_71_fu_1278_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261631),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_71_fu_1278[9]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_72_fu_1282[0]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_72_fu_1282[10]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_72_fu_1282[11]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_72_fu_1282[12]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_72_fu_1282[13]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_72_fu_1282[14]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_72_fu_1282[15]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_72_fu_1282[16]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_72_fu_1282[17]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_72_fu_1282[18]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_72_fu_1282[19]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_72_fu_1282[1]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_72_fu_1282[20]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_72_fu_1282[21]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_72_fu_1282[22]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_72_fu_1282[23]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_72_fu_1282[24]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_72_fu_1282[25]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_72_fu_1282[26]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_72_fu_1282[2]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_72_fu_1282[3]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_72_fu_1282[4]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_72_fu_1282[5]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_72_fu_1282[6]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_72_fu_1282[7]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_72_fu_1282[8]),
        .R(1'b0));
  FDRE \inputBuf_V_72_fu_1282_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_5),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_72_fu_1282[9]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_73_fu_1286[0]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_73_fu_1286[10]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_73_fu_1286[11]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_73_fu_1286[12]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_73_fu_1286[13]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_73_fu_1286[14]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_73_fu_1286[15]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_73_fu_1286[16]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_73_fu_1286[17]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_73_fu_1286[18]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_73_fu_1286[19]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_73_fu_1286[1]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_73_fu_1286[20]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_73_fu_1286[21]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_73_fu_1286[22]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_73_fu_1286[23]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_73_fu_1286[24]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_73_fu_1286[25]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_73_fu_1286[26]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_73_fu_1286[2]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_73_fu_1286[3]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_73_fu_1286[4]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_73_fu_1286[5]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_73_fu_1286[6]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_73_fu_1286[7]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_73_fu_1286[8]),
        .R(1'b0));
  FDRE \inputBuf_V_73_fu_1286_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_7),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_73_fu_1286[9]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_74_fu_1290[0]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_74_fu_1290[10]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_74_fu_1290[11]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_74_fu_1290[12]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_74_fu_1290[13]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_74_fu_1290[14]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_74_fu_1290[15]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_74_fu_1290[16]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_74_fu_1290[17]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_74_fu_1290[18]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_74_fu_1290[19]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_74_fu_1290[1]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_74_fu_1290[20]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_74_fu_1290[21]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_74_fu_1290[22]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_74_fu_1290[23]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_74_fu_1290[24]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_74_fu_1290[25]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_74_fu_1290[26]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_74_fu_1290[2]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_74_fu_1290[3]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_74_fu_1290[4]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_74_fu_1290[5]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_74_fu_1290[6]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_74_fu_1290[7]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_74_fu_1290[8]),
        .R(1'b0));
  FDRE \inputBuf_V_74_fu_1290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261628),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_74_fu_1290[9]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_75_fu_1294[0]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_75_fu_1294[10]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_75_fu_1294[11]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_75_fu_1294[12]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_75_fu_1294[13]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_75_fu_1294[14]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_75_fu_1294[15]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_75_fu_1294[16]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_75_fu_1294[17]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_75_fu_1294[18]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_75_fu_1294[19]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_75_fu_1294[1]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_75_fu_1294[20]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_75_fu_1294[21]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_75_fu_1294[22]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_75_fu_1294[23]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_75_fu_1294[24]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_75_fu_1294[25]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_75_fu_1294[26]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_75_fu_1294[2]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_75_fu_1294[3]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_75_fu_1294[4]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_75_fu_1294[5]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_75_fu_1294[6]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_75_fu_1294[7]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_75_fu_1294[8]),
        .R(1'b0));
  FDRE \inputBuf_V_75_fu_1294_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261627),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_75_fu_1294[9]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_76_fu_1298[0]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_76_fu_1298[10]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_76_fu_1298[11]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_76_fu_1298[12]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_76_fu_1298[13]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_76_fu_1298[14]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_76_fu_1298[15]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_76_fu_1298[16]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_76_fu_1298[17]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_76_fu_1298[18]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_76_fu_1298[19]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_76_fu_1298[1]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_76_fu_1298[20]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_76_fu_1298[21]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_76_fu_1298[22]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_76_fu_1298[23]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_76_fu_1298[24]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_76_fu_1298[25]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_76_fu_1298[26]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_76_fu_1298[2]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_76_fu_1298[3]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_76_fu_1298[4]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_76_fu_1298[5]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_76_fu_1298[6]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_76_fu_1298[7]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_76_fu_1298[8]),
        .R(1'b0));
  FDRE \inputBuf_V_76_fu_1298_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261626),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_76_fu_1298[9]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_77_fu_1302[0]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_77_fu_1302[10]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_77_fu_1302[11]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_77_fu_1302[12]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_77_fu_1302[13]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_77_fu_1302[14]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_77_fu_1302[15]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_77_fu_1302[16]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_77_fu_1302[17]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_77_fu_1302[18]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_77_fu_1302[19]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_77_fu_1302[1]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_77_fu_1302[20]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_77_fu_1302[21]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_77_fu_1302[22]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_77_fu_1302[23]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_77_fu_1302[24]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_77_fu_1302[25]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_77_fu_1302[26]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_77_fu_1302[2]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_77_fu_1302[3]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_77_fu_1302[4]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_77_fu_1302[5]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_77_fu_1302[6]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_77_fu_1302[7]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_77_fu_1302[8]),
        .R(1'b0));
  FDRE \inputBuf_V_77_fu_1302_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261625),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_77_fu_1302[9]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_78_fu_1306[0]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_78_fu_1306[10]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_78_fu_1306[11]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_78_fu_1306[12]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_78_fu_1306[13]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_78_fu_1306[14]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_78_fu_1306[15]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_78_fu_1306[16]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_78_fu_1306[17]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_78_fu_1306[18]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_78_fu_1306[19]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_78_fu_1306[1]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_78_fu_1306[20]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_78_fu_1306[21]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_78_fu_1306[22]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_78_fu_1306[23]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_78_fu_1306[24]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_78_fu_1306[25]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_78_fu_1306[26]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_78_fu_1306[2]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_78_fu_1306[3]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_78_fu_1306[4]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_78_fu_1306[5]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_78_fu_1306[6]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_78_fu_1306[7]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_78_fu_1306[8]),
        .R(1'b0));
  FDRE \inputBuf_V_78_fu_1306_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261624),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_78_fu_1306[9]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_79_fu_1310[0]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_79_fu_1310[10]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_79_fu_1310[11]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_79_fu_1310[12]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_79_fu_1310[13]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_79_fu_1310[14]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_79_fu_1310[15]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_79_fu_1310[16]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_79_fu_1310[17]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_79_fu_1310[18]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_79_fu_1310[19]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_79_fu_1310[1]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_79_fu_1310[20]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_79_fu_1310[21]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_79_fu_1310[22]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_79_fu_1310[23]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_79_fu_1310[24]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_79_fu_1310[25]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_79_fu_1310[26]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_79_fu_1310[2]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_79_fu_1310[3]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_79_fu_1310[4]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_79_fu_1310[5]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_79_fu_1310[6]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_79_fu_1310[7]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_79_fu_1310[8]),
        .R(1'b0));
  FDRE \inputBuf_V_79_fu_1310_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261623),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_79_fu_1310[9]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_7_fu_1022[0]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_7_fu_1022[10]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_7_fu_1022[11]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_7_fu_1022[12]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_7_fu_1022[13]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_7_fu_1022[14]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_7_fu_1022[15]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_7_fu_1022[16]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_7_fu_1022[17]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_7_fu_1022[18]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_7_fu_1022[19]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_7_fu_1022[1]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_7_fu_1022[20]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_7_fu_1022[21]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_7_fu_1022[22]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_7_fu_1022[23]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_7_fu_1022[24]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_7_fu_1022[25]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_7_fu_1022[26]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_7_fu_1022[2]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_7_fu_1022[3]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_7_fu_1022[4]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_7_fu_1022[5]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_7_fu_1022[6]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_7_fu_1022[7]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_7_fu_1022[8]),
        .R(1'b0));
  FDRE \inputBuf_V_7_fu_1022_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261695),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_7_fu_1022[9]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_80_fu_1314[0]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_80_fu_1314[10]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_80_fu_1314[11]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_80_fu_1314[12]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_80_fu_1314[13]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_80_fu_1314[14]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_80_fu_1314[15]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_80_fu_1314[16]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_80_fu_1314[17]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_80_fu_1314[18]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_80_fu_1314[19]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_80_fu_1314[1]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_80_fu_1314[20]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_80_fu_1314[21]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_80_fu_1314[22]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_80_fu_1314[23]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_80_fu_1314[24]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_80_fu_1314[25]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_80_fu_1314[26]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_80_fu_1314[2]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_80_fu_1314[3]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_80_fu_1314[4]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_80_fu_1314[5]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_80_fu_1314[6]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_80_fu_1314[7]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_80_fu_1314[8]),
        .R(1'b0));
  FDRE \inputBuf_V_80_fu_1314_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261622),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_80_fu_1314[9]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_81_fu_1318[0]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_81_fu_1318[10]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_81_fu_1318[11]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_81_fu_1318[12]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_81_fu_1318[13]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_81_fu_1318[14]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_81_fu_1318[15]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_81_fu_1318[16]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_81_fu_1318[17]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_81_fu_1318[18]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_81_fu_1318[19]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_81_fu_1318[1]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_81_fu_1318[20]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_81_fu_1318[21]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_81_fu_1318[22]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_81_fu_1318[23]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_81_fu_1318[24]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_81_fu_1318[25]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_81_fu_1318[26]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_81_fu_1318[2]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_81_fu_1318[3]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_81_fu_1318[4]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_81_fu_1318[5]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_81_fu_1318[6]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_81_fu_1318[7]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_81_fu_1318[8]),
        .R(1'b0));
  FDRE \inputBuf_V_81_fu_1318_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261621),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_81_fu_1318[9]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_82_fu_1322[0]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_82_fu_1322[10]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_82_fu_1322[11]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_82_fu_1322[12]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_82_fu_1322[13]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_82_fu_1322[14]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_82_fu_1322[15]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_82_fu_1322[16]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_82_fu_1322[17]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_82_fu_1322[18]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_82_fu_1322[19]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_82_fu_1322[1]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_82_fu_1322[20]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_82_fu_1322[21]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_82_fu_1322[22]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_82_fu_1322[23]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_82_fu_1322[24]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_82_fu_1322[25]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_82_fu_1322[26]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_82_fu_1322[2]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_82_fu_1322[3]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_82_fu_1322[4]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_82_fu_1322[5]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_82_fu_1322[6]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_82_fu_1322[7]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_82_fu_1322[8]),
        .R(1'b0));
  FDRE \inputBuf_V_82_fu_1322_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261620),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_82_fu_1322[9]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_83_fu_1326[0]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_83_fu_1326[10]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_83_fu_1326[11]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_83_fu_1326[12]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_83_fu_1326[13]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_83_fu_1326[14]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_83_fu_1326[15]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_83_fu_1326[16]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_83_fu_1326[17]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_83_fu_1326[18]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_83_fu_1326[19]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_83_fu_1326[1]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_83_fu_1326[20]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_83_fu_1326[21]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_83_fu_1326[22]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_83_fu_1326[23]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_83_fu_1326[24]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_83_fu_1326[25]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_83_fu_1326[26]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_83_fu_1326[2]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_83_fu_1326[3]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_83_fu_1326[4]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_83_fu_1326[5]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_83_fu_1326[6]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_83_fu_1326[7]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_83_fu_1326[8]),
        .R(1'b0));
  FDRE \inputBuf_V_83_fu_1326_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261619),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_83_fu_1326[9]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_84_fu_1330[0]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_84_fu_1330[10]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_84_fu_1330[11]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_84_fu_1330[12]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_84_fu_1330[13]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_84_fu_1330[14]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_84_fu_1330[15]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_84_fu_1330[16]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_84_fu_1330[17]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_84_fu_1330[18]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_84_fu_1330[19]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_84_fu_1330[1]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_84_fu_1330[20]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_84_fu_1330[21]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_84_fu_1330[22]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_84_fu_1330[23]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_84_fu_1330[24]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_84_fu_1330[25]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_84_fu_1330[26]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_84_fu_1330[2]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_84_fu_1330[3]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_84_fu_1330[4]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_84_fu_1330[5]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_84_fu_1330[6]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_84_fu_1330[7]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_84_fu_1330[8]),
        .R(1'b0));
  FDRE \inputBuf_V_84_fu_1330_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261618),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_84_fu_1330[9]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_85_fu_1334[0]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_85_fu_1334[10]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_85_fu_1334[11]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_85_fu_1334[12]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_85_fu_1334[13]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_85_fu_1334[14]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_85_fu_1334[15]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_85_fu_1334[16]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_85_fu_1334[17]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_85_fu_1334[18]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_85_fu_1334[19]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_85_fu_1334[1]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_85_fu_1334[20]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_85_fu_1334[21]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_85_fu_1334[22]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_85_fu_1334[23]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_85_fu_1334[24]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_85_fu_1334[25]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_85_fu_1334[26]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_85_fu_1334[2]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_85_fu_1334[3]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_85_fu_1334[4]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_85_fu_1334[5]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_85_fu_1334[6]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_85_fu_1334[7]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_85_fu_1334[8]),
        .R(1'b0));
  FDRE \inputBuf_V_85_fu_1334_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261617),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_85_fu_1334[9]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_86_fu_1338[0]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_86_fu_1338[10]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_86_fu_1338[11]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_86_fu_1338[12]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_86_fu_1338[13]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_86_fu_1338[14]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_86_fu_1338[15]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_86_fu_1338[16]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_86_fu_1338[17]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_86_fu_1338[18]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_86_fu_1338[19]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_86_fu_1338[1]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_86_fu_1338[20]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_86_fu_1338[21]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_86_fu_1338[22]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_86_fu_1338[23]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_86_fu_1338[24]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_86_fu_1338[25]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_86_fu_1338[26]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_86_fu_1338[2]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_86_fu_1338[3]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_86_fu_1338[4]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_86_fu_1338[5]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_86_fu_1338[6]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_86_fu_1338[7]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_86_fu_1338[8]),
        .R(1'b0));
  FDRE \inputBuf_V_86_fu_1338_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261616),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_86_fu_1338[9]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_87_fu_1342[0]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_87_fu_1342[10]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_87_fu_1342[11]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_87_fu_1342[12]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_87_fu_1342[13]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_87_fu_1342[14]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_87_fu_1342[15]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_87_fu_1342[16]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_87_fu_1342[17]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_87_fu_1342[18]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_87_fu_1342[19]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_87_fu_1342[1]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_87_fu_1342[20]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_87_fu_1342[21]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_87_fu_1342[22]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_87_fu_1342[23]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_87_fu_1342[24]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_87_fu_1342[25]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_87_fu_1342[26]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_87_fu_1342[2]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_87_fu_1342[3]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_87_fu_1342[4]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_87_fu_1342[5]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_87_fu_1342[6]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_87_fu_1342[7]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_87_fu_1342[8]),
        .R(1'b0));
  FDRE \inputBuf_V_87_fu_1342_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261615),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_87_fu_1342[9]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_88_fu_1346[0]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_88_fu_1346[10]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_88_fu_1346[11]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_88_fu_1346[12]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_88_fu_1346[13]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_88_fu_1346[14]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_88_fu_1346[15]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_88_fu_1346[16]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_88_fu_1346[17]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_88_fu_1346[18]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_88_fu_1346[19]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_88_fu_1346[1]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_88_fu_1346[20]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_88_fu_1346[21]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_88_fu_1346[22]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_88_fu_1346[23]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_88_fu_1346[24]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_88_fu_1346[25]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_88_fu_1346[26]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_88_fu_1346[2]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_88_fu_1346[3]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_88_fu_1346[4]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_88_fu_1346[5]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_88_fu_1346[6]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_88_fu_1346[7]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_88_fu_1346[8]),
        .R(1'b0));
  FDRE \inputBuf_V_88_fu_1346_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261614),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_88_fu_1346[9]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_89_fu_1350[0]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_89_fu_1350[10]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_89_fu_1350[11]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_89_fu_1350[12]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_89_fu_1350[13]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_89_fu_1350[14]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_89_fu_1350[15]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_89_fu_1350[16]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_89_fu_1350[17]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_89_fu_1350[18]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_89_fu_1350[19]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_89_fu_1350[1]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_89_fu_1350[20]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_89_fu_1350[21]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_89_fu_1350[22]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_89_fu_1350[23]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_89_fu_1350[24]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_89_fu_1350[25]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_89_fu_1350[26]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_89_fu_1350[2]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_89_fu_1350[3]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_89_fu_1350[4]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_89_fu_1350[5]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_89_fu_1350[6]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_89_fu_1350[7]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_89_fu_1350[8]),
        .R(1'b0));
  FDRE \inputBuf_V_89_fu_1350_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261613),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_89_fu_1350[9]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_8_fu_1026[0]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_8_fu_1026[10]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_8_fu_1026[11]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_8_fu_1026[12]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_8_fu_1026[13]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_8_fu_1026[14]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_8_fu_1026[15]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_8_fu_1026[16]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_8_fu_1026[17]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_8_fu_1026[18]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_8_fu_1026[19]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_8_fu_1026[1]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_8_fu_1026[20]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_8_fu_1026[21]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_8_fu_1026[22]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_8_fu_1026[23]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_8_fu_1026[24]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_8_fu_1026[25]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_8_fu_1026[26]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_8_fu_1026[2]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_8_fu_1026[3]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_8_fu_1026[4]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_8_fu_1026[5]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_8_fu_1026[6]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_8_fu_1026[7]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_8_fu_1026[8]),
        .R(1'b0));
  FDRE \inputBuf_V_8_fu_1026_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261694),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_8_fu_1026[9]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_90_fu_1354[0]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_90_fu_1354[10]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_90_fu_1354[11]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_90_fu_1354[12]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_90_fu_1354[13]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_90_fu_1354[14]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_90_fu_1354[15]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_90_fu_1354[16]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_90_fu_1354[17]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_90_fu_1354[18]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_90_fu_1354[19]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_90_fu_1354[1]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_90_fu_1354[20]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_90_fu_1354[21]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_90_fu_1354[22]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_90_fu_1354[23]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_90_fu_1354[24]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_90_fu_1354[25]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_90_fu_1354[26]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_90_fu_1354[2]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_90_fu_1354[3]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_90_fu_1354[4]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_90_fu_1354[5]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_90_fu_1354[6]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_90_fu_1354[7]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_90_fu_1354[8]),
        .R(1'b0));
  FDRE \inputBuf_V_90_fu_1354_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261612),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_90_fu_1354[9]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_91_fu_1358[0]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_91_fu_1358[10]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_91_fu_1358[11]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_91_fu_1358[12]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_91_fu_1358[13]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_91_fu_1358[14]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_91_fu_1358[15]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_91_fu_1358[16]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_91_fu_1358[17]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_91_fu_1358[18]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_91_fu_1358[19]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_91_fu_1358[1]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_91_fu_1358[20]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_91_fu_1358[21]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_91_fu_1358[22]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_91_fu_1358[23]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_91_fu_1358[24]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_91_fu_1358[25]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_91_fu_1358[26]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_91_fu_1358[2]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_91_fu_1358[3]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_91_fu_1358[4]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_91_fu_1358[5]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_91_fu_1358[6]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_91_fu_1358[7]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_91_fu_1358[8]),
        .R(1'b0));
  FDRE \inputBuf_V_91_fu_1358_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261611),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_91_fu_1358[9]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_92_fu_1362[0]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_92_fu_1362[10]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_92_fu_1362[11]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_92_fu_1362[12]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_92_fu_1362[13]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_92_fu_1362[14]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_92_fu_1362[15]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_92_fu_1362[16]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_92_fu_1362[17]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_92_fu_1362[18]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_92_fu_1362[19]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_92_fu_1362[1]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_92_fu_1362[20]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_92_fu_1362[21]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_92_fu_1362[22]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_92_fu_1362[23]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_92_fu_1362[24]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_92_fu_1362[25]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_92_fu_1362[26]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_92_fu_1362[2]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_92_fu_1362[3]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_92_fu_1362[4]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_92_fu_1362[5]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_92_fu_1362[6]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_92_fu_1362[7]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_92_fu_1362[8]),
        .R(1'b0));
  FDRE \inputBuf_V_92_fu_1362_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261610),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_92_fu_1362[9]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_93_fu_1366[0]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_93_fu_1366[10]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_93_fu_1366[11]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_93_fu_1366[12]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_93_fu_1366[13]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_93_fu_1366[14]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_93_fu_1366[15]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_93_fu_1366[16]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_93_fu_1366[17]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_93_fu_1366[18]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_93_fu_1366[19]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_93_fu_1366[1]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_93_fu_1366[20]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_93_fu_1366[21]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_93_fu_1366[22]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_93_fu_1366[23]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_93_fu_1366[24]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_93_fu_1366[25]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_93_fu_1366[26]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_93_fu_1366[2]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_93_fu_1366[3]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_93_fu_1366[4]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_93_fu_1366[5]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_93_fu_1366[6]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_93_fu_1366[7]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_93_fu_1366[8]),
        .R(1'b0));
  FDRE \inputBuf_V_93_fu_1366_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26169),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_93_fu_1366[9]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_94_fu_1370[0]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_94_fu_1370[10]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_94_fu_1370[11]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_94_fu_1370[12]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_94_fu_1370[13]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_94_fu_1370[14]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_94_fu_1370[15]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_94_fu_1370[16]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_94_fu_1370[17]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_94_fu_1370[18]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_94_fu_1370[19]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_94_fu_1370[1]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_94_fu_1370[20]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_94_fu_1370[21]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_94_fu_1370[22]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_94_fu_1370[23]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_94_fu_1370[24]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_94_fu_1370[25]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_94_fu_1370[26]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_94_fu_1370[2]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_94_fu_1370[3]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_94_fu_1370[4]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_94_fu_1370[5]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_94_fu_1370[6]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_94_fu_1370[7]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_94_fu_1370[8]),
        .R(1'b0));
  FDRE \inputBuf_V_94_fu_1370_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26168),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_94_fu_1370[9]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_95_fu_1374[0]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_95_fu_1374[10]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_95_fu_1374[11]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_95_fu_1374[12]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_95_fu_1374[13]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_95_fu_1374[14]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_95_fu_1374[15]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_95_fu_1374[16]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_95_fu_1374[17]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_95_fu_1374[18]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_95_fu_1374[19]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_95_fu_1374[1]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_95_fu_1374[20]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_95_fu_1374[21]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_95_fu_1374[22]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_95_fu_1374[23]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_95_fu_1374[24]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_95_fu_1374[25]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_95_fu_1374[26]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_95_fu_1374[2]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_95_fu_1374[3]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_95_fu_1374[4]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_95_fu_1374[5]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_95_fu_1374[6]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_95_fu_1374[7]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_95_fu_1374[8]),
        .R(1'b0));
  FDRE \inputBuf_V_95_fu_1374_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26167),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_95_fu_1374[9]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_96_fu_1378[0]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_96_fu_1378[10]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_96_fu_1378[11]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_96_fu_1378[12]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_96_fu_1378[13]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_96_fu_1378[14]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_96_fu_1378[15]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_96_fu_1378[16]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_96_fu_1378[17]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_96_fu_1378[18]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_96_fu_1378[19]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_96_fu_1378[1]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_96_fu_1378[20]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_96_fu_1378[21]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_96_fu_1378[22]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_96_fu_1378[23]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_96_fu_1378[24]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_96_fu_1378[25]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_96_fu_1378[26]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_96_fu_1378[2]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_96_fu_1378[3]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_96_fu_1378[4]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_96_fu_1378[5]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_96_fu_1378[6]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_96_fu_1378[7]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_96_fu_1378[8]),
        .R(1'b0));
  FDRE \inputBuf_V_96_fu_1378_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26166),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_96_fu_1378[9]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_97_fu_1382[0]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_97_fu_1382[10]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_97_fu_1382[11]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_97_fu_1382[12]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_97_fu_1382[13]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_97_fu_1382[14]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_97_fu_1382[15]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_97_fu_1382[16]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_97_fu_1382[17]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_97_fu_1382[18]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_97_fu_1382[19]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_97_fu_1382[1]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_97_fu_1382[20]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_97_fu_1382[21]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_97_fu_1382[22]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_97_fu_1382[23]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_97_fu_1382[24]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_97_fu_1382[25]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_97_fu_1382[26]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_97_fu_1382[2]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_97_fu_1382[3]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_97_fu_1382[4]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_97_fu_1382[5]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_97_fu_1382[6]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_97_fu_1382[7]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_97_fu_1382[8]),
        .R(1'b0));
  FDRE \inputBuf_V_97_fu_1382_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26165),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_97_fu_1382[9]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_98_fu_1386[0]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_98_fu_1386[10]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_98_fu_1386[11]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_98_fu_1386[12]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_98_fu_1386[13]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_98_fu_1386[14]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_98_fu_1386[15]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_98_fu_1386[16]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_98_fu_1386[17]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_98_fu_1386[18]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_98_fu_1386[19]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_98_fu_1386[1]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_98_fu_1386[20]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_98_fu_1386[21]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_98_fu_1386[22]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_98_fu_1386[23]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_98_fu_1386[24]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_98_fu_1386[25]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_98_fu_1386[26]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_98_fu_1386[2]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_98_fu_1386[3]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_98_fu_1386[4]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_98_fu_1386[5]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_98_fu_1386[6]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_98_fu_1386[7]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_98_fu_1386[8]),
        .R(1'b0));
  FDRE \inputBuf_V_98_fu_1386_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26164),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_98_fu_1386[9]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_99_fu_1390[0]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_99_fu_1390[10]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_99_fu_1390[11]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_99_fu_1390[12]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_99_fu_1390[13]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_99_fu_1390[14]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_99_fu_1390[15]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_99_fu_1390[16]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_99_fu_1390[17]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_99_fu_1390[18]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_99_fu_1390[19]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_99_fu_1390[1]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_99_fu_1390[20]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_99_fu_1390[21]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_99_fu_1390[22]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_99_fu_1390[23]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_99_fu_1390[24]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_99_fu_1390[25]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_99_fu_1390[26]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_99_fu_1390[2]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_99_fu_1390[3]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_99_fu_1390[4]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_99_fu_1390[5]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_99_fu_1390[6]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_99_fu_1390[7]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_99_fu_1390[8]),
        .R(1'b0));
  FDRE \inputBuf_V_99_fu_1390_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_26163),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_99_fu_1390[9]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_9_fu_1030[0]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_9_fu_1030[10]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_9_fu_1030[11]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_9_fu_1030[12]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_9_fu_1030[13]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_9_fu_1030[14]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_9_fu_1030[15]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_9_fu_1030[16]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_9_fu_1030[17]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_9_fu_1030[18]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_9_fu_1030[19]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_9_fu_1030[1]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_9_fu_1030[20]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_9_fu_1030[21]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_9_fu_1030[22]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_9_fu_1030[23]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_9_fu_1030[24]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_9_fu_1030[25]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_9_fu_1030[26]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_9_fu_1030[2]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_9_fu_1030[3]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_9_fu_1030[4]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_9_fu_1030[5]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_9_fu_1030[6]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_9_fu_1030[7]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_9_fu_1030[8]),
        .R(1'b0));
  FDRE \inputBuf_V_9_fu_1030_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_261693),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_9_fu_1030[9]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [0]),
        .Q(inputBuf_V_fu_994[0]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [10]),
        .Q(inputBuf_V_fu_994[10]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [11]),
        .Q(inputBuf_V_fu_994[11]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [12]),
        .Q(inputBuf_V_fu_994[12]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [13]),
        .Q(inputBuf_V_fu_994[13]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [14]),
        .Q(inputBuf_V_fu_994[14]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [15]),
        .Q(inputBuf_V_fu_994[15]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [16]),
        .Q(inputBuf_V_fu_994[16]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [17]),
        .Q(inputBuf_V_fu_994[17]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [18]),
        .Q(inputBuf_V_fu_994[18]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [19]),
        .Q(inputBuf_V_fu_994[19]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [1]),
        .Q(inputBuf_V_fu_994[1]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [20]),
        .Q(inputBuf_V_fu_994[20]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [21]),
        .Q(inputBuf_V_fu_994[21]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [22]),
        .Q(inputBuf_V_fu_994[22]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [23]),
        .Q(inputBuf_V_fu_994[23]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [24]),
        .Q(inputBuf_V_fu_994[24]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [25]),
        .Q(inputBuf_V_fu_994[25]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [26]),
        .Q(inputBuf_V_fu_994[26]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [2]),
        .Q(inputBuf_V_fu_994[2]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [3]),
        .Q(inputBuf_V_fu_994[3]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [4]),
        .Q(inputBuf_V_fu_994[4]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [5]),
        .Q(inputBuf_V_fu_994[5]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [6]),
        .Q(inputBuf_V_fu_994[6]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [7]),
        .Q(inputBuf_V_fu_994[7]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [8]),
        .Q(inputBuf_V_fu_994[8]),
        .R(1'b0));
  FDRE \inputBuf_V_fu_994_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_inElem_1_reg_2616102),
        .D(\inputBuf_V_102_fu_1402_reg[26]_0 [9]),
        .Q(inputBuf_V_fu_994[9]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[800]),
        .Q(local_temp_V_100_reg_11096[0]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[801]),
        .Q(local_temp_V_100_reg_11096[1]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[802]),
        .Q(local_temp_V_100_reg_11096[2]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[803]),
        .Q(local_temp_V_100_reg_11096[3]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[804]),
        .Q(local_temp_V_100_reg_11096[4]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[805]),
        .Q(local_temp_V_100_reg_11096[5]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[806]),
        .Q(local_temp_V_100_reg_11096[6]),
        .R(1'b0));
  FDRE \local_temp_V_100_reg_11096_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[807]),
        .Q(local_temp_V_100_reg_11096[7]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[808]),
        .Q(local_temp_V_101_reg_11101[0]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[809]),
        .Q(local_temp_V_101_reg_11101[1]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[810]),
        .Q(local_temp_V_101_reg_11101[2]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[811]),
        .Q(local_temp_V_101_reg_11101[3]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[812]),
        .Q(local_temp_V_101_reg_11101[4]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[813]),
        .Q(local_temp_V_101_reg_11101[5]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[814]),
        .Q(local_temp_V_101_reg_11101[6]),
        .R(1'b0));
  FDRE \local_temp_V_101_reg_11101_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[815]),
        .Q(local_temp_V_101_reg_11101[7]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[816]),
        .Q(local_temp_V_102_reg_11106[0]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[817]),
        .Q(local_temp_V_102_reg_11106[1]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[818]),
        .Q(local_temp_V_102_reg_11106[2]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[819]),
        .Q(local_temp_V_102_reg_11106[3]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[820]),
        .Q(local_temp_V_102_reg_11106[4]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[821]),
        .Q(local_temp_V_102_reg_11106[5]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[822]),
        .Q(local_temp_V_102_reg_11106[6]),
        .R(1'b0));
  FDRE \local_temp_V_102_reg_11106_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[823]),
        .Q(local_temp_V_102_reg_11106[7]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[832]),
        .Q(local_temp_V_104_reg_11116[0]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[833]),
        .Q(local_temp_V_104_reg_11116[1]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[834]),
        .Q(local_temp_V_104_reg_11116[2]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[835]),
        .Q(local_temp_V_104_reg_11116[3]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[836]),
        .Q(local_temp_V_104_reg_11116[4]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[837]),
        .Q(local_temp_V_104_reg_11116[5]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[838]),
        .Q(local_temp_V_104_reg_11116[6]),
        .R(1'b0));
  FDRE \local_temp_V_104_reg_11116_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[839]),
        .Q(local_temp_V_104_reg_11116[7]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[0]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[1]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[2]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[3]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[4]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[5]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[6]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_105_reg_11121[7]),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[840]),
        .Q(local_temp_V_105_reg_11121[0]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[841]),
        .Q(local_temp_V_105_reg_11121[1]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[842]),
        .Q(local_temp_V_105_reg_11121[2]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[843]),
        .Q(local_temp_V_105_reg_11121[3]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[844]),
        .Q(local_temp_V_105_reg_11121[4]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[845]),
        .Q(local_temp_V_105_reg_11121[5]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[846]),
        .Q(local_temp_V_105_reg_11121[6]),
        .R(1'b0));
  FDRE \local_temp_V_105_reg_11121_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[847]),
        .Q(local_temp_V_105_reg_11121[7]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[848]),
        .Q(local_temp_V_106_reg_11126[0]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[849]),
        .Q(local_temp_V_106_reg_11126[1]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[850]),
        .Q(local_temp_V_106_reg_11126[2]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[851]),
        .Q(local_temp_V_106_reg_11126[3]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[852]),
        .Q(local_temp_V_106_reg_11126[4]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[853]),
        .Q(local_temp_V_106_reg_11126[5]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[854]),
        .Q(local_temp_V_106_reg_11126[6]),
        .R(1'b0));
  FDRE \local_temp_V_106_reg_11126_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[855]),
        .Q(local_temp_V_106_reg_11126[7]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[872]),
        .Q(local_temp_V_109_reg_11141[0]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[873]),
        .Q(local_temp_V_109_reg_11141[1]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[874]),
        .Q(local_temp_V_109_reg_11141[2]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[875]),
        .Q(local_temp_V_109_reg_11141[3]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[876]),
        .Q(local_temp_V_109_reg_11141[4]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[877]),
        .Q(local_temp_V_109_reg_11141[5]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[878]),
        .Q(local_temp_V_109_reg_11141[6]),
        .R(1'b0));
  FDRE \local_temp_V_109_reg_11141_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[879]),
        .Q(local_temp_V_109_reg_11141[7]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[880]),
        .Q(local_temp_V_110_reg_11146[0]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[881]),
        .Q(local_temp_V_110_reg_11146[1]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[882]),
        .Q(local_temp_V_110_reg_11146[2]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[883]),
        .Q(local_temp_V_110_reg_11146[3]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[884]),
        .Q(local_temp_V_110_reg_11146[4]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[885]),
        .Q(local_temp_V_110_reg_11146[5]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[886]),
        .Q(local_temp_V_110_reg_11146[6]),
        .R(1'b0));
  FDRE \local_temp_V_110_reg_11146_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[887]),
        .Q(local_temp_V_110_reg_11146[7]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[888]),
        .Q(local_temp_V_111_reg_11151[0]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[889]),
        .Q(local_temp_V_111_reg_11151[1]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[890]),
        .Q(local_temp_V_111_reg_11151[2]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[891]),
        .Q(local_temp_V_111_reg_11151[3]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[892]),
        .Q(local_temp_V_111_reg_11151[4]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[893]),
        .Q(local_temp_V_111_reg_11151[5]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[894]),
        .Q(local_temp_V_111_reg_11151[6]),
        .R(1'b0));
  FDRE \local_temp_V_111_reg_11151_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[895]),
        .Q(local_temp_V_111_reg_11151[7]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[904]),
        .Q(local_temp_V_113_reg_11161[0]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[905]),
        .Q(local_temp_V_113_reg_11161[1]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[906]),
        .Q(local_temp_V_113_reg_11161[2]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[907]),
        .Q(local_temp_V_113_reg_11161[3]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[908]),
        .Q(local_temp_V_113_reg_11161[4]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[909]),
        .Q(local_temp_V_113_reg_11161[5]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[910]),
        .Q(local_temp_V_113_reg_11161[6]),
        .R(1'b0));
  FDRE \local_temp_V_113_reg_11161_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[911]),
        .Q(local_temp_V_113_reg_11161[7]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[0]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[1]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[2]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[3]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[4]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[5]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[6]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_114_reg_11166[7]),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[912]),
        .Q(local_temp_V_114_reg_11166[0]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[913]),
        .Q(local_temp_V_114_reg_11166[1]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[914]),
        .Q(local_temp_V_114_reg_11166[2]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[915]),
        .Q(local_temp_V_114_reg_11166[3]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[916]),
        .Q(local_temp_V_114_reg_11166[4]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[917]),
        .Q(local_temp_V_114_reg_11166[5]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[918]),
        .Q(local_temp_V_114_reg_11166[6]),
        .R(1'b0));
  FDRE \local_temp_V_114_reg_11166_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[919]),
        .Q(local_temp_V_114_reg_11166[7]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[920]),
        .Q(local_temp_V_115_reg_11171[0]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[921]),
        .Q(local_temp_V_115_reg_11171[1]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[922]),
        .Q(local_temp_V_115_reg_11171[2]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[923]),
        .Q(local_temp_V_115_reg_11171[3]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[924]),
        .Q(local_temp_V_115_reg_11171[4]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[925]),
        .Q(local_temp_V_115_reg_11171[5]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[926]),
        .Q(local_temp_V_115_reg_11171[6]),
        .R(1'b0));
  FDRE \local_temp_V_115_reg_11171_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[927]),
        .Q(local_temp_V_115_reg_11171[7]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[8]),
        .Q(local_temp_V_118_reg_10601[0]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[9]),
        .Q(local_temp_V_118_reg_10601[1]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[10]),
        .Q(local_temp_V_118_reg_10601[2]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[11]),
        .Q(local_temp_V_118_reg_10601[3]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[12]),
        .Q(local_temp_V_118_reg_10601[4]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[13]),
        .Q(local_temp_V_118_reg_10601[5]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[14]),
        .Q(local_temp_V_118_reg_10601[6]),
        .R(1'b0));
  FDRE \local_temp_V_118_reg_10601_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[15]),
        .Q(local_temp_V_118_reg_10601[7]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[16]),
        .Q(local_temp_V_119_reg_10606[0]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[17]),
        .Q(local_temp_V_119_reg_10606[1]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[18]),
        .Q(local_temp_V_119_reg_10606[2]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[19]),
        .Q(local_temp_V_119_reg_10606[3]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[20]),
        .Q(local_temp_V_119_reg_10606[4]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[21]),
        .Q(local_temp_V_119_reg_10606[5]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[22]),
        .Q(local_temp_V_119_reg_10606[6]),
        .R(1'b0));
  FDRE \local_temp_V_119_reg_10606_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[23]),
        .Q(local_temp_V_119_reg_10606[7]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[88]),
        .Q(local_temp_V_11_reg_10651[0]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[89]),
        .Q(local_temp_V_11_reg_10651[1]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[90]),
        .Q(local_temp_V_11_reg_10651[2]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[91]),
        .Q(local_temp_V_11_reg_10651[3]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[92]),
        .Q(local_temp_V_11_reg_10651[4]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[93]),
        .Q(local_temp_V_11_reg_10651[5]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[94]),
        .Q(local_temp_V_11_reg_10651[6]),
        .R(1'b0));
  FDRE \local_temp_V_11_reg_10651_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[95]),
        .Q(local_temp_V_11_reg_10651[7]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[24]),
        .Q(local_temp_V_120_reg_10611[0]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[25]),
        .Q(local_temp_V_120_reg_10611[1]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[26]),
        .Q(local_temp_V_120_reg_10611[2]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[27]),
        .Q(local_temp_V_120_reg_10611[3]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[28]),
        .Q(local_temp_V_120_reg_10611[4]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[29]),
        .Q(local_temp_V_120_reg_10611[5]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[30]),
        .Q(local_temp_V_120_reg_10611[6]),
        .R(1'b0));
  FDRE \local_temp_V_120_reg_10611_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[31]),
        .Q(local_temp_V_120_reg_10611[7]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[40]),
        .Q(local_temp_V_122_reg_10621[0]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[41]),
        .Q(local_temp_V_122_reg_10621[1]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[42]),
        .Q(local_temp_V_122_reg_10621[2]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[43]),
        .Q(local_temp_V_122_reg_10621[3]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[44]),
        .Q(local_temp_V_122_reg_10621[4]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[45]),
        .Q(local_temp_V_122_reg_10621[5]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[46]),
        .Q(local_temp_V_122_reg_10621[6]),
        .R(1'b0));
  FDRE \local_temp_V_122_reg_10621_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[47]),
        .Q(local_temp_V_122_reg_10621[7]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[0]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[1]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[2]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[3]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[4]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[5]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[6]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_123_reg_10626[7]),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[48]),
        .Q(local_temp_V_123_reg_10626[0]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[49]),
        .Q(local_temp_V_123_reg_10626[1]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[50]),
        .Q(local_temp_V_123_reg_10626[2]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[51]),
        .Q(local_temp_V_123_reg_10626[3]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[52]),
        .Q(local_temp_V_123_reg_10626[4]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[53]),
        .Q(local_temp_V_123_reg_10626[5]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[54]),
        .Q(local_temp_V_123_reg_10626[6]),
        .R(1'b0));
  FDRE \local_temp_V_123_reg_10626_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[55]),
        .Q(local_temp_V_123_reg_10626[7]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[56]),
        .Q(local_temp_V_124_reg_10631[0]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[57]),
        .Q(local_temp_V_124_reg_10631[1]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[58]),
        .Q(local_temp_V_124_reg_10631[2]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[59]),
        .Q(local_temp_V_124_reg_10631[3]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[60]),
        .Q(local_temp_V_124_reg_10631[4]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[61]),
        .Q(local_temp_V_124_reg_10631[5]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[62]),
        .Q(local_temp_V_124_reg_10631[6]),
        .R(1'b0));
  FDRE \local_temp_V_124_reg_10631_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[63]),
        .Q(local_temp_V_124_reg_10631[7]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[96]),
        .Q(local_temp_V_12_reg_10656[0]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[97]),
        .Q(local_temp_V_12_reg_10656[1]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[98]),
        .Q(local_temp_V_12_reg_10656[2]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[99]),
        .Q(local_temp_V_12_reg_10656[3]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[100]),
        .Q(local_temp_V_12_reg_10656[4]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[101]),
        .Q(local_temp_V_12_reg_10656[5]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[102]),
        .Q(local_temp_V_12_reg_10656[6]),
        .R(1'b0));
  FDRE \local_temp_V_12_reg_10656_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[103]),
        .Q(local_temp_V_12_reg_10656[7]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[112]),
        .Q(local_temp_V_14_reg_10666[0]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[113]),
        .Q(local_temp_V_14_reg_10666[1]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[114]),
        .Q(local_temp_V_14_reg_10666[2]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[115]),
        .Q(local_temp_V_14_reg_10666[3]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[116]),
        .Q(local_temp_V_14_reg_10666[4]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[117]),
        .Q(local_temp_V_14_reg_10666[5]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[118]),
        .Q(local_temp_V_14_reg_10666[6]),
        .R(1'b0));
  FDRE \local_temp_V_14_reg_10666_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[119]),
        .Q(local_temp_V_14_reg_10666[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[0]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[1]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[2]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[3]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[4]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[5]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[6]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_15_reg_10671[7]),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[120]),
        .Q(local_temp_V_15_reg_10671[0]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[121]),
        .Q(local_temp_V_15_reg_10671[1]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[122]),
        .Q(local_temp_V_15_reg_10671[2]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[123]),
        .Q(local_temp_V_15_reg_10671[3]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[124]),
        .Q(local_temp_V_15_reg_10671[4]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[125]),
        .Q(local_temp_V_15_reg_10671[5]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[126]),
        .Q(local_temp_V_15_reg_10671[6]),
        .R(1'b0));
  FDRE \local_temp_V_15_reg_10671_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[127]),
        .Q(local_temp_V_15_reg_10671[7]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[128]),
        .Q(local_temp_V_16_reg_10676[0]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[129]),
        .Q(local_temp_V_16_reg_10676[1]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[130]),
        .Q(local_temp_V_16_reg_10676[2]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[131]),
        .Q(local_temp_V_16_reg_10676[3]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[132]),
        .Q(local_temp_V_16_reg_10676[4]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[133]),
        .Q(local_temp_V_16_reg_10676[5]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[134]),
        .Q(local_temp_V_16_reg_10676[6]),
        .R(1'b0));
  FDRE \local_temp_V_16_reg_10676_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[135]),
        .Q(local_temp_V_16_reg_10676[7]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[152]),
        .Q(local_temp_V_19_reg_10691[0]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[153]),
        .Q(local_temp_V_19_reg_10691[1]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[154]),
        .Q(local_temp_V_19_reg_10691[2]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[155]),
        .Q(local_temp_V_19_reg_10691[3]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[156]),
        .Q(local_temp_V_19_reg_10691[4]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[157]),
        .Q(local_temp_V_19_reg_10691[5]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[158]),
        .Q(local_temp_V_19_reg_10691[6]),
        .R(1'b0));
  FDRE \local_temp_V_19_reg_10691_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[159]),
        .Q(local_temp_V_19_reg_10691[7]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[160]),
        .Q(local_temp_V_20_reg_10696[0]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[161]),
        .Q(local_temp_V_20_reg_10696[1]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[162]),
        .Q(local_temp_V_20_reg_10696[2]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[163]),
        .Q(local_temp_V_20_reg_10696[3]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[164]),
        .Q(local_temp_V_20_reg_10696[4]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[165]),
        .Q(local_temp_V_20_reg_10696[5]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[166]),
        .Q(local_temp_V_20_reg_10696[6]),
        .R(1'b0));
  FDRE \local_temp_V_20_reg_10696_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[167]),
        .Q(local_temp_V_20_reg_10696[7]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[168]),
        .Q(local_temp_V_21_reg_10701[0]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[169]),
        .Q(local_temp_V_21_reg_10701[1]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[170]),
        .Q(local_temp_V_21_reg_10701[2]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[171]),
        .Q(local_temp_V_21_reg_10701[3]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[172]),
        .Q(local_temp_V_21_reg_10701[4]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[173]),
        .Q(local_temp_V_21_reg_10701[5]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[174]),
        .Q(local_temp_V_21_reg_10701[6]),
        .R(1'b0));
  FDRE \local_temp_V_21_reg_10701_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[175]),
        .Q(local_temp_V_21_reg_10701[7]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[184]),
        .Q(local_temp_V_23_reg_10711[0]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[185]),
        .Q(local_temp_V_23_reg_10711[1]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[186]),
        .Q(local_temp_V_23_reg_10711[2]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[187]),
        .Q(local_temp_V_23_reg_10711[3]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[188]),
        .Q(local_temp_V_23_reg_10711[4]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[189]),
        .Q(local_temp_V_23_reg_10711[5]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[190]),
        .Q(local_temp_V_23_reg_10711[6]),
        .R(1'b0));
  FDRE \local_temp_V_23_reg_10711_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[191]),
        .Q(local_temp_V_23_reg_10711[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[0]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[1]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[2]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[3]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[4]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[5]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[6]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_24_reg_10716[7]),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[192]),
        .Q(local_temp_V_24_reg_10716[0]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[193]),
        .Q(local_temp_V_24_reg_10716[1]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[194]),
        .Q(local_temp_V_24_reg_10716[2]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[195]),
        .Q(local_temp_V_24_reg_10716[3]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[196]),
        .Q(local_temp_V_24_reg_10716[4]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[197]),
        .Q(local_temp_V_24_reg_10716[5]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[198]),
        .Q(local_temp_V_24_reg_10716[6]),
        .R(1'b0));
  FDRE \local_temp_V_24_reg_10716_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[199]),
        .Q(local_temp_V_24_reg_10716[7]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[200]),
        .Q(local_temp_V_25_reg_10721[0]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[201]),
        .Q(local_temp_V_25_reg_10721[1]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[202]),
        .Q(local_temp_V_25_reg_10721[2]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[203]),
        .Q(local_temp_V_25_reg_10721[3]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[204]),
        .Q(local_temp_V_25_reg_10721[4]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[205]),
        .Q(local_temp_V_25_reg_10721[5]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[206]),
        .Q(local_temp_V_25_reg_10721[6]),
        .R(1'b0));
  FDRE \local_temp_V_25_reg_10721_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[207]),
        .Q(local_temp_V_25_reg_10721[7]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[224]),
        .Q(local_temp_V_28_reg_10736[0]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[225]),
        .Q(local_temp_V_28_reg_10736[1]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[226]),
        .Q(local_temp_V_28_reg_10736[2]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[227]),
        .Q(local_temp_V_28_reg_10736[3]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[228]),
        .Q(local_temp_V_28_reg_10736[4]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[229]),
        .Q(local_temp_V_28_reg_10736[5]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[230]),
        .Q(local_temp_V_28_reg_10736[6]),
        .R(1'b0));
  FDRE \local_temp_V_28_reg_10736_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[231]),
        .Q(local_temp_V_28_reg_10736[7]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[232]),
        .Q(local_temp_V_29_reg_10741[0]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[233]),
        .Q(local_temp_V_29_reg_10741[1]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[234]),
        .Q(local_temp_V_29_reg_10741[2]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[235]),
        .Q(local_temp_V_29_reg_10741[3]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[236]),
        .Q(local_temp_V_29_reg_10741[4]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[237]),
        .Q(local_temp_V_29_reg_10741[5]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[238]),
        .Q(local_temp_V_29_reg_10741[6]),
        .R(1'b0));
  FDRE \local_temp_V_29_reg_10741_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[239]),
        .Q(local_temp_V_29_reg_10741[7]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[240]),
        .Q(local_temp_V_30_reg_10746[0]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[241]),
        .Q(local_temp_V_30_reg_10746[1]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[242]),
        .Q(local_temp_V_30_reg_10746[2]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[243]),
        .Q(local_temp_V_30_reg_10746[3]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[244]),
        .Q(local_temp_V_30_reg_10746[4]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[245]),
        .Q(local_temp_V_30_reg_10746[5]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[246]),
        .Q(local_temp_V_30_reg_10746[6]),
        .R(1'b0));
  FDRE \local_temp_V_30_reg_10746_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[247]),
        .Q(local_temp_V_30_reg_10746[7]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[256]),
        .Q(local_temp_V_32_reg_10756[0]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[257]),
        .Q(local_temp_V_32_reg_10756[1]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[258]),
        .Q(local_temp_V_32_reg_10756[2]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[259]),
        .Q(local_temp_V_32_reg_10756[3]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[260]),
        .Q(local_temp_V_32_reg_10756[4]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[261]),
        .Q(local_temp_V_32_reg_10756[5]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[262]),
        .Q(local_temp_V_32_reg_10756[6]),
        .R(1'b0));
  FDRE \local_temp_V_32_reg_10756_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[263]),
        .Q(local_temp_V_32_reg_10756[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[0]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[1]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[2]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[3]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[4]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[5]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[6]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_33_reg_10761[7]),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[264]),
        .Q(local_temp_V_33_reg_10761[0]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[265]),
        .Q(local_temp_V_33_reg_10761[1]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[266]),
        .Q(local_temp_V_33_reg_10761[2]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[267]),
        .Q(local_temp_V_33_reg_10761[3]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[268]),
        .Q(local_temp_V_33_reg_10761[4]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[269]),
        .Q(local_temp_V_33_reg_10761[5]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[270]),
        .Q(local_temp_V_33_reg_10761[6]),
        .R(1'b0));
  FDRE \local_temp_V_33_reg_10761_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[271]),
        .Q(local_temp_V_33_reg_10761[7]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[272]),
        .Q(local_temp_V_34_reg_10766[0]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[273]),
        .Q(local_temp_V_34_reg_10766[1]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[274]),
        .Q(local_temp_V_34_reg_10766[2]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[275]),
        .Q(local_temp_V_34_reg_10766[3]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[276]),
        .Q(local_temp_V_34_reg_10766[4]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[277]),
        .Q(local_temp_V_34_reg_10766[5]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[278]),
        .Q(local_temp_V_34_reg_10766[6]),
        .R(1'b0));
  FDRE \local_temp_V_34_reg_10766_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[279]),
        .Q(local_temp_V_34_reg_10766[7]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[296]),
        .Q(local_temp_V_37_reg_10781[0]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[297]),
        .Q(local_temp_V_37_reg_10781[1]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[298]),
        .Q(local_temp_V_37_reg_10781[2]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[299]),
        .Q(local_temp_V_37_reg_10781[3]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[300]),
        .Q(local_temp_V_37_reg_10781[4]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[301]),
        .Q(local_temp_V_37_reg_10781[5]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[302]),
        .Q(local_temp_V_37_reg_10781[6]),
        .R(1'b0));
  FDRE \local_temp_V_37_reg_10781_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[303]),
        .Q(local_temp_V_37_reg_10781[7]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[304]),
        .Q(local_temp_V_38_reg_10786[0]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[305]),
        .Q(local_temp_V_38_reg_10786[1]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[306]),
        .Q(local_temp_V_38_reg_10786[2]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[307]),
        .Q(local_temp_V_38_reg_10786[3]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[308]),
        .Q(local_temp_V_38_reg_10786[4]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[309]),
        .Q(local_temp_V_38_reg_10786[5]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[310]),
        .Q(local_temp_V_38_reg_10786[6]),
        .R(1'b0));
  FDRE \local_temp_V_38_reg_10786_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[311]),
        .Q(local_temp_V_38_reg_10786[7]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[312]),
        .Q(local_temp_V_39_reg_10791[0]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[313]),
        .Q(local_temp_V_39_reg_10791[1]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[314]),
        .Q(local_temp_V_39_reg_10791[2]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[315]),
        .Q(local_temp_V_39_reg_10791[3]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[316]),
        .Q(local_temp_V_39_reg_10791[4]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[317]),
        .Q(local_temp_V_39_reg_10791[5]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[318]),
        .Q(local_temp_V_39_reg_10791[6]),
        .R(1'b0));
  FDRE \local_temp_V_39_reg_10791_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[319]),
        .Q(local_temp_V_39_reg_10791[7]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[328]),
        .Q(local_temp_V_41_reg_10801[0]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[329]),
        .Q(local_temp_V_41_reg_10801[1]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[330]),
        .Q(local_temp_V_41_reg_10801[2]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[331]),
        .Q(local_temp_V_41_reg_10801[3]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[332]),
        .Q(local_temp_V_41_reg_10801[4]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[333]),
        .Q(local_temp_V_41_reg_10801[5]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[334]),
        .Q(local_temp_V_41_reg_10801[6]),
        .R(1'b0));
  FDRE \local_temp_V_41_reg_10801_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[335]),
        .Q(local_temp_V_41_reg_10801[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[0]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[1]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[2]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[3]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[4]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[5]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[6]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_42_reg_10806[7]),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[336]),
        .Q(local_temp_V_42_reg_10806[0]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[337]),
        .Q(local_temp_V_42_reg_10806[1]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[338]),
        .Q(local_temp_V_42_reg_10806[2]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[339]),
        .Q(local_temp_V_42_reg_10806[3]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[340]),
        .Q(local_temp_V_42_reg_10806[4]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[341]),
        .Q(local_temp_V_42_reg_10806[5]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[342]),
        .Q(local_temp_V_42_reg_10806[6]),
        .R(1'b0));
  FDRE \local_temp_V_42_reg_10806_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[343]),
        .Q(local_temp_V_42_reg_10806[7]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[344]),
        .Q(local_temp_V_43_reg_10811[0]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[345]),
        .Q(local_temp_V_43_reg_10811[1]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[346]),
        .Q(local_temp_V_43_reg_10811[2]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[347]),
        .Q(local_temp_V_43_reg_10811[3]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[348]),
        .Q(local_temp_V_43_reg_10811[4]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[349]),
        .Q(local_temp_V_43_reg_10811[5]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[350]),
        .Q(local_temp_V_43_reg_10811[6]),
        .R(1'b0));
  FDRE \local_temp_V_43_reg_10811_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[351]),
        .Q(local_temp_V_43_reg_10811[7]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[368]),
        .Q(local_temp_V_46_reg_10826[0]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[369]),
        .Q(local_temp_V_46_reg_10826[1]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[370]),
        .Q(local_temp_V_46_reg_10826[2]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[371]),
        .Q(local_temp_V_46_reg_10826[3]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[372]),
        .Q(local_temp_V_46_reg_10826[4]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[373]),
        .Q(local_temp_V_46_reg_10826[5]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[374]),
        .Q(local_temp_V_46_reg_10826[6]),
        .R(1'b0));
  FDRE \local_temp_V_46_reg_10826_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[375]),
        .Q(local_temp_V_46_reg_10826[7]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[376]),
        .Q(local_temp_V_47_reg_10831[0]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[377]),
        .Q(local_temp_V_47_reg_10831[1]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[378]),
        .Q(local_temp_V_47_reg_10831[2]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[379]),
        .Q(local_temp_V_47_reg_10831[3]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[380]),
        .Q(local_temp_V_47_reg_10831[4]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[381]),
        .Q(local_temp_V_47_reg_10831[5]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[382]),
        .Q(local_temp_V_47_reg_10831[6]),
        .R(1'b0));
  FDRE \local_temp_V_47_reg_10831_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[383]),
        .Q(local_temp_V_47_reg_10831[7]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[384]),
        .Q(local_temp_V_48_reg_10836[0]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[385]),
        .Q(local_temp_V_48_reg_10836[1]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[386]),
        .Q(local_temp_V_48_reg_10836[2]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[387]),
        .Q(local_temp_V_48_reg_10836[3]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[388]),
        .Q(local_temp_V_48_reg_10836[4]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[389]),
        .Q(local_temp_V_48_reg_10836[5]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[390]),
        .Q(local_temp_V_48_reg_10836[6]),
        .R(1'b0));
  FDRE \local_temp_V_48_reg_10836_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[391]),
        .Q(local_temp_V_48_reg_10836[7]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[400]),
        .Q(local_temp_V_50_reg_10846[0]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[401]),
        .Q(local_temp_V_50_reg_10846[1]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[402]),
        .Q(local_temp_V_50_reg_10846[2]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[403]),
        .Q(local_temp_V_50_reg_10846[3]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[404]),
        .Q(local_temp_V_50_reg_10846[4]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[405]),
        .Q(local_temp_V_50_reg_10846[5]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[406]),
        .Q(local_temp_V_50_reg_10846[6]),
        .R(1'b0));
  FDRE \local_temp_V_50_reg_10846_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[407]),
        .Q(local_temp_V_50_reg_10846[7]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[0]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[1]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[2]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[3]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[4]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[5]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[6]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_51_reg_10851[7]),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[408]),
        .Q(local_temp_V_51_reg_10851[0]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[409]),
        .Q(local_temp_V_51_reg_10851[1]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[410]),
        .Q(local_temp_V_51_reg_10851[2]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[411]),
        .Q(local_temp_V_51_reg_10851[3]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[412]),
        .Q(local_temp_V_51_reg_10851[4]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[413]),
        .Q(local_temp_V_51_reg_10851[5]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[414]),
        .Q(local_temp_V_51_reg_10851[6]),
        .R(1'b0));
  FDRE \local_temp_V_51_reg_10851_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[415]),
        .Q(local_temp_V_51_reg_10851[7]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[416]),
        .Q(local_temp_V_52_reg_10856[0]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[417]),
        .Q(local_temp_V_52_reg_10856[1]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[418]),
        .Q(local_temp_V_52_reg_10856[2]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[419]),
        .Q(local_temp_V_52_reg_10856[3]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[420]),
        .Q(local_temp_V_52_reg_10856[4]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[421]),
        .Q(local_temp_V_52_reg_10856[5]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[422]),
        .Q(local_temp_V_52_reg_10856[6]),
        .R(1'b0));
  FDRE \local_temp_V_52_reg_10856_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[423]),
        .Q(local_temp_V_52_reg_10856[7]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[440]),
        .Q(local_temp_V_55_reg_10871[0]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[441]),
        .Q(local_temp_V_55_reg_10871[1]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[442]),
        .Q(local_temp_V_55_reg_10871[2]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[443]),
        .Q(local_temp_V_55_reg_10871[3]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[444]),
        .Q(local_temp_V_55_reg_10871[4]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[445]),
        .Q(local_temp_V_55_reg_10871[5]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[446]),
        .Q(local_temp_V_55_reg_10871[6]),
        .R(1'b0));
  FDRE \local_temp_V_55_reg_10871_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[447]),
        .Q(local_temp_V_55_reg_10871[7]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[448]),
        .Q(local_temp_V_56_reg_10876[0]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[449]),
        .Q(local_temp_V_56_reg_10876[1]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[450]),
        .Q(local_temp_V_56_reg_10876[2]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[451]),
        .Q(local_temp_V_56_reg_10876[3]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[452]),
        .Q(local_temp_V_56_reg_10876[4]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[453]),
        .Q(local_temp_V_56_reg_10876[5]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[454]),
        .Q(local_temp_V_56_reg_10876[6]),
        .R(1'b0));
  FDRE \local_temp_V_56_reg_10876_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[455]),
        .Q(local_temp_V_56_reg_10876[7]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[456]),
        .Q(local_temp_V_57_reg_10881[0]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[457]),
        .Q(local_temp_V_57_reg_10881[1]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[458]),
        .Q(local_temp_V_57_reg_10881[2]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[459]),
        .Q(local_temp_V_57_reg_10881[3]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[460]),
        .Q(local_temp_V_57_reg_10881[4]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[461]),
        .Q(local_temp_V_57_reg_10881[5]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[462]),
        .Q(local_temp_V_57_reg_10881[6]),
        .R(1'b0));
  FDRE \local_temp_V_57_reg_10881_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[463]),
        .Q(local_temp_V_57_reg_10881[7]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[472]),
        .Q(local_temp_V_59_reg_10891[0]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[473]),
        .Q(local_temp_V_59_reg_10891[1]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[474]),
        .Q(local_temp_V_59_reg_10891[2]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[475]),
        .Q(local_temp_V_59_reg_10891[3]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[476]),
        .Q(local_temp_V_59_reg_10891[4]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[477]),
        .Q(local_temp_V_59_reg_10891[5]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[478]),
        .Q(local_temp_V_59_reg_10891[6]),
        .R(1'b0));
  FDRE \local_temp_V_59_reg_10891_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[479]),
        .Q(local_temp_V_59_reg_10891[7]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[0]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[1]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[2]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[3]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[4]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[5]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[6]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_60_reg_10896[7]),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[480]),
        .Q(local_temp_V_60_reg_10896[0]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[481]),
        .Q(local_temp_V_60_reg_10896[1]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[482]),
        .Q(local_temp_V_60_reg_10896[2]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[483]),
        .Q(local_temp_V_60_reg_10896[3]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[484]),
        .Q(local_temp_V_60_reg_10896[4]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[485]),
        .Q(local_temp_V_60_reg_10896[5]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[486]),
        .Q(local_temp_V_60_reg_10896[6]),
        .R(1'b0));
  FDRE \local_temp_V_60_reg_10896_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[487]),
        .Q(local_temp_V_60_reg_10896[7]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[488]),
        .Q(local_temp_V_61_reg_10901[0]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[489]),
        .Q(local_temp_V_61_reg_10901[1]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[490]),
        .Q(local_temp_V_61_reg_10901[2]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[491]),
        .Q(local_temp_V_61_reg_10901[3]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[492]),
        .Q(local_temp_V_61_reg_10901[4]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[493]),
        .Q(local_temp_V_61_reg_10901[5]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[494]),
        .Q(local_temp_V_61_reg_10901[6]),
        .R(1'b0));
  FDRE \local_temp_V_61_reg_10901_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[495]),
        .Q(local_temp_V_61_reg_10901[7]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[512]),
        .Q(local_temp_V_64_reg_10916[0]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[513]),
        .Q(local_temp_V_64_reg_10916[1]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[514]),
        .Q(local_temp_V_64_reg_10916[2]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[515]),
        .Q(local_temp_V_64_reg_10916[3]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[516]),
        .Q(local_temp_V_64_reg_10916[4]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[517]),
        .Q(local_temp_V_64_reg_10916[5]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[518]),
        .Q(local_temp_V_64_reg_10916[6]),
        .R(1'b0));
  FDRE \local_temp_V_64_reg_10916_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[519]),
        .Q(local_temp_V_64_reg_10916[7]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[520]),
        .Q(local_temp_V_65_reg_10921[0]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[521]),
        .Q(local_temp_V_65_reg_10921[1]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[522]),
        .Q(local_temp_V_65_reg_10921[2]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[523]),
        .Q(local_temp_V_65_reg_10921[3]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[524]),
        .Q(local_temp_V_65_reg_10921[4]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[525]),
        .Q(local_temp_V_65_reg_10921[5]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[526]),
        .Q(local_temp_V_65_reg_10921[6]),
        .R(1'b0));
  FDRE \local_temp_V_65_reg_10921_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[527]),
        .Q(local_temp_V_65_reg_10921[7]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[528]),
        .Q(local_temp_V_66_reg_10926[0]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[529]),
        .Q(local_temp_V_66_reg_10926[1]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[530]),
        .Q(local_temp_V_66_reg_10926[2]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[531]),
        .Q(local_temp_V_66_reg_10926[3]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[532]),
        .Q(local_temp_V_66_reg_10926[4]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[533]),
        .Q(local_temp_V_66_reg_10926[5]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[534]),
        .Q(local_temp_V_66_reg_10926[6]),
        .R(1'b0));
  FDRE \local_temp_V_66_reg_10926_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[535]),
        .Q(local_temp_V_66_reg_10926[7]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[544]),
        .Q(local_temp_V_68_reg_10936[0]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[545]),
        .Q(local_temp_V_68_reg_10936[1]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[546]),
        .Q(local_temp_V_68_reg_10936[2]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[547]),
        .Q(local_temp_V_68_reg_10936[3]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[548]),
        .Q(local_temp_V_68_reg_10936[4]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[549]),
        .Q(local_temp_V_68_reg_10936[5]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[550]),
        .Q(local_temp_V_68_reg_10936[6]),
        .R(1'b0));
  FDRE \local_temp_V_68_reg_10936_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[551]),
        .Q(local_temp_V_68_reg_10936[7]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[0]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[1]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[2]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[3]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[4]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[5]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[6]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_69_reg_10941[7]),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[552]),
        .Q(local_temp_V_69_reg_10941[0]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[553]),
        .Q(local_temp_V_69_reg_10941[1]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[554]),
        .Q(local_temp_V_69_reg_10941[2]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[555]),
        .Q(local_temp_V_69_reg_10941[3]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[556]),
        .Q(local_temp_V_69_reg_10941[4]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[557]),
        .Q(local_temp_V_69_reg_10941[5]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[558]),
        .Q(local_temp_V_69_reg_10941[6]),
        .R(1'b0));
  FDRE \local_temp_V_69_reg_10941_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[559]),
        .Q(local_temp_V_69_reg_10941[7]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[560]),
        .Q(local_temp_V_70_reg_10946[0]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[561]),
        .Q(local_temp_V_70_reg_10946[1]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[562]),
        .Q(local_temp_V_70_reg_10946[2]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[563]),
        .Q(local_temp_V_70_reg_10946[3]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[564]),
        .Q(local_temp_V_70_reg_10946[4]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[565]),
        .Q(local_temp_V_70_reg_10946[5]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[566]),
        .Q(local_temp_V_70_reg_10946[6]),
        .R(1'b0));
  FDRE \local_temp_V_70_reg_10946_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[567]),
        .Q(local_temp_V_70_reg_10946[7]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[584]),
        .Q(local_temp_V_73_reg_10961[0]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[585]),
        .Q(local_temp_V_73_reg_10961[1]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[586]),
        .Q(local_temp_V_73_reg_10961[2]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[587]),
        .Q(local_temp_V_73_reg_10961[3]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[588]),
        .Q(local_temp_V_73_reg_10961[4]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[589]),
        .Q(local_temp_V_73_reg_10961[5]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[590]),
        .Q(local_temp_V_73_reg_10961[6]),
        .R(1'b0));
  FDRE \local_temp_V_73_reg_10961_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[591]),
        .Q(local_temp_V_73_reg_10961[7]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[592]),
        .Q(local_temp_V_74_reg_10966[0]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[593]),
        .Q(local_temp_V_74_reg_10966[1]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[594]),
        .Q(local_temp_V_74_reg_10966[2]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[595]),
        .Q(local_temp_V_74_reg_10966[3]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[596]),
        .Q(local_temp_V_74_reg_10966[4]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[597]),
        .Q(local_temp_V_74_reg_10966[5]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[598]),
        .Q(local_temp_V_74_reg_10966[6]),
        .R(1'b0));
  FDRE \local_temp_V_74_reg_10966_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[599]),
        .Q(local_temp_V_74_reg_10966[7]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[600]),
        .Q(local_temp_V_75_reg_10971[0]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[601]),
        .Q(local_temp_V_75_reg_10971[1]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[602]),
        .Q(local_temp_V_75_reg_10971[2]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[603]),
        .Q(local_temp_V_75_reg_10971[3]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[604]),
        .Q(local_temp_V_75_reg_10971[4]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[605]),
        .Q(local_temp_V_75_reg_10971[5]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[606]),
        .Q(local_temp_V_75_reg_10971[6]),
        .R(1'b0));
  FDRE \local_temp_V_75_reg_10971_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[607]),
        .Q(local_temp_V_75_reg_10971[7]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[616]),
        .Q(local_temp_V_77_reg_10981[0]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[617]),
        .Q(local_temp_V_77_reg_10981[1]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[618]),
        .Q(local_temp_V_77_reg_10981[2]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[619]),
        .Q(local_temp_V_77_reg_10981[3]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[620]),
        .Q(local_temp_V_77_reg_10981[4]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[621]),
        .Q(local_temp_V_77_reg_10981[5]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[622]),
        .Q(local_temp_V_77_reg_10981[6]),
        .R(1'b0));
  FDRE \local_temp_V_77_reg_10981_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[623]),
        .Q(local_temp_V_77_reg_10981[7]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[0]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[1]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[2]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[3]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[4]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[5]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[6]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_78_reg_10986[7]),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[624]),
        .Q(local_temp_V_78_reg_10986[0]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[625]),
        .Q(local_temp_V_78_reg_10986[1]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[626]),
        .Q(local_temp_V_78_reg_10986[2]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[627]),
        .Q(local_temp_V_78_reg_10986[3]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[628]),
        .Q(local_temp_V_78_reg_10986[4]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[629]),
        .Q(local_temp_V_78_reg_10986[5]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[630]),
        .Q(local_temp_V_78_reg_10986[6]),
        .R(1'b0));
  FDRE \local_temp_V_78_reg_10986_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[631]),
        .Q(local_temp_V_78_reg_10986[7]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[632]),
        .Q(local_temp_V_79_reg_10991[0]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[633]),
        .Q(local_temp_V_79_reg_10991[1]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[634]),
        .Q(local_temp_V_79_reg_10991[2]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[635]),
        .Q(local_temp_V_79_reg_10991[3]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[636]),
        .Q(local_temp_V_79_reg_10991[4]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[637]),
        .Q(local_temp_V_79_reg_10991[5]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[638]),
        .Q(local_temp_V_79_reg_10991[6]),
        .R(1'b0));
  FDRE \local_temp_V_79_reg_10991_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[639]),
        .Q(local_temp_V_79_reg_10991[7]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[656]),
        .Q(local_temp_V_82_reg_11006[0]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[657]),
        .Q(local_temp_V_82_reg_11006[1]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[658]),
        .Q(local_temp_V_82_reg_11006[2]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[659]),
        .Q(local_temp_V_82_reg_11006[3]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[660]),
        .Q(local_temp_V_82_reg_11006[4]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[661]),
        .Q(local_temp_V_82_reg_11006[5]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[662]),
        .Q(local_temp_V_82_reg_11006[6]),
        .R(1'b0));
  FDRE \local_temp_V_82_reg_11006_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[663]),
        .Q(local_temp_V_82_reg_11006[7]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[664]),
        .Q(local_temp_V_83_reg_11011[0]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[665]),
        .Q(local_temp_V_83_reg_11011[1]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[666]),
        .Q(local_temp_V_83_reg_11011[2]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[667]),
        .Q(local_temp_V_83_reg_11011[3]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[668]),
        .Q(local_temp_V_83_reg_11011[4]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[669]),
        .Q(local_temp_V_83_reg_11011[5]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[670]),
        .Q(local_temp_V_83_reg_11011[6]),
        .R(1'b0));
  FDRE \local_temp_V_83_reg_11011_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[671]),
        .Q(local_temp_V_83_reg_11011[7]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[672]),
        .Q(local_temp_V_84_reg_11016[0]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[673]),
        .Q(local_temp_V_84_reg_11016[1]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[674]),
        .Q(local_temp_V_84_reg_11016[2]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[675]),
        .Q(local_temp_V_84_reg_11016[3]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[676]),
        .Q(local_temp_V_84_reg_11016[4]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[677]),
        .Q(local_temp_V_84_reg_11016[5]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[678]),
        .Q(local_temp_V_84_reg_11016[6]),
        .R(1'b0));
  FDRE \local_temp_V_84_reg_11016_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[679]),
        .Q(local_temp_V_84_reg_11016[7]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[688]),
        .Q(local_temp_V_86_reg_11026[0]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[689]),
        .Q(local_temp_V_86_reg_11026[1]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[690]),
        .Q(local_temp_V_86_reg_11026[2]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[691]),
        .Q(local_temp_V_86_reg_11026[3]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[692]),
        .Q(local_temp_V_86_reg_11026[4]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[693]),
        .Q(local_temp_V_86_reg_11026[5]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[694]),
        .Q(local_temp_V_86_reg_11026[6]),
        .R(1'b0));
  FDRE \local_temp_V_86_reg_11026_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[695]),
        .Q(local_temp_V_86_reg_11026[7]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[0]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[1]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[2]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[3]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[4]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[5]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[6]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_87_reg_11031[7]),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[696]),
        .Q(local_temp_V_87_reg_11031[0]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[697]),
        .Q(local_temp_V_87_reg_11031[1]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[698]),
        .Q(local_temp_V_87_reg_11031[2]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[699]),
        .Q(local_temp_V_87_reg_11031[3]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[700]),
        .Q(local_temp_V_87_reg_11031[4]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[701]),
        .Q(local_temp_V_87_reg_11031[5]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[702]),
        .Q(local_temp_V_87_reg_11031[6]),
        .R(1'b0));
  FDRE \local_temp_V_87_reg_11031_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[703]),
        .Q(local_temp_V_87_reg_11031[7]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[704]),
        .Q(local_temp_V_88_reg_11036[0]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[705]),
        .Q(local_temp_V_88_reg_11036[1]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[706]),
        .Q(local_temp_V_88_reg_11036[2]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[707]),
        .Q(local_temp_V_88_reg_11036[3]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[708]),
        .Q(local_temp_V_88_reg_11036[4]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[709]),
        .Q(local_temp_V_88_reg_11036[5]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[710]),
        .Q(local_temp_V_88_reg_11036[6]),
        .R(1'b0));
  FDRE \local_temp_V_88_reg_11036_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[711]),
        .Q(local_temp_V_88_reg_11036[7]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[728]),
        .Q(local_temp_V_91_reg_11051[0]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[729]),
        .Q(local_temp_V_91_reg_11051[1]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[730]),
        .Q(local_temp_V_91_reg_11051[2]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[731]),
        .Q(local_temp_V_91_reg_11051[3]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[732]),
        .Q(local_temp_V_91_reg_11051[4]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[733]),
        .Q(local_temp_V_91_reg_11051[5]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[734]),
        .Q(local_temp_V_91_reg_11051[6]),
        .R(1'b0));
  FDRE \local_temp_V_91_reg_11051_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[735]),
        .Q(local_temp_V_91_reg_11051[7]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[736]),
        .Q(local_temp_V_92_reg_11056[0]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[737]),
        .Q(local_temp_V_92_reg_11056[1]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[738]),
        .Q(local_temp_V_92_reg_11056[2]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[739]),
        .Q(local_temp_V_92_reg_11056[3]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[740]),
        .Q(local_temp_V_92_reg_11056[4]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[741]),
        .Q(local_temp_V_92_reg_11056[5]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[742]),
        .Q(local_temp_V_92_reg_11056[6]),
        .R(1'b0));
  FDRE \local_temp_V_92_reg_11056_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[743]),
        .Q(local_temp_V_92_reg_11056[7]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[744]),
        .Q(local_temp_V_93_reg_11061[0]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[745]),
        .Q(local_temp_V_93_reg_11061[1]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[746]),
        .Q(local_temp_V_93_reg_11061[2]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[747]),
        .Q(local_temp_V_93_reg_11061[3]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[748]),
        .Q(local_temp_V_93_reg_11061[4]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[749]),
        .Q(local_temp_V_93_reg_11061[5]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[750]),
        .Q(local_temp_V_93_reg_11061[6]),
        .R(1'b0));
  FDRE \local_temp_V_93_reg_11061_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[751]),
        .Q(local_temp_V_93_reg_11061[7]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[760]),
        .Q(local_temp_V_95_reg_11071[0]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[761]),
        .Q(local_temp_V_95_reg_11071[1]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[762]),
        .Q(local_temp_V_95_reg_11071[2]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[763]),
        .Q(local_temp_V_95_reg_11071[3]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[764]),
        .Q(local_temp_V_95_reg_11071[4]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[765]),
        .Q(local_temp_V_95_reg_11071[5]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[766]),
        .Q(local_temp_V_95_reg_11071[6]),
        .R(1'b0));
  FDRE \local_temp_V_95_reg_11071_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[767]),
        .Q(local_temp_V_95_reg_11071[7]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[0]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[1]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[2]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[3]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[4]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[5]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[6]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_iter2_fsm1118_out),
        .D(local_temp_V_96_reg_11076[7]),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[768]),
        .Q(local_temp_V_96_reg_11076[0]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[769]),
        .Q(local_temp_V_96_reg_11076[1]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[770]),
        .Q(local_temp_V_96_reg_11076[2]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[771]),
        .Q(local_temp_V_96_reg_11076[3]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[772]),
        .Q(local_temp_V_96_reg_11076[4]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[773]),
        .Q(local_temp_V_96_reg_11076[5]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[774]),
        .Q(local_temp_V_96_reg_11076[6]),
        .R(1'b0));
  FDRE \local_temp_V_96_reg_11076_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[775]),
        .Q(local_temp_V_96_reg_11076[7]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[776]),
        .Q(local_temp_V_97_reg_11081[0]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[777]),
        .Q(local_temp_V_97_reg_11081[1]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[778]),
        .Q(local_temp_V_97_reg_11081[2]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[779]),
        .Q(local_temp_V_97_reg_11081[3]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[780]),
        .Q(local_temp_V_97_reg_11081[4]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[781]),
        .Q(local_temp_V_97_reg_11081[5]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[782]),
        .Q(local_temp_V_97_reg_11081[6]),
        .R(1'b0));
  FDRE \local_temp_V_97_reg_11081_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[783]),
        .Q(local_temp_V_97_reg_11081[7]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[80]),
        .Q(local_temp_V_9_reg_10646[0]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[81]),
        .Q(local_temp_V_9_reg_10646[1]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[82]),
        .Q(local_temp_V_9_reg_10646[2]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[83]),
        .Q(local_temp_V_9_reg_10646[3]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[84]),
        .Q(local_temp_V_9_reg_10646[4]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[85]),
        .Q(local_temp_V_9_reg_10646[5]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[86]),
        .Q(local_temp_V_9_reg_10646[6]),
        .R(1'b0));
  FDRE \local_temp_V_9_reg_10646_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .D(weights_V_TDATA[87]),
        .Q(local_temp_V_9_reg_10646[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1 mac_muladd_8s_3ns_11s_12_4_1_U41
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U41_n_3,mac_muladd_8s_3ns_11s_12_4_1_U41_n_4,mac_muladd_8s_3ns_11s_12_4_1_U41_n_5,mac_muladd_8s_3ns_11s_12_4_1_U41_n_6,mac_muladd_8s_3ns_11s_12_4_1_U41_n_7,mac_muladd_8s_3ns_11s_12_4_1_U41_n_8,mac_muladd_8s_3ns_11s_12_4_1_U41_n_9,mac_muladd_8s_3ns_11s_12_4_1_U41_n_10,mac_muladd_8s_3ns_11s_12_4_1_U41_n_11,mac_muladd_8s_3ns_11s_12_4_1_U41_n_12,mac_muladd_8s_3ns_11s_12_4_1_U41_n_13,mac_muladd_8s_3ns_11s_12_4_1_U41_n_14}),
        .P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[7:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_0 mac_muladd_8s_3ns_11s_12_4_1_U42
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U42_n_3,mac_muladd_8s_3ns_11s_12_4_1_U42_n_4,mac_muladd_8s_3ns_11s_12_4_1_U42_n_5,mac_muladd_8s_3ns_11s_12_4_1_U42_n_6,mac_muladd_8s_3ns_11s_12_4_1_U42_n_7,mac_muladd_8s_3ns_11s_12_4_1_U42_n_8,mac_muladd_8s_3ns_11s_12_4_1_U42_n_9,mac_muladd_8s_3ns_11s_12_4_1_U42_n_10,mac_muladd_8s_3ns_11s_12_4_1_U42_n_11,mac_muladd_8s_3ns_11s_12_4_1_U42_n_12,mac_muladd_8s_3ns_11s_12_4_1_U42_n_13,mac_muladd_8s_3ns_11s_12_4_1_U42_n_14}),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .\ap_CS_iter3_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .p_reg_reg_1(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .weights_V_TDATA(weights_V_TDATA[39:32]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_1 mac_muladd_8s_3ns_11s_12_4_1_U43
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U43_n_3,mac_muladd_8s_3ns_11s_12_4_1_U43_n_4,mac_muladd_8s_3ns_11s_12_4_1_U43_n_5,mac_muladd_8s_3ns_11s_12_4_1_U43_n_6,mac_muladd_8s_3ns_11s_12_4_1_U43_n_7,mac_muladd_8s_3ns_11s_12_4_1_U43_n_8,mac_muladd_8s_3ns_11s_12_4_1_U43_n_9,mac_muladd_8s_3ns_11s_12_4_1_U43_n_10,mac_muladd_8s_3ns_11s_12_4_1_U43_n_11,mac_muladd_8s_3ns_11s_12_4_1_U43_n_12,mac_muladd_8s_3ns_11s_12_4_1_U43_n_13,mac_muladd_8s_3ns_11s_12_4_1_U43_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .weights_V_TDATA(weights_V_TDATA[71:64]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_2 mac_muladd_8s_3ns_11s_12_4_1_U44
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U44_n_3,mac_muladd_8s_3ns_11s_12_4_1_U44_n_4,mac_muladd_8s_3ns_11s_12_4_1_U44_n_5,mac_muladd_8s_3ns_11s_12_4_1_U44_n_6,mac_muladd_8s_3ns_11s_12_4_1_U44_n_7,mac_muladd_8s_3ns_11s_12_4_1_U44_n_8,mac_muladd_8s_3ns_11s_12_4_1_U44_n_9,mac_muladd_8s_3ns_11s_12_4_1_U44_n_10,mac_muladd_8s_3ns_11s_12_4_1_U44_n_11,mac_muladd_8s_3ns_11s_12_4_1_U44_n_12,mac_muladd_8s_3ns_11s_12_4_1_U44_n_13,mac_muladd_8s_3ns_11s_12_4_1_U44_n_14}),
        .P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[79:72]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_3 mac_muladd_8s_3ns_11s_12_4_1_U45
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U45_n_3,mac_muladd_8s_3ns_11s_12_4_1_U45_n_4,mac_muladd_8s_3ns_11s_12_4_1_U45_n_5,mac_muladd_8s_3ns_11s_12_4_1_U45_n_6,mac_muladd_8s_3ns_11s_12_4_1_U45_n_7,mac_muladd_8s_3ns_11s_12_4_1_U45_n_8,mac_muladd_8s_3ns_11s_12_4_1_U45_n_9,mac_muladd_8s_3ns_11s_12_4_1_U45_n_10,mac_muladd_8s_3ns_11s_12_4_1_U45_n_11,mac_muladd_8s_3ns_11s_12_4_1_U45_n_12,mac_muladd_8s_3ns_11s_12_4_1_U45_n_13,mac_muladd_8s_3ns_11s_12_4_1_U45_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .weights_V_TDATA(weights_V_TDATA[111:104]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_4 mac_muladd_8s_3ns_11s_12_4_1_U46
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U46_n_3,mac_muladd_8s_3ns_11s_12_4_1_U46_n_4,mac_muladd_8s_3ns_11s_12_4_1_U46_n_5,mac_muladd_8s_3ns_11s_12_4_1_U46_n_6,mac_muladd_8s_3ns_11s_12_4_1_U46_n_7,mac_muladd_8s_3ns_11s_12_4_1_U46_n_8,mac_muladd_8s_3ns_11s_12_4_1_U46_n_9,mac_muladd_8s_3ns_11s_12_4_1_U46_n_10,mac_muladd_8s_3ns_11s_12_4_1_U46_n_11,mac_muladd_8s_3ns_11s_12_4_1_U46_n_12,mac_muladd_8s_3ns_11s_12_4_1_U46_n_13,mac_muladd_8s_3ns_11s_12_4_1_U46_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .weights_V_TDATA(weights_V_TDATA[143:136]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_5 mac_muladd_8s_3ns_11s_12_4_1_U47
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U47_n_3,mac_muladd_8s_3ns_11s_12_4_1_U47_n_4,mac_muladd_8s_3ns_11s_12_4_1_U47_n_5,mac_muladd_8s_3ns_11s_12_4_1_U47_n_6,mac_muladd_8s_3ns_11s_12_4_1_U47_n_7,mac_muladd_8s_3ns_11s_12_4_1_U47_n_8,mac_muladd_8s_3ns_11s_12_4_1_U47_n_9,mac_muladd_8s_3ns_11s_12_4_1_U47_n_10,mac_muladd_8s_3ns_11s_12_4_1_U47_n_11,mac_muladd_8s_3ns_11s_12_4_1_U47_n_12,mac_muladd_8s_3ns_11s_12_4_1_U47_n_13,mac_muladd_8s_3ns_11s_12_4_1_U47_n_14}),
        .P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[151:144]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_6 mac_muladd_8s_3ns_11s_12_4_1_U48
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U48_n_3,mac_muladd_8s_3ns_11s_12_4_1_U48_n_4,mac_muladd_8s_3ns_11s_12_4_1_U48_n_5,mac_muladd_8s_3ns_11s_12_4_1_U48_n_6,mac_muladd_8s_3ns_11s_12_4_1_U48_n_7,mac_muladd_8s_3ns_11s_12_4_1_U48_n_8,mac_muladd_8s_3ns_11s_12_4_1_U48_n_9,mac_muladd_8s_3ns_11s_12_4_1_U48_n_10,mac_muladd_8s_3ns_11s_12_4_1_U48_n_11,mac_muladd_8s_3ns_11s_12_4_1_U48_n_12,mac_muladd_8s_3ns_11s_12_4_1_U48_n_13,mac_muladd_8s_3ns_11s_12_4_1_U48_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .weights_V_TDATA(weights_V_TDATA[183:176]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_7 mac_muladd_8s_3ns_11s_12_4_1_U49
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U49_n_3,mac_muladd_8s_3ns_11s_12_4_1_U49_n_4,mac_muladd_8s_3ns_11s_12_4_1_U49_n_5,mac_muladd_8s_3ns_11s_12_4_1_U49_n_6,mac_muladd_8s_3ns_11s_12_4_1_U49_n_7,mac_muladd_8s_3ns_11s_12_4_1_U49_n_8,mac_muladd_8s_3ns_11s_12_4_1_U49_n_9,mac_muladd_8s_3ns_11s_12_4_1_U49_n_10,mac_muladd_8s_3ns_11s_12_4_1_U49_n_11,mac_muladd_8s_3ns_11s_12_4_1_U49_n_12,mac_muladd_8s_3ns_11s_12_4_1_U49_n_13,mac_muladd_8s_3ns_11s_12_4_1_U49_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .weights_V_TDATA(weights_V_TDATA[215:208]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_8 mac_muladd_8s_3ns_11s_12_4_1_U50
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U50_n_3,mac_muladd_8s_3ns_11s_12_4_1_U50_n_4,mac_muladd_8s_3ns_11s_12_4_1_U50_n_5,mac_muladd_8s_3ns_11s_12_4_1_U50_n_6,mac_muladd_8s_3ns_11s_12_4_1_U50_n_7,mac_muladd_8s_3ns_11s_12_4_1_U50_n_8,mac_muladd_8s_3ns_11s_12_4_1_U50_n_9,mac_muladd_8s_3ns_11s_12_4_1_U50_n_10,mac_muladd_8s_3ns_11s_12_4_1_U50_n_11,mac_muladd_8s_3ns_11s_12_4_1_U50_n_12,mac_muladd_8s_3ns_11s_12_4_1_U50_n_13,mac_muladd_8s_3ns_11s_12_4_1_U50_n_14}),
        .P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[223:216]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_9 mac_muladd_8s_3ns_11s_12_4_1_U51
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U51_n_3,mac_muladd_8s_3ns_11s_12_4_1_U51_n_4,mac_muladd_8s_3ns_11s_12_4_1_U51_n_5,mac_muladd_8s_3ns_11s_12_4_1_U51_n_6,mac_muladd_8s_3ns_11s_12_4_1_U51_n_7,mac_muladd_8s_3ns_11s_12_4_1_U51_n_8,mac_muladd_8s_3ns_11s_12_4_1_U51_n_9,mac_muladd_8s_3ns_11s_12_4_1_U51_n_10,mac_muladd_8s_3ns_11s_12_4_1_U51_n_11,mac_muladd_8s_3ns_11s_12_4_1_U51_n_12,mac_muladd_8s_3ns_11s_12_4_1_U51_n_13,mac_muladd_8s_3ns_11s_12_4_1_U51_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .weights_V_TDATA(weights_V_TDATA[255:248]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_10 mac_muladd_8s_3ns_11s_12_4_1_U52
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U52_n_3,mac_muladd_8s_3ns_11s_12_4_1_U52_n_4,mac_muladd_8s_3ns_11s_12_4_1_U52_n_5,mac_muladd_8s_3ns_11s_12_4_1_U52_n_6,mac_muladd_8s_3ns_11s_12_4_1_U52_n_7,mac_muladd_8s_3ns_11s_12_4_1_U52_n_8,mac_muladd_8s_3ns_11s_12_4_1_U52_n_9,mac_muladd_8s_3ns_11s_12_4_1_U52_n_10,mac_muladd_8s_3ns_11s_12_4_1_U52_n_11,mac_muladd_8s_3ns_11s_12_4_1_U52_n_12,mac_muladd_8s_3ns_11s_12_4_1_U52_n_13,mac_muladd_8s_3ns_11s_12_4_1_U52_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .weights_V_TDATA(weights_V_TDATA[287:280]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_11 mac_muladd_8s_3ns_11s_12_4_1_U53
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U53_n_3,mac_muladd_8s_3ns_11s_12_4_1_U53_n_4,mac_muladd_8s_3ns_11s_12_4_1_U53_n_5,mac_muladd_8s_3ns_11s_12_4_1_U53_n_6,mac_muladd_8s_3ns_11s_12_4_1_U53_n_7,mac_muladd_8s_3ns_11s_12_4_1_U53_n_8,mac_muladd_8s_3ns_11s_12_4_1_U53_n_9,mac_muladd_8s_3ns_11s_12_4_1_U53_n_10,mac_muladd_8s_3ns_11s_12_4_1_U53_n_11,mac_muladd_8s_3ns_11s_12_4_1_U53_n_12,mac_muladd_8s_3ns_11s_12_4_1_U53_n_13,mac_muladd_8s_3ns_11s_12_4_1_U53_n_14}),
        .P({mul_8s_3ns_11_1_1_U15_n_3,mul_8s_3ns_11_1_1_U15_n_4,mul_8s_3ns_11_1_1_U15_n_5,mul_8s_3ns_11_1_1_U15_n_6,mul_8s_3ns_11_1_1_U15_n_7,mul_8s_3ns_11_1_1_U15_n_8,mul_8s_3ns_11_1_1_U15_n_9,mul_8s_3ns_11_1_1_U15_n_10,mul_8s_3ns_11_1_1_U15_n_11,mul_8s_3ns_11_1_1_U15_n_12,mul_8s_3ns_11_1_1_U15_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[295:288]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_12 mac_muladd_8s_3ns_11s_12_4_1_U54
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U54_n_3,mac_muladd_8s_3ns_11s_12_4_1_U54_n_4,mac_muladd_8s_3ns_11s_12_4_1_U54_n_5,mac_muladd_8s_3ns_11s_12_4_1_U54_n_6,mac_muladd_8s_3ns_11s_12_4_1_U54_n_7,mac_muladd_8s_3ns_11s_12_4_1_U54_n_8,mac_muladd_8s_3ns_11s_12_4_1_U54_n_9,mac_muladd_8s_3ns_11s_12_4_1_U54_n_10,mac_muladd_8s_3ns_11s_12_4_1_U54_n_11,mac_muladd_8s_3ns_11s_12_4_1_U54_n_12,mac_muladd_8s_3ns_11s_12_4_1_U54_n_13,mac_muladd_8s_3ns_11s_12_4_1_U54_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U16_n_3,mul_8s_3ns_11_1_1_U16_n_4,mul_8s_3ns_11_1_1_U16_n_5,mul_8s_3ns_11_1_1_U16_n_6,mul_8s_3ns_11_1_1_U16_n_7,mul_8s_3ns_11_1_1_U16_n_8,mul_8s_3ns_11_1_1_U16_n_9,mul_8s_3ns_11_1_1_U16_n_10,mul_8s_3ns_11_1_1_U16_n_11,mul_8s_3ns_11_1_1_U16_n_12,mul_8s_3ns_11_1_1_U16_n_13}),
        .weights_V_TDATA(weights_V_TDATA[327:320]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_13 mac_muladd_8s_3ns_11s_12_4_1_U55
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U55_n_3,mac_muladd_8s_3ns_11s_12_4_1_U55_n_4,mac_muladd_8s_3ns_11s_12_4_1_U55_n_5,mac_muladd_8s_3ns_11s_12_4_1_U55_n_6,mac_muladd_8s_3ns_11s_12_4_1_U55_n_7,mac_muladd_8s_3ns_11s_12_4_1_U55_n_8,mac_muladd_8s_3ns_11s_12_4_1_U55_n_9,mac_muladd_8s_3ns_11s_12_4_1_U55_n_10,mac_muladd_8s_3ns_11s_12_4_1_U55_n_11,mac_muladd_8s_3ns_11s_12_4_1_U55_n_12,mac_muladd_8s_3ns_11s_12_4_1_U55_n_13,mac_muladd_8s_3ns_11s_12_4_1_U55_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U14_n_3,mul_8s_3ns_11_1_1_U14_n_4,mul_8s_3ns_11_1_1_U14_n_5,mul_8s_3ns_11_1_1_U14_n_6,mul_8s_3ns_11_1_1_U14_n_7,mul_8s_3ns_11_1_1_U14_n_8,mul_8s_3ns_11_1_1_U14_n_9,mul_8s_3ns_11_1_1_U14_n_10,mul_8s_3ns_11_1_1_U14_n_11,mul_8s_3ns_11_1_1_U14_n_12,mul_8s_3ns_11_1_1_U14_n_13}),
        .weights_V_TDATA(weights_V_TDATA[359:352]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_14 mac_muladd_8s_3ns_11s_12_4_1_U56
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U56_n_3,mac_muladd_8s_3ns_11s_12_4_1_U56_n_4,mac_muladd_8s_3ns_11s_12_4_1_U56_n_5,mac_muladd_8s_3ns_11s_12_4_1_U56_n_6,mac_muladd_8s_3ns_11s_12_4_1_U56_n_7,mac_muladd_8s_3ns_11s_12_4_1_U56_n_8,mac_muladd_8s_3ns_11s_12_4_1_U56_n_9,mac_muladd_8s_3ns_11s_12_4_1_U56_n_10,mac_muladd_8s_3ns_11s_12_4_1_U56_n_11,mac_muladd_8s_3ns_11s_12_4_1_U56_n_12,mac_muladd_8s_3ns_11s_12_4_1_U56_n_13,mac_muladd_8s_3ns_11s_12_4_1_U56_n_14}),
        .P({mul_8s_3ns_11_1_1_U18_n_3,mul_8s_3ns_11_1_1_U18_n_4,mul_8s_3ns_11_1_1_U18_n_5,mul_8s_3ns_11_1_1_U18_n_6,mul_8s_3ns_11_1_1_U18_n_7,mul_8s_3ns_11_1_1_U18_n_8,mul_8s_3ns_11_1_1_U18_n_9,mul_8s_3ns_11_1_1_U18_n_10,mul_8s_3ns_11_1_1_U18_n_11,mul_8s_3ns_11_1_1_U18_n_12,mul_8s_3ns_11_1_1_U18_n_13}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .weights_V_TDATA(weights_V_TDATA[367:360]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_15 mac_muladd_8s_3ns_11s_12_4_1_U57
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U57_n_3,mac_muladd_8s_3ns_11s_12_4_1_U57_n_4,mac_muladd_8s_3ns_11s_12_4_1_U57_n_5,mac_muladd_8s_3ns_11s_12_4_1_U57_n_6,mac_muladd_8s_3ns_11s_12_4_1_U57_n_7,mac_muladd_8s_3ns_11s_12_4_1_U57_n_8,mac_muladd_8s_3ns_11s_12_4_1_U57_n_9,mac_muladd_8s_3ns_11s_12_4_1_U57_n_10,mac_muladd_8s_3ns_11s_12_4_1_U57_n_11,mac_muladd_8s_3ns_11s_12_4_1_U57_n_12,mac_muladd_8s_3ns_11s_12_4_1_U57_n_13,mac_muladd_8s_3ns_11s_12_4_1_U57_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U19_n_3,mul_8s_3ns_11_1_1_U19_n_4,mul_8s_3ns_11_1_1_U19_n_5,mul_8s_3ns_11_1_1_U19_n_6,mul_8s_3ns_11_1_1_U19_n_7,mul_8s_3ns_11_1_1_U19_n_8,mul_8s_3ns_11_1_1_U19_n_9,mul_8s_3ns_11_1_1_U19_n_10,mul_8s_3ns_11_1_1_U19_n_11,mul_8s_3ns_11_1_1_U19_n_12,mul_8s_3ns_11_1_1_U19_n_13}),
        .weights_V_TDATA(weights_V_TDATA[399:392]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_16 mac_muladd_8s_3ns_11s_12_4_1_U58
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U58_n_3,mac_muladd_8s_3ns_11s_12_4_1_U58_n_4,mac_muladd_8s_3ns_11s_12_4_1_U58_n_5,mac_muladd_8s_3ns_11s_12_4_1_U58_n_6,mac_muladd_8s_3ns_11s_12_4_1_U58_n_7,mac_muladd_8s_3ns_11s_12_4_1_U58_n_8,mac_muladd_8s_3ns_11s_12_4_1_U58_n_9,mac_muladd_8s_3ns_11s_12_4_1_U58_n_10,mac_muladd_8s_3ns_11s_12_4_1_U58_n_11,mac_muladd_8s_3ns_11s_12_4_1_U58_n_12,mac_muladd_8s_3ns_11s_12_4_1_U58_n_13,mac_muladd_8s_3ns_11s_12_4_1_U58_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_2({mul_8s_3ns_11_1_1_U17_n_3,mul_8s_3ns_11_1_1_U17_n_4,mul_8s_3ns_11_1_1_U17_n_5,mul_8s_3ns_11_1_1_U17_n_6,mul_8s_3ns_11_1_1_U17_n_7,mul_8s_3ns_11_1_1_U17_n_8,mul_8s_3ns_11_1_1_U17_n_9,mul_8s_3ns_11_1_1_U17_n_10,mul_8s_3ns_11_1_1_U17_n_11,mul_8s_3ns_11_1_1_U17_n_12,mul_8s_3ns_11_1_1_U17_n_13}),
        .weights_V_TDATA(weights_V_TDATA[431:424]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_17 mac_muladd_8s_3ns_11s_12_4_1_U59
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U59_n_3,mac_muladd_8s_3ns_11s_12_4_1_U59_n_4,mac_muladd_8s_3ns_11s_12_4_1_U59_n_5,mac_muladd_8s_3ns_11s_12_4_1_U59_n_6,mac_muladd_8s_3ns_11s_12_4_1_U59_n_7,mac_muladd_8s_3ns_11s_12_4_1_U59_n_8,mac_muladd_8s_3ns_11s_12_4_1_U59_n_9,mac_muladd_8s_3ns_11s_12_4_1_U59_n_10,mac_muladd_8s_3ns_11s_12_4_1_U59_n_11,mac_muladd_8s_3ns_11s_12_4_1_U59_n_12,mac_muladd_8s_3ns_11s_12_4_1_U59_n_13,mac_muladd_8s_3ns_11s_12_4_1_U59_n_14}),
        .P({mul_8s_3ns_11_1_1_U21_n_3,mul_8s_3ns_11_1_1_U21_n_4,mul_8s_3ns_11_1_1_U21_n_5,mul_8s_3ns_11_1_1_U21_n_6,mul_8s_3ns_11_1_1_U21_n_7,mul_8s_3ns_11_1_1_U21_n_8,mul_8s_3ns_11_1_1_U21_n_9,mul_8s_3ns_11_1_1_U21_n_10,mul_8s_3ns_11_1_1_U21_n_11,mul_8s_3ns_11_1_1_U21_n_12,mul_8s_3ns_11_1_1_U21_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[439:432]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_18 mac_muladd_8s_3ns_11s_12_4_1_U60
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U60_n_3,mac_muladd_8s_3ns_11s_12_4_1_U60_n_4,mac_muladd_8s_3ns_11s_12_4_1_U60_n_5,mac_muladd_8s_3ns_11s_12_4_1_U60_n_6,mac_muladd_8s_3ns_11s_12_4_1_U60_n_7,mac_muladd_8s_3ns_11s_12_4_1_U60_n_8,mac_muladd_8s_3ns_11s_12_4_1_U60_n_9,mac_muladd_8s_3ns_11s_12_4_1_U60_n_10,mac_muladd_8s_3ns_11s_12_4_1_U60_n_11,mac_muladd_8s_3ns_11s_12_4_1_U60_n_12,mac_muladd_8s_3ns_11s_12_4_1_U60_n_13,mac_muladd_8s_3ns_11s_12_4_1_U60_n_14}),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0(mac_muladd_8s_3ns_11s_12_4_1_U42_n_15),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U22_n_3,mul_8s_3ns_11_1_1_U22_n_4,mul_8s_3ns_11_1_1_U22_n_5,mul_8s_3ns_11_1_1_U22_n_6,mul_8s_3ns_11_1_1_U22_n_7,mul_8s_3ns_11_1_1_U22_n_8,mul_8s_3ns_11_1_1_U22_n_9,mul_8s_3ns_11_1_1_U22_n_10,mul_8s_3ns_11_1_1_U22_n_11,mul_8s_3ns_11_1_1_U22_n_12,mul_8s_3ns_11_1_1_U22_n_13}),
        .weights_V_TDATA(weights_V_TDATA[471:464]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_19 mac_muladd_8s_3ns_11s_12_4_1_U61
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U61_n_3,mac_muladd_8s_3ns_11s_12_4_1_U61_n_4,mac_muladd_8s_3ns_11s_12_4_1_U61_n_5,mac_muladd_8s_3ns_11s_12_4_1_U61_n_6,mac_muladd_8s_3ns_11s_12_4_1_U61_n_7,mac_muladd_8s_3ns_11s_12_4_1_U61_n_8,mac_muladd_8s_3ns_11s_12_4_1_U61_n_9,mac_muladd_8s_3ns_11s_12_4_1_U61_n_10,mac_muladd_8s_3ns_11s_12_4_1_U61_n_11,mac_muladd_8s_3ns_11s_12_4_1_U61_n_12,mac_muladd_8s_3ns_11s_12_4_1_U61_n_13,mac_muladd_8s_3ns_11s_12_4_1_U61_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U20_n_3,mul_8s_3ns_11_1_1_U20_n_4,mul_8s_3ns_11_1_1_U20_n_5,mul_8s_3ns_11_1_1_U20_n_6,mul_8s_3ns_11_1_1_U20_n_7,mul_8s_3ns_11_1_1_U20_n_8,mul_8s_3ns_11_1_1_U20_n_9,mul_8s_3ns_11_1_1_U20_n_10,mul_8s_3ns_11_1_1_U20_n_11,mul_8s_3ns_11_1_1_U20_n_12,mul_8s_3ns_11_1_1_U20_n_13}),
        .weights_V_TDATA(weights_V_TDATA[503:496]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_20 mac_muladd_8s_3ns_11s_12_4_1_U62
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U62_n_3,mac_muladd_8s_3ns_11s_12_4_1_U62_n_4,mac_muladd_8s_3ns_11s_12_4_1_U62_n_5,mac_muladd_8s_3ns_11s_12_4_1_U62_n_6,mac_muladd_8s_3ns_11s_12_4_1_U62_n_7,mac_muladd_8s_3ns_11s_12_4_1_U62_n_8,mac_muladd_8s_3ns_11s_12_4_1_U62_n_9,mac_muladd_8s_3ns_11s_12_4_1_U62_n_10,mac_muladd_8s_3ns_11s_12_4_1_U62_n_11,mac_muladd_8s_3ns_11s_12_4_1_U62_n_12,mac_muladd_8s_3ns_11s_12_4_1_U62_n_13,mac_muladd_8s_3ns_11s_12_4_1_U62_n_14}),
        .P({mul_8s_3ns_11_1_1_U24_n_3,mul_8s_3ns_11_1_1_U24_n_4,mul_8s_3ns_11_1_1_U24_n_5,mul_8s_3ns_11_1_1_U24_n_6,mul_8s_3ns_11_1_1_U24_n_7,mul_8s_3ns_11_1_1_U24_n_8,mul_8s_3ns_11_1_1_U24_n_9,mul_8s_3ns_11_1_1_U24_n_10,mul_8s_3ns_11_1_1_U24_n_11,mul_8s_3ns_11_1_1_U24_n_12,mul_8s_3ns_11_1_1_U24_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[511:504]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_21 mac_muladd_8s_3ns_11s_12_4_1_U63
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U63_n_3,mac_muladd_8s_3ns_11s_12_4_1_U63_n_4,mac_muladd_8s_3ns_11s_12_4_1_U63_n_5,mac_muladd_8s_3ns_11s_12_4_1_U63_n_6,mac_muladd_8s_3ns_11s_12_4_1_U63_n_7,mac_muladd_8s_3ns_11s_12_4_1_U63_n_8,mac_muladd_8s_3ns_11s_12_4_1_U63_n_9,mac_muladd_8s_3ns_11s_12_4_1_U63_n_10,mac_muladd_8s_3ns_11s_12_4_1_U63_n_11,mac_muladd_8s_3ns_11s_12_4_1_U63_n_12,mac_muladd_8s_3ns_11s_12_4_1_U63_n_13,mac_muladd_8s_3ns_11s_12_4_1_U63_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U25_n_3,mul_8s_3ns_11_1_1_U25_n_4,mul_8s_3ns_11_1_1_U25_n_5,mul_8s_3ns_11_1_1_U25_n_6,mul_8s_3ns_11_1_1_U25_n_7,mul_8s_3ns_11_1_1_U25_n_8,mul_8s_3ns_11_1_1_U25_n_9,mul_8s_3ns_11_1_1_U25_n_10,mul_8s_3ns_11_1_1_U25_n_11,mul_8s_3ns_11_1_1_U25_n_12,mul_8s_3ns_11_1_1_U25_n_13}),
        .weights_V_TDATA(weights_V_TDATA[543:536]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_22 mac_muladd_8s_3ns_11s_12_4_1_U64
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U64_n_3,mac_muladd_8s_3ns_11s_12_4_1_U64_n_4,mac_muladd_8s_3ns_11s_12_4_1_U64_n_5,mac_muladd_8s_3ns_11s_12_4_1_U64_n_6,mac_muladd_8s_3ns_11s_12_4_1_U64_n_7,mac_muladd_8s_3ns_11s_12_4_1_U64_n_8,mac_muladd_8s_3ns_11s_12_4_1_U64_n_9,mac_muladd_8s_3ns_11s_12_4_1_U64_n_10,mac_muladd_8s_3ns_11s_12_4_1_U64_n_11,mac_muladd_8s_3ns_11s_12_4_1_U64_n_12,mac_muladd_8s_3ns_11s_12_4_1_U64_n_13,mac_muladd_8s_3ns_11s_12_4_1_U64_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U23_n_3,mul_8s_3ns_11_1_1_U23_n_4,mul_8s_3ns_11_1_1_U23_n_5,mul_8s_3ns_11_1_1_U23_n_6,mul_8s_3ns_11_1_1_U23_n_7,mul_8s_3ns_11_1_1_U23_n_8,mul_8s_3ns_11_1_1_U23_n_9,mul_8s_3ns_11_1_1_U23_n_10,mul_8s_3ns_11_1_1_U23_n_11,mul_8s_3ns_11_1_1_U23_n_12,mul_8s_3ns_11_1_1_U23_n_13}),
        .weights_V_TDATA(weights_V_TDATA[575:568]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_23 mac_muladd_8s_3ns_11s_12_4_1_U65
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U65_n_3,mac_muladd_8s_3ns_11s_12_4_1_U65_n_4,mac_muladd_8s_3ns_11s_12_4_1_U65_n_5,mac_muladd_8s_3ns_11s_12_4_1_U65_n_6,mac_muladd_8s_3ns_11s_12_4_1_U65_n_7,mac_muladd_8s_3ns_11s_12_4_1_U65_n_8,mac_muladd_8s_3ns_11s_12_4_1_U65_n_9,mac_muladd_8s_3ns_11s_12_4_1_U65_n_10,mac_muladd_8s_3ns_11s_12_4_1_U65_n_11,mac_muladd_8s_3ns_11s_12_4_1_U65_n_12,mac_muladd_8s_3ns_11s_12_4_1_U65_n_13,mac_muladd_8s_3ns_11s_12_4_1_U65_n_14}),
        .P({mul_8s_3ns_11_1_1_U27_n_3,mul_8s_3ns_11_1_1_U27_n_4,mul_8s_3ns_11_1_1_U27_n_5,mul_8s_3ns_11_1_1_U27_n_6,mul_8s_3ns_11_1_1_U27_n_7,mul_8s_3ns_11_1_1_U27_n_8,mul_8s_3ns_11_1_1_U27_n_9,mul_8s_3ns_11_1_1_U27_n_10,mul_8s_3ns_11_1_1_U27_n_11,mul_8s_3ns_11_1_1_U27_n_12,mul_8s_3ns_11_1_1_U27_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[583:576]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_24 mac_muladd_8s_3ns_11s_12_4_1_U66
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U66_n_3,mac_muladd_8s_3ns_11s_12_4_1_U66_n_4,mac_muladd_8s_3ns_11s_12_4_1_U66_n_5,mac_muladd_8s_3ns_11s_12_4_1_U66_n_6,mac_muladd_8s_3ns_11s_12_4_1_U66_n_7,mac_muladd_8s_3ns_11s_12_4_1_U66_n_8,mac_muladd_8s_3ns_11s_12_4_1_U66_n_9,mac_muladd_8s_3ns_11s_12_4_1_U66_n_10,mac_muladd_8s_3ns_11s_12_4_1_U66_n_11,mac_muladd_8s_3ns_11s_12_4_1_U66_n_12,mac_muladd_8s_3ns_11s_12_4_1_U66_n_13,mac_muladd_8s_3ns_11s_12_4_1_U66_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U28_n_3,mul_8s_3ns_11_1_1_U28_n_4,mul_8s_3ns_11_1_1_U28_n_5,mul_8s_3ns_11_1_1_U28_n_6,mul_8s_3ns_11_1_1_U28_n_7,mul_8s_3ns_11_1_1_U28_n_8,mul_8s_3ns_11_1_1_U28_n_9,mul_8s_3ns_11_1_1_U28_n_10,mul_8s_3ns_11_1_1_U28_n_11,mul_8s_3ns_11_1_1_U28_n_12,mul_8s_3ns_11_1_1_U28_n_13}),
        .weights_V_TDATA(weights_V_TDATA[615:608]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_25 mac_muladd_8s_3ns_11s_12_4_1_U67
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U67_n_3,mac_muladd_8s_3ns_11s_12_4_1_U67_n_4,mac_muladd_8s_3ns_11s_12_4_1_U67_n_5,mac_muladd_8s_3ns_11s_12_4_1_U67_n_6,mac_muladd_8s_3ns_11s_12_4_1_U67_n_7,mac_muladd_8s_3ns_11s_12_4_1_U67_n_8,mac_muladd_8s_3ns_11s_12_4_1_U67_n_9,mac_muladd_8s_3ns_11s_12_4_1_U67_n_10,mac_muladd_8s_3ns_11s_12_4_1_U67_n_11,mac_muladd_8s_3ns_11s_12_4_1_U67_n_12,mac_muladd_8s_3ns_11s_12_4_1_U67_n_13,mac_muladd_8s_3ns_11s_12_4_1_U67_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U26_n_3,mul_8s_3ns_11_1_1_U26_n_4,mul_8s_3ns_11_1_1_U26_n_5,mul_8s_3ns_11_1_1_U26_n_6,mul_8s_3ns_11_1_1_U26_n_7,mul_8s_3ns_11_1_1_U26_n_8,mul_8s_3ns_11_1_1_U26_n_9,mul_8s_3ns_11_1_1_U26_n_10,mul_8s_3ns_11_1_1_U26_n_11,mul_8s_3ns_11_1_1_U26_n_12,mul_8s_3ns_11_1_1_U26_n_13}),
        .weights_V_TDATA(weights_V_TDATA[647:640]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_26 mac_muladd_8s_3ns_11s_12_4_1_U68
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U68_n_3,mac_muladd_8s_3ns_11s_12_4_1_U68_n_4,mac_muladd_8s_3ns_11s_12_4_1_U68_n_5,mac_muladd_8s_3ns_11s_12_4_1_U68_n_6,mac_muladd_8s_3ns_11s_12_4_1_U68_n_7,mac_muladd_8s_3ns_11s_12_4_1_U68_n_8,mac_muladd_8s_3ns_11s_12_4_1_U68_n_9,mac_muladd_8s_3ns_11s_12_4_1_U68_n_10,mac_muladd_8s_3ns_11s_12_4_1_U68_n_11,mac_muladd_8s_3ns_11s_12_4_1_U68_n_12,mac_muladd_8s_3ns_11s_12_4_1_U68_n_13,mac_muladd_8s_3ns_11s_12_4_1_U68_n_14}),
        .P({mul_8s_3ns_11_1_1_U30_n_3,mul_8s_3ns_11_1_1_U30_n_4,mul_8s_3ns_11_1_1_U30_n_5,mul_8s_3ns_11_1_1_U30_n_6,mul_8s_3ns_11_1_1_U30_n_7,mul_8s_3ns_11_1_1_U30_n_8,mul_8s_3ns_11_1_1_U30_n_9,mul_8s_3ns_11_1_1_U30_n_10,mul_8s_3ns_11_1_1_U30_n_11,mul_8s_3ns_11_1_1_U30_n_12,mul_8s_3ns_11_1_1_U30_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[655:648]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_27 mac_muladd_8s_3ns_11s_12_4_1_U69
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U69_n_3,mac_muladd_8s_3ns_11s_12_4_1_U69_n_4,mac_muladd_8s_3ns_11s_12_4_1_U69_n_5,mac_muladd_8s_3ns_11s_12_4_1_U69_n_6,mac_muladd_8s_3ns_11s_12_4_1_U69_n_7,mac_muladd_8s_3ns_11s_12_4_1_U69_n_8,mac_muladd_8s_3ns_11s_12_4_1_U69_n_9,mac_muladd_8s_3ns_11s_12_4_1_U69_n_10,mac_muladd_8s_3ns_11s_12_4_1_U69_n_11,mac_muladd_8s_3ns_11s_12_4_1_U69_n_12,mac_muladd_8s_3ns_11s_12_4_1_U69_n_13,mac_muladd_8s_3ns_11s_12_4_1_U69_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U31_n_3,mul_8s_3ns_11_1_1_U31_n_4,mul_8s_3ns_11_1_1_U31_n_5,mul_8s_3ns_11_1_1_U31_n_6,mul_8s_3ns_11_1_1_U31_n_7,mul_8s_3ns_11_1_1_U31_n_8,mul_8s_3ns_11_1_1_U31_n_9,mul_8s_3ns_11_1_1_U31_n_10,mul_8s_3ns_11_1_1_U31_n_11,mul_8s_3ns_11_1_1_U31_n_12,mul_8s_3ns_11_1_1_U31_n_13}),
        .weights_V_TDATA(weights_V_TDATA[687:680]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_28 mac_muladd_8s_3ns_11s_12_4_1_U70
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U70_n_3,mac_muladd_8s_3ns_11s_12_4_1_U70_n_4,mac_muladd_8s_3ns_11s_12_4_1_U70_n_5,mac_muladd_8s_3ns_11s_12_4_1_U70_n_6,mac_muladd_8s_3ns_11s_12_4_1_U70_n_7,mac_muladd_8s_3ns_11s_12_4_1_U70_n_8,mac_muladd_8s_3ns_11s_12_4_1_U70_n_9,mac_muladd_8s_3ns_11s_12_4_1_U70_n_10,mac_muladd_8s_3ns_11s_12_4_1_U70_n_11,mac_muladd_8s_3ns_11s_12_4_1_U70_n_12,mac_muladd_8s_3ns_11s_12_4_1_U70_n_13,mac_muladd_8s_3ns_11s_12_4_1_U70_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U29_n_3,mul_8s_3ns_11_1_1_U29_n_4,mul_8s_3ns_11_1_1_U29_n_5,mul_8s_3ns_11_1_1_U29_n_6,mul_8s_3ns_11_1_1_U29_n_7,mul_8s_3ns_11_1_1_U29_n_8,mul_8s_3ns_11_1_1_U29_n_9,mul_8s_3ns_11_1_1_U29_n_10,mul_8s_3ns_11_1_1_U29_n_11,mul_8s_3ns_11_1_1_U29_n_12,mul_8s_3ns_11_1_1_U29_n_13}),
        .weights_V_TDATA(weights_V_TDATA[719:712]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_29 mac_muladd_8s_3ns_11s_12_4_1_U71
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U71_n_3,mac_muladd_8s_3ns_11s_12_4_1_U71_n_4,mac_muladd_8s_3ns_11s_12_4_1_U71_n_5,mac_muladd_8s_3ns_11s_12_4_1_U71_n_6,mac_muladd_8s_3ns_11s_12_4_1_U71_n_7,mac_muladd_8s_3ns_11s_12_4_1_U71_n_8,mac_muladd_8s_3ns_11s_12_4_1_U71_n_9,mac_muladd_8s_3ns_11s_12_4_1_U71_n_10,mac_muladd_8s_3ns_11s_12_4_1_U71_n_11,mac_muladd_8s_3ns_11s_12_4_1_U71_n_12,mac_muladd_8s_3ns_11s_12_4_1_U71_n_13,mac_muladd_8s_3ns_11s_12_4_1_U71_n_14}),
        .P({mul_8s_3ns_11_1_1_U33_n_3,mul_8s_3ns_11_1_1_U33_n_4,mul_8s_3ns_11_1_1_U33_n_5,mul_8s_3ns_11_1_1_U33_n_6,mul_8s_3ns_11_1_1_U33_n_7,mul_8s_3ns_11_1_1_U33_n_8,mul_8s_3ns_11_1_1_U33_n_9,mul_8s_3ns_11_1_1_U33_n_10,mul_8s_3ns_11_1_1_U33_n_11,mul_8s_3ns_11_1_1_U33_n_12,mul_8s_3ns_11_1_1_U33_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[727:720]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_30 mac_muladd_8s_3ns_11s_12_4_1_U72
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U72_n_3,mac_muladd_8s_3ns_11s_12_4_1_U72_n_4,mac_muladd_8s_3ns_11s_12_4_1_U72_n_5,mac_muladd_8s_3ns_11s_12_4_1_U72_n_6,mac_muladd_8s_3ns_11s_12_4_1_U72_n_7,mac_muladd_8s_3ns_11s_12_4_1_U72_n_8,mac_muladd_8s_3ns_11s_12_4_1_U72_n_9,mac_muladd_8s_3ns_11s_12_4_1_U72_n_10,mac_muladd_8s_3ns_11s_12_4_1_U72_n_11,mac_muladd_8s_3ns_11s_12_4_1_U72_n_12,mac_muladd_8s_3ns_11s_12_4_1_U72_n_13,mac_muladd_8s_3ns_11s_12_4_1_U72_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U34_n_3,mul_8s_3ns_11_1_1_U34_n_4,mul_8s_3ns_11_1_1_U34_n_5,mul_8s_3ns_11_1_1_U34_n_6,mul_8s_3ns_11_1_1_U34_n_7,mul_8s_3ns_11_1_1_U34_n_8,mul_8s_3ns_11_1_1_U34_n_9,mul_8s_3ns_11_1_1_U34_n_10,mul_8s_3ns_11_1_1_U34_n_11,mul_8s_3ns_11_1_1_U34_n_12,mul_8s_3ns_11_1_1_U34_n_13}),
        .weights_V_TDATA(weights_V_TDATA[759:752]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_31 mac_muladd_8s_3ns_11s_12_4_1_U73
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U73_n_3,mac_muladd_8s_3ns_11s_12_4_1_U73_n_4,mac_muladd_8s_3ns_11s_12_4_1_U73_n_5,mac_muladd_8s_3ns_11s_12_4_1_U73_n_6,mac_muladd_8s_3ns_11s_12_4_1_U73_n_7,mac_muladd_8s_3ns_11s_12_4_1_U73_n_8,mac_muladd_8s_3ns_11s_12_4_1_U73_n_9,mac_muladd_8s_3ns_11s_12_4_1_U73_n_10,mac_muladd_8s_3ns_11s_12_4_1_U73_n_11,mac_muladd_8s_3ns_11s_12_4_1_U73_n_12,mac_muladd_8s_3ns_11s_12_4_1_U73_n_13,mac_muladd_8s_3ns_11s_12_4_1_U73_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U32_n_3,mul_8s_3ns_11_1_1_U32_n_4,mul_8s_3ns_11_1_1_U32_n_5,mul_8s_3ns_11_1_1_U32_n_6,mul_8s_3ns_11_1_1_U32_n_7,mul_8s_3ns_11_1_1_U32_n_8,mul_8s_3ns_11_1_1_U32_n_9,mul_8s_3ns_11_1_1_U32_n_10,mul_8s_3ns_11_1_1_U32_n_11,mul_8s_3ns_11_1_1_U32_n_12,mul_8s_3ns_11_1_1_U32_n_13}),
        .weights_V_TDATA(weights_V_TDATA[791:784]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_32 mac_muladd_8s_3ns_11s_12_4_1_U74
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U74_n_3,mac_muladd_8s_3ns_11s_12_4_1_U74_n_4,mac_muladd_8s_3ns_11s_12_4_1_U74_n_5,mac_muladd_8s_3ns_11s_12_4_1_U74_n_6,mac_muladd_8s_3ns_11s_12_4_1_U74_n_7,mac_muladd_8s_3ns_11s_12_4_1_U74_n_8,mac_muladd_8s_3ns_11s_12_4_1_U74_n_9,mac_muladd_8s_3ns_11s_12_4_1_U74_n_10,mac_muladd_8s_3ns_11s_12_4_1_U74_n_11,mac_muladd_8s_3ns_11s_12_4_1_U74_n_12,mac_muladd_8s_3ns_11s_12_4_1_U74_n_13,mac_muladd_8s_3ns_11s_12_4_1_U74_n_14}),
        .P({mul_8s_3ns_11_1_1_U36_n_3,mul_8s_3ns_11_1_1_U36_n_4,mul_8s_3ns_11_1_1_U36_n_5,mul_8s_3ns_11_1_1_U36_n_6,mul_8s_3ns_11_1_1_U36_n_7,mul_8s_3ns_11_1_1_U36_n_8,mul_8s_3ns_11_1_1_U36_n_9,mul_8s_3ns_11_1_1_U36_n_10,mul_8s_3ns_11_1_1_U36_n_11,mul_8s_3ns_11_1_1_U36_n_12,mul_8s_3ns_11_1_1_U36_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[799:792]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_33 mac_muladd_8s_3ns_11s_12_4_1_U75
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U75_n_3,mac_muladd_8s_3ns_11s_12_4_1_U75_n_4,mac_muladd_8s_3ns_11s_12_4_1_U75_n_5,mac_muladd_8s_3ns_11s_12_4_1_U75_n_6,mac_muladd_8s_3ns_11s_12_4_1_U75_n_7,mac_muladd_8s_3ns_11s_12_4_1_U75_n_8,mac_muladd_8s_3ns_11s_12_4_1_U75_n_9,mac_muladd_8s_3ns_11s_12_4_1_U75_n_10,mac_muladd_8s_3ns_11s_12_4_1_U75_n_11,mac_muladd_8s_3ns_11s_12_4_1_U75_n_12,mac_muladd_8s_3ns_11s_12_4_1_U75_n_13,mac_muladd_8s_3ns_11s_12_4_1_U75_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U37_n_3,mul_8s_3ns_11_1_1_U37_n_4,mul_8s_3ns_11_1_1_U37_n_5,mul_8s_3ns_11_1_1_U37_n_6,mul_8s_3ns_11_1_1_U37_n_7,mul_8s_3ns_11_1_1_U37_n_8,mul_8s_3ns_11_1_1_U37_n_9,mul_8s_3ns_11_1_1_U37_n_10,mul_8s_3ns_11_1_1_U37_n_11,mul_8s_3ns_11_1_1_U37_n_12,mul_8s_3ns_11_1_1_U37_n_13}),
        .weights_V_TDATA(weights_V_TDATA[831:824]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_34 mac_muladd_8s_3ns_11s_12_4_1_U76
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U76_n_3,mac_muladd_8s_3ns_11s_12_4_1_U76_n_4,mac_muladd_8s_3ns_11s_12_4_1_U76_n_5,mac_muladd_8s_3ns_11s_12_4_1_U76_n_6,mac_muladd_8s_3ns_11s_12_4_1_U76_n_7,mac_muladd_8s_3ns_11s_12_4_1_U76_n_8,mac_muladd_8s_3ns_11s_12_4_1_U76_n_9,mac_muladd_8s_3ns_11s_12_4_1_U76_n_10,mac_muladd_8s_3ns_11s_12_4_1_U76_n_11,mac_muladd_8s_3ns_11s_12_4_1_U76_n_12,mac_muladd_8s_3ns_11s_12_4_1_U76_n_13,mac_muladd_8s_3ns_11s_12_4_1_U76_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U35_n_3,mul_8s_3ns_11_1_1_U35_n_4,mul_8s_3ns_11_1_1_U35_n_5,mul_8s_3ns_11_1_1_U35_n_6,mul_8s_3ns_11_1_1_U35_n_7,mul_8s_3ns_11_1_1_U35_n_8,mul_8s_3ns_11_1_1_U35_n_9,mul_8s_3ns_11_1_1_U35_n_10,mul_8s_3ns_11_1_1_U35_n_11,mul_8s_3ns_11_1_1_U35_n_12,mul_8s_3ns_11_1_1_U35_n_13}),
        .weights_V_TDATA(weights_V_TDATA[863:856]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_35 mac_muladd_8s_3ns_11s_12_4_1_U77
       (.B({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .D({mac_muladd_8s_3ns_11s_12_4_1_U77_n_3,mac_muladd_8s_3ns_11s_12_4_1_U77_n_4,mac_muladd_8s_3ns_11s_12_4_1_U77_n_5,mac_muladd_8s_3ns_11s_12_4_1_U77_n_6,mac_muladd_8s_3ns_11s_12_4_1_U77_n_7,mac_muladd_8s_3ns_11s_12_4_1_U77_n_8,mac_muladd_8s_3ns_11s_12_4_1_U77_n_9,mac_muladd_8s_3ns_11s_12_4_1_U77_n_10,mac_muladd_8s_3ns_11s_12_4_1_U77_n_11,mac_muladd_8s_3ns_11s_12_4_1_U77_n_12,mac_muladd_8s_3ns_11s_12_4_1_U77_n_13,mac_muladd_8s_3ns_11s_12_4_1_U77_n_14}),
        .P({mul_8s_3ns_11_1_1_U39_n_3,mul_8s_3ns_11_1_1_U39_n_4,mul_8s_3ns_11_1_1_U39_n_5,mul_8s_3ns_11_1_1_U39_n_6,mul_8s_3ns_11_1_1_U39_n_7,mul_8s_3ns_11_1_1_U39_n_8,mul_8s_3ns_11_1_1_U39_n_9,mul_8s_3ns_11_1_1_U39_n_10,mul_8s_3ns_11_1_1_U39_n_11,mul_8s_3ns_11_1_1_U39_n_12,mul_8s_3ns_11_1_1_U39_n_13}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .weights_V_TDATA(weights_V_TDATA[871:864]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_36 mac_muladd_8s_3ns_11s_12_4_1_U78
       (.A({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U78_n_3,mac_muladd_8s_3ns_11s_12_4_1_U78_n_4,mac_muladd_8s_3ns_11s_12_4_1_U78_n_5,mac_muladd_8s_3ns_11s_12_4_1_U78_n_6,mac_muladd_8s_3ns_11s_12_4_1_U78_n_7,mac_muladd_8s_3ns_11s_12_4_1_U78_n_8,mac_muladd_8s_3ns_11s_12_4_1_U78_n_9,mac_muladd_8s_3ns_11s_12_4_1_U78_n_10,mac_muladd_8s_3ns_11s_12_4_1_U78_n_11,mac_muladd_8s_3ns_11s_12_4_1_U78_n_12,mac_muladd_8s_3ns_11s_12_4_1_U78_n_13,mac_muladd_8s_3ns_11s_12_4_1_U78_n_14}),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({mul_8s_3ns_11_1_1_U40_n_3,mul_8s_3ns_11_1_1_U40_n_4,mul_8s_3ns_11_1_1_U40_n_5,mul_8s_3ns_11_1_1_U40_n_6,mul_8s_3ns_11_1_1_U40_n_7,mul_8s_3ns_11_1_1_U40_n_8,mul_8s_3ns_11_1_1_U40_n_9,mul_8s_3ns_11_1_1_U40_n_10,mul_8s_3ns_11_1_1_U40_n_11,mul_8s_3ns_11_1_1_U40_n_12,mul_8s_3ns_11_1_1_U40_n_13}),
        .weights_V_TDATA(weights_V_TDATA[903:896]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_37 mac_muladd_8s_3ns_11s_12_4_1_U79
       (.P({mac_muladd_8s_3ns_11s_12_4_1_U79_n_3,mac_muladd_8s_3ns_11s_12_4_1_U79_n_4,mac_muladd_8s_3ns_11s_12_4_1_U79_n_5,mac_muladd_8s_3ns_11s_12_4_1_U79_n_6,mac_muladd_8s_3ns_11s_12_4_1_U79_n_7,mac_muladd_8s_3ns_11s_12_4_1_U79_n_8,mac_muladd_8s_3ns_11s_12_4_1_U79_n_9,mac_muladd_8s_3ns_11s_12_4_1_U79_n_10,mac_muladd_8s_3ns_11s_12_4_1_U79_n_11,mac_muladd_8s_3ns_11s_12_4_1_U79_n_12,mac_muladd_8s_3ns_11s_12_4_1_U79_n_13,mac_muladd_8s_3ns_11s_12_4_1_U79_n_14}),
        .Q(Q[2]),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .\i_fu_938[18]_i_4 (\i_fu_938_reg_n_3_[8] ),
        .\i_fu_938[18]_i_4_0 (\i_fu_938_reg_n_3_[9] ),
        .\i_fu_938[18]_i_4_1 (\i_fu_938_reg_n_3_[10] ),
        .\i_fu_938[18]_i_4_2 (\i_fu_938_reg_n_3_[14] ),
        .\i_fu_938[18]_i_4_3 (\i_fu_938_reg_n_3_[4] ),
        .\i_fu_938[18]_i_4_4 (\i_fu_938_reg_n_3_[5] ),
        .\i_fu_938_reg[8] (mac_muladd_8s_3ns_11s_12_4_1_U79_n_17),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .p_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105}),
        .p_reg_reg_1({mul_8s_3ns_11_1_1_U38_n_3,mul_8s_3ns_11_1_1_U38_n_4,mul_8s_3ns_11_1_1_U38_n_5,mul_8s_3ns_11_1_1_U38_n_6,mul_8s_3ns_11_1_1_U38_n_7,mul_8s_3ns_11_1_1_U38_n_8,mul_8s_3ns_11_1_1_U38_n_9,mul_8s_3ns_11_1_1_U38_n_10,mul_8s_3ns_11_1_1_U38_n_11,mul_8s_3ns_11_1_1_U38_n_12,mul_8s_3ns_11_1_1_U38_n_13}),
        .weights_V_TDATA(weights_V_TDATA[935:928]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1 mac_muladd_8s_3ns_12s_13_4_1_U100
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U100_n_3,mac_muladd_8s_3ns_12s_13_4_1_U100_n_4,mac_muladd_8s_3ns_12s_13_4_1_U100_n_5,mac_muladd_8s_3ns_12s_13_4_1_U100_n_6,mac_muladd_8s_3ns_12s_13_4_1_U100_n_7,mac_muladd_8s_3ns_12s_13_4_1_U100_n_8,mac_muladd_8s_3ns_12s_13_4_1_U100_n_9,mac_muladd_8s_3ns_12s_13_4_1_U100_n_10,mac_muladd_8s_3ns_12s_13_4_1_U100_n_11,mac_muladd_8s_3ns_12s_13_4_1_U100_n_12,mac_muladd_8s_3ns_12s_13_4_1_U100_n_13,mac_muladd_8s_3ns_12s_13_4_1_U100_n_14}),
        .Q(local_temp_V_92_reg_11056),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U100_n_15),
        .\add_ln840_97_reg_12267_reg[13] (add_ln840_94_reg_12057[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U73_n_3,mac_muladd_8s_3ns_11s_12_4_1_U73_n_4,mac_muladd_8s_3ns_11s_12_4_1_U73_n_5,mac_muladd_8s_3ns_11s_12_4_1_U73_n_6,mac_muladd_8s_3ns_11s_12_4_1_U73_n_7,mac_muladd_8s_3ns_11s_12_4_1_U73_n_8,mac_muladd_8s_3ns_11s_12_4_1_U73_n_9,mac_muladd_8s_3ns_11s_12_4_1_U73_n_10,mac_muladd_8s_3ns_11s_12_4_1_U73_n_11,mac_muladd_8s_3ns_11s_12_4_1_U73_n_12,mac_muladd_8s_3ns_11s_12_4_1_U73_n_13,mac_muladd_8s_3ns_11s_12_4_1_U73_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_38 mac_muladd_8s_3ns_12s_13_4_1_U101
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U101_n_3,mac_muladd_8s_3ns_12s_13_4_1_U101_n_4,mac_muladd_8s_3ns_12s_13_4_1_U101_n_5,mac_muladd_8s_3ns_12s_13_4_1_U101_n_6,mac_muladd_8s_3ns_12s_13_4_1_U101_n_7,mac_muladd_8s_3ns_12s_13_4_1_U101_n_8,mac_muladd_8s_3ns_12s_13_4_1_U101_n_9,mac_muladd_8s_3ns_12s_13_4_1_U101_n_10,mac_muladd_8s_3ns_12s_13_4_1_U101_n_11,mac_muladd_8s_3ns_12s_13_4_1_U101_n_12,mac_muladd_8s_3ns_12s_13_4_1_U101_n_13,mac_muladd_8s_3ns_12s_13_4_1_U101_n_14,mac_muladd_8s_3ns_12s_13_4_1_U101_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U72_n_3,mac_muladd_8s_3ns_11s_12_4_1_U72_n_4,mac_muladd_8s_3ns_11s_12_4_1_U72_n_5,mac_muladd_8s_3ns_11s_12_4_1_U72_n_6,mac_muladd_8s_3ns_11s_12_4_1_U72_n_7,mac_muladd_8s_3ns_11s_12_4_1_U72_n_8,mac_muladd_8s_3ns_11s_12_4_1_U72_n_9,mac_muladd_8s_3ns_11s_12_4_1_U72_n_10,mac_muladd_8s_3ns_11s_12_4_1_U72_n_11,mac_muladd_8s_3ns_11s_12_4_1_U72_n_12,mac_muladd_8s_3ns_11s_12_4_1_U72_n_13,mac_muladd_8s_3ns_11s_12_4_1_U72_n_14}),
        .Q(local_temp_V_97_reg_11081),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_39 mac_muladd_8s_3ns_12s_13_4_1_U102
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U102_n_3,mac_muladd_8s_3ns_12s_13_4_1_U102_n_4,mac_muladd_8s_3ns_12s_13_4_1_U102_n_5,mac_muladd_8s_3ns_12s_13_4_1_U102_n_6,mac_muladd_8s_3ns_12s_13_4_1_U102_n_7,mac_muladd_8s_3ns_12s_13_4_1_U102_n_8,mac_muladd_8s_3ns_12s_13_4_1_U102_n_9,mac_muladd_8s_3ns_12s_13_4_1_U102_n_10,mac_muladd_8s_3ns_12s_13_4_1_U102_n_11,mac_muladd_8s_3ns_12s_13_4_1_U102_n_12,mac_muladd_8s_3ns_12s_13_4_1_U102_n_13,mac_muladd_8s_3ns_12s_13_4_1_U102_n_14}),
        .Q(local_temp_V_101_reg_11101),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U102_n_15),
        .\add_ln840_106_reg_12277_reg[13] (add_ln840_103_reg_12072[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U76_n_3,mac_muladd_8s_3ns_11s_12_4_1_U76_n_4,mac_muladd_8s_3ns_11s_12_4_1_U76_n_5,mac_muladd_8s_3ns_11s_12_4_1_U76_n_6,mac_muladd_8s_3ns_11s_12_4_1_U76_n_7,mac_muladd_8s_3ns_11s_12_4_1_U76_n_8,mac_muladd_8s_3ns_11s_12_4_1_U76_n_9,mac_muladd_8s_3ns_11s_12_4_1_U76_n_10,mac_muladd_8s_3ns_11s_12_4_1_U76_n_11,mac_muladd_8s_3ns_11s_12_4_1_U76_n_12,mac_muladd_8s_3ns_11s_12_4_1_U76_n_13,mac_muladd_8s_3ns_11s_12_4_1_U76_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_40 mac_muladd_8s_3ns_12s_13_4_1_U103
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U103_n_3,mac_muladd_8s_3ns_12s_13_4_1_U103_n_4,mac_muladd_8s_3ns_12s_13_4_1_U103_n_5,mac_muladd_8s_3ns_12s_13_4_1_U103_n_6,mac_muladd_8s_3ns_12s_13_4_1_U103_n_7,mac_muladd_8s_3ns_12s_13_4_1_U103_n_8,mac_muladd_8s_3ns_12s_13_4_1_U103_n_9,mac_muladd_8s_3ns_12s_13_4_1_U103_n_10,mac_muladd_8s_3ns_12s_13_4_1_U103_n_11,mac_muladd_8s_3ns_12s_13_4_1_U103_n_12,mac_muladd_8s_3ns_12s_13_4_1_U103_n_13,mac_muladd_8s_3ns_12s_13_4_1_U103_n_14,mac_muladd_8s_3ns_12s_13_4_1_U103_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U75_n_3,mac_muladd_8s_3ns_11s_12_4_1_U75_n_4,mac_muladd_8s_3ns_11s_12_4_1_U75_n_5,mac_muladd_8s_3ns_11s_12_4_1_U75_n_6,mac_muladd_8s_3ns_11s_12_4_1_U75_n_7,mac_muladd_8s_3ns_11s_12_4_1_U75_n_8,mac_muladd_8s_3ns_11s_12_4_1_U75_n_9,mac_muladd_8s_3ns_11s_12_4_1_U75_n_10,mac_muladd_8s_3ns_11s_12_4_1_U75_n_11,mac_muladd_8s_3ns_11s_12_4_1_U75_n_12,mac_muladd_8s_3ns_11s_12_4_1_U75_n_13,mac_muladd_8s_3ns_11s_12_4_1_U75_n_14}),
        .Q(local_temp_V_106_reg_11126),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_41 mac_muladd_8s_3ns_12s_13_4_1_U104
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U104_n_3,mac_muladd_8s_3ns_12s_13_4_1_U104_n_4,mac_muladd_8s_3ns_12s_13_4_1_U104_n_5,mac_muladd_8s_3ns_12s_13_4_1_U104_n_6,mac_muladd_8s_3ns_12s_13_4_1_U104_n_7,mac_muladd_8s_3ns_12s_13_4_1_U104_n_8,mac_muladd_8s_3ns_12s_13_4_1_U104_n_9,mac_muladd_8s_3ns_12s_13_4_1_U104_n_10,mac_muladd_8s_3ns_12s_13_4_1_U104_n_11,mac_muladd_8s_3ns_12s_13_4_1_U104_n_12,mac_muladd_8s_3ns_12s_13_4_1_U104_n_13,mac_muladd_8s_3ns_12s_13_4_1_U104_n_14}),
        .Q(local_temp_V_110_reg_11146),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U104_n_17),
        .\add_ln840_115_reg_12287_reg[13] (add_ln840_112_reg_12087[11]),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .icmp_ln249_reg_10454(icmp_ln249_reg_10454),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U79_n_3,mac_muladd_8s_3ns_11s_12_4_1_U79_n_4,mac_muladd_8s_3ns_11s_12_4_1_U79_n_5,mac_muladd_8s_3ns_11s_12_4_1_U79_n_6,mac_muladd_8s_3ns_11s_12_4_1_U79_n_7,mac_muladd_8s_3ns_11s_12_4_1_U79_n_8,mac_muladd_8s_3ns_11s_12_4_1_U79_n_9,mac_muladd_8s_3ns_11s_12_4_1_U79_n_10,mac_muladd_8s_3ns_11s_12_4_1_U79_n_11,mac_muladd_8s_3ns_11s_12_4_1_U79_n_12,mac_muladd_8s_3ns_11s_12_4_1_U79_n_13,mac_muladd_8s_3ns_11s_12_4_1_U79_n_14}),
        .p_reg_reg_1(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_42 mac_muladd_8s_3ns_12s_13_4_1_U105
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U105_n_3,mac_muladd_8s_3ns_12s_13_4_1_U105_n_4,mac_muladd_8s_3ns_12s_13_4_1_U105_n_5,mac_muladd_8s_3ns_12s_13_4_1_U105_n_6,mac_muladd_8s_3ns_12s_13_4_1_U105_n_7,mac_muladd_8s_3ns_12s_13_4_1_U105_n_8,mac_muladd_8s_3ns_12s_13_4_1_U105_n_9,mac_muladd_8s_3ns_12s_13_4_1_U105_n_10,mac_muladd_8s_3ns_12s_13_4_1_U105_n_11,mac_muladd_8s_3ns_12s_13_4_1_U105_n_12,mac_muladd_8s_3ns_12s_13_4_1_U105_n_13,mac_muladd_8s_3ns_12s_13_4_1_U105_n_14,mac_muladd_8s_3ns_12s_13_4_1_U105_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U78_n_3,mac_muladd_8s_3ns_11s_12_4_1_U78_n_4,mac_muladd_8s_3ns_11s_12_4_1_U78_n_5,mac_muladd_8s_3ns_11s_12_4_1_U78_n_6,mac_muladd_8s_3ns_11s_12_4_1_U78_n_7,mac_muladd_8s_3ns_11s_12_4_1_U78_n_8,mac_muladd_8s_3ns_11s_12_4_1_U78_n_9,mac_muladd_8s_3ns_11s_12_4_1_U78_n_10,mac_muladd_8s_3ns_11s_12_4_1_U78_n_11,mac_muladd_8s_3ns_11s_12_4_1_U78_n_12,mac_muladd_8s_3ns_11s_12_4_1_U78_n_13,mac_muladd_8s_3ns_11s_12_4_1_U78_n_14}),
        .Q(local_temp_V_115_reg_11171),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_43 mac_muladd_8s_3ns_12s_13_4_1_U80
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U80_n_3,mac_muladd_8s_3ns_12s_13_4_1_U80_n_4,mac_muladd_8s_3ns_12s_13_4_1_U80_n_5,mac_muladd_8s_3ns_12s_13_4_1_U80_n_6,mac_muladd_8s_3ns_12s_13_4_1_U80_n_7,mac_muladd_8s_3ns_12s_13_4_1_U80_n_8,mac_muladd_8s_3ns_12s_13_4_1_U80_n_9,mac_muladd_8s_3ns_12s_13_4_1_U80_n_10,mac_muladd_8s_3ns_12s_13_4_1_U80_n_11,mac_muladd_8s_3ns_12s_13_4_1_U80_n_12,mac_muladd_8s_3ns_12s_13_4_1_U80_n_13,mac_muladd_8s_3ns_12s_13_4_1_U80_n_14}),
        .Q(local_temp_V_119_reg_10606),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U80_n_15),
        .\add_ln840_7_reg_12167_reg[13] (add_ln840_4_reg_11907[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .p_reg_reg_1({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_2({mac_muladd_8s_3ns_11s_12_4_1_U43_n_3,mac_muladd_8s_3ns_11s_12_4_1_U43_n_4,mac_muladd_8s_3ns_11s_12_4_1_U43_n_5,mac_muladd_8s_3ns_11s_12_4_1_U43_n_6,mac_muladd_8s_3ns_11s_12_4_1_U43_n_7,mac_muladd_8s_3ns_11s_12_4_1_U43_n_8,mac_muladd_8s_3ns_11s_12_4_1_U43_n_9,mac_muladd_8s_3ns_11s_12_4_1_U43_n_10,mac_muladd_8s_3ns_11s_12_4_1_U43_n_11,mac_muladd_8s_3ns_11s_12_4_1_U43_n_12,mac_muladd_8s_3ns_11s_12_4_1_U43_n_13,mac_muladd_8s_3ns_11s_12_4_1_U43_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_44 mac_muladd_8s_3ns_12s_13_4_1_U81
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U81_n_3,mac_muladd_8s_3ns_12s_13_4_1_U81_n_4,mac_muladd_8s_3ns_12s_13_4_1_U81_n_5,mac_muladd_8s_3ns_12s_13_4_1_U81_n_6,mac_muladd_8s_3ns_12s_13_4_1_U81_n_7,mac_muladd_8s_3ns_12s_13_4_1_U81_n_8,mac_muladd_8s_3ns_12s_13_4_1_U81_n_9,mac_muladd_8s_3ns_12s_13_4_1_U81_n_10,mac_muladd_8s_3ns_12s_13_4_1_U81_n_11,mac_muladd_8s_3ns_12s_13_4_1_U81_n_12,mac_muladd_8s_3ns_12s_13_4_1_U81_n_13,mac_muladd_8s_3ns_12s_13_4_1_U81_n_14,mac_muladd_8s_3ns_12s_13_4_1_U81_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U42_n_3,mac_muladd_8s_3ns_11s_12_4_1_U42_n_4,mac_muladd_8s_3ns_11s_12_4_1_U42_n_5,mac_muladd_8s_3ns_11s_12_4_1_U42_n_6,mac_muladd_8s_3ns_11s_12_4_1_U42_n_7,mac_muladd_8s_3ns_11s_12_4_1_U42_n_8,mac_muladd_8s_3ns_11s_12_4_1_U42_n_9,mac_muladd_8s_3ns_11s_12_4_1_U42_n_10,mac_muladd_8s_3ns_11s_12_4_1_U42_n_11,mac_muladd_8s_3ns_11s_12_4_1_U42_n_12,mac_muladd_8s_3ns_11s_12_4_1_U42_n_13,mac_muladd_8s_3ns_11s_12_4_1_U42_n_14}),
        .Q(local_temp_V_124_reg_10631),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter5_fsm_reg[1] (mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .icmp_ln249_reg_10454(icmp_ln249_reg_10454),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .\icmp_ln249_reg_10454_reg[0] (mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .p_reg_reg_0(Q[2]),
        .p_reg_reg_1(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_45 mac_muladd_8s_3ns_12s_13_4_1_U82
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U82_n_3,mac_muladd_8s_3ns_12s_13_4_1_U82_n_4,mac_muladd_8s_3ns_12s_13_4_1_U82_n_5,mac_muladd_8s_3ns_12s_13_4_1_U82_n_6,mac_muladd_8s_3ns_12s_13_4_1_U82_n_7,mac_muladd_8s_3ns_12s_13_4_1_U82_n_8,mac_muladd_8s_3ns_12s_13_4_1_U82_n_9,mac_muladd_8s_3ns_12s_13_4_1_U82_n_10,mac_muladd_8s_3ns_12s_13_4_1_U82_n_11,mac_muladd_8s_3ns_12s_13_4_1_U82_n_12,mac_muladd_8s_3ns_12s_13_4_1_U82_n_13,mac_muladd_8s_3ns_12s_13_4_1_U82_n_14}),
        .Q(local_temp_V_11_reg_10651),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U82_n_15),
        .\add_ln840_16_reg_12177_reg[13] (add_ln840_13_reg_11922[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .p_reg_reg_1({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_2({mac_muladd_8s_3ns_11s_12_4_1_U46_n_3,mac_muladd_8s_3ns_11s_12_4_1_U46_n_4,mac_muladd_8s_3ns_11s_12_4_1_U46_n_5,mac_muladd_8s_3ns_11s_12_4_1_U46_n_6,mac_muladd_8s_3ns_11s_12_4_1_U46_n_7,mac_muladd_8s_3ns_11s_12_4_1_U46_n_8,mac_muladd_8s_3ns_11s_12_4_1_U46_n_9,mac_muladd_8s_3ns_11s_12_4_1_U46_n_10,mac_muladd_8s_3ns_11s_12_4_1_U46_n_11,mac_muladd_8s_3ns_11s_12_4_1_U46_n_12,mac_muladd_8s_3ns_11s_12_4_1_U46_n_13,mac_muladd_8s_3ns_11s_12_4_1_U46_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_46 mac_muladd_8s_3ns_12s_13_4_1_U83
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U83_n_3,mac_muladd_8s_3ns_12s_13_4_1_U83_n_4,mac_muladd_8s_3ns_12s_13_4_1_U83_n_5,mac_muladd_8s_3ns_12s_13_4_1_U83_n_6,mac_muladd_8s_3ns_12s_13_4_1_U83_n_7,mac_muladd_8s_3ns_12s_13_4_1_U83_n_8,mac_muladd_8s_3ns_12s_13_4_1_U83_n_9,mac_muladd_8s_3ns_12s_13_4_1_U83_n_10,mac_muladd_8s_3ns_12s_13_4_1_U83_n_11,mac_muladd_8s_3ns_12s_13_4_1_U83_n_12,mac_muladd_8s_3ns_12s_13_4_1_U83_n_13,mac_muladd_8s_3ns_12s_13_4_1_U83_n_14,mac_muladd_8s_3ns_12s_13_4_1_U83_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U45_n_3,mac_muladd_8s_3ns_11s_12_4_1_U45_n_4,mac_muladd_8s_3ns_11s_12_4_1_U45_n_5,mac_muladd_8s_3ns_11s_12_4_1_U45_n_6,mac_muladd_8s_3ns_11s_12_4_1_U45_n_7,mac_muladd_8s_3ns_11s_12_4_1_U45_n_8,mac_muladd_8s_3ns_11s_12_4_1_U45_n_9,mac_muladd_8s_3ns_11s_12_4_1_U45_n_10,mac_muladd_8s_3ns_11s_12_4_1_U45_n_11,mac_muladd_8s_3ns_11s_12_4_1_U45_n_12,mac_muladd_8s_3ns_11s_12_4_1_U45_n_13,mac_muladd_8s_3ns_11s_12_4_1_U45_n_14}),
        .Q(local_temp_V_16_reg_10676),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .p_reg_reg_1({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_47 mac_muladd_8s_3ns_12s_13_4_1_U84
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U84_n_3,mac_muladd_8s_3ns_12s_13_4_1_U84_n_4,mac_muladd_8s_3ns_12s_13_4_1_U84_n_5,mac_muladd_8s_3ns_12s_13_4_1_U84_n_6,mac_muladd_8s_3ns_12s_13_4_1_U84_n_7,mac_muladd_8s_3ns_12s_13_4_1_U84_n_8,mac_muladd_8s_3ns_12s_13_4_1_U84_n_9,mac_muladd_8s_3ns_12s_13_4_1_U84_n_10,mac_muladd_8s_3ns_12s_13_4_1_U84_n_11,mac_muladd_8s_3ns_12s_13_4_1_U84_n_12,mac_muladd_8s_3ns_12s_13_4_1_U84_n_13,mac_muladd_8s_3ns_12s_13_4_1_U84_n_14}),
        .Q(local_temp_V_20_reg_10696),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U84_n_15),
        .\add_ln840_25_reg_12187_reg[13] (add_ln840_22_reg_11937[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .p_reg_reg_1({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_2({mac_muladd_8s_3ns_11s_12_4_1_U49_n_3,mac_muladd_8s_3ns_11s_12_4_1_U49_n_4,mac_muladd_8s_3ns_11s_12_4_1_U49_n_5,mac_muladd_8s_3ns_11s_12_4_1_U49_n_6,mac_muladd_8s_3ns_11s_12_4_1_U49_n_7,mac_muladd_8s_3ns_11s_12_4_1_U49_n_8,mac_muladd_8s_3ns_11s_12_4_1_U49_n_9,mac_muladd_8s_3ns_11s_12_4_1_U49_n_10,mac_muladd_8s_3ns_11s_12_4_1_U49_n_11,mac_muladd_8s_3ns_11s_12_4_1_U49_n_12,mac_muladd_8s_3ns_11s_12_4_1_U49_n_13,mac_muladd_8s_3ns_11s_12_4_1_U49_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_48 mac_muladd_8s_3ns_12s_13_4_1_U85
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U85_n_3,mac_muladd_8s_3ns_12s_13_4_1_U85_n_4,mac_muladd_8s_3ns_12s_13_4_1_U85_n_5,mac_muladd_8s_3ns_12s_13_4_1_U85_n_6,mac_muladd_8s_3ns_12s_13_4_1_U85_n_7,mac_muladd_8s_3ns_12s_13_4_1_U85_n_8,mac_muladd_8s_3ns_12s_13_4_1_U85_n_9,mac_muladd_8s_3ns_12s_13_4_1_U85_n_10,mac_muladd_8s_3ns_12s_13_4_1_U85_n_11,mac_muladd_8s_3ns_12s_13_4_1_U85_n_12,mac_muladd_8s_3ns_12s_13_4_1_U85_n_13,mac_muladd_8s_3ns_12s_13_4_1_U85_n_14,mac_muladd_8s_3ns_12s_13_4_1_U85_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U48_n_3,mac_muladd_8s_3ns_11s_12_4_1_U48_n_4,mac_muladd_8s_3ns_11s_12_4_1_U48_n_5,mac_muladd_8s_3ns_11s_12_4_1_U48_n_6,mac_muladd_8s_3ns_11s_12_4_1_U48_n_7,mac_muladd_8s_3ns_11s_12_4_1_U48_n_8,mac_muladd_8s_3ns_11s_12_4_1_U48_n_9,mac_muladd_8s_3ns_11s_12_4_1_U48_n_10,mac_muladd_8s_3ns_11s_12_4_1_U48_n_11,mac_muladd_8s_3ns_11s_12_4_1_U48_n_12,mac_muladd_8s_3ns_11s_12_4_1_U48_n_13,mac_muladd_8s_3ns_11s_12_4_1_U48_n_14}),
        .Q(local_temp_V_25_reg_10721),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_17),
        .p_reg_reg_1({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_49 mac_muladd_8s_3ns_12s_13_4_1_U86
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U86_n_3,mac_muladd_8s_3ns_12s_13_4_1_U86_n_4,mac_muladd_8s_3ns_12s_13_4_1_U86_n_5,mac_muladd_8s_3ns_12s_13_4_1_U86_n_6,mac_muladd_8s_3ns_12s_13_4_1_U86_n_7,mac_muladd_8s_3ns_12s_13_4_1_U86_n_8,mac_muladd_8s_3ns_12s_13_4_1_U86_n_9,mac_muladd_8s_3ns_12s_13_4_1_U86_n_10,mac_muladd_8s_3ns_12s_13_4_1_U86_n_11,mac_muladd_8s_3ns_12s_13_4_1_U86_n_12,mac_muladd_8s_3ns_12s_13_4_1_U86_n_13,mac_muladd_8s_3ns_12s_13_4_1_U86_n_14}),
        .Q(local_temp_V_29_reg_10741),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U86_n_15),
        .\add_ln840_34_reg_12197_reg[13] (add_ln840_31_reg_11952[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_1({mac_muladd_8s_3ns_11s_12_4_1_U52_n_3,mac_muladd_8s_3ns_11s_12_4_1_U52_n_4,mac_muladd_8s_3ns_11s_12_4_1_U52_n_5,mac_muladd_8s_3ns_11s_12_4_1_U52_n_6,mac_muladd_8s_3ns_11s_12_4_1_U52_n_7,mac_muladd_8s_3ns_11s_12_4_1_U52_n_8,mac_muladd_8s_3ns_11s_12_4_1_U52_n_9,mac_muladd_8s_3ns_11s_12_4_1_U52_n_10,mac_muladd_8s_3ns_11s_12_4_1_U52_n_11,mac_muladd_8s_3ns_11s_12_4_1_U52_n_12,mac_muladd_8s_3ns_11s_12_4_1_U52_n_13,mac_muladd_8s_3ns_11s_12_4_1_U52_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_50 mac_muladd_8s_3ns_12s_13_4_1_U87
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U87_n_3,mac_muladd_8s_3ns_12s_13_4_1_U87_n_4,mac_muladd_8s_3ns_12s_13_4_1_U87_n_5,mac_muladd_8s_3ns_12s_13_4_1_U87_n_6,mac_muladd_8s_3ns_12s_13_4_1_U87_n_7,mac_muladd_8s_3ns_12s_13_4_1_U87_n_8,mac_muladd_8s_3ns_12s_13_4_1_U87_n_9,mac_muladd_8s_3ns_12s_13_4_1_U87_n_10,mac_muladd_8s_3ns_12s_13_4_1_U87_n_11,mac_muladd_8s_3ns_12s_13_4_1_U87_n_12,mac_muladd_8s_3ns_12s_13_4_1_U87_n_13,mac_muladd_8s_3ns_12s_13_4_1_U87_n_14,mac_muladd_8s_3ns_12s_13_4_1_U87_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U51_n_3,mac_muladd_8s_3ns_11s_12_4_1_U51_n_4,mac_muladd_8s_3ns_11s_12_4_1_U51_n_5,mac_muladd_8s_3ns_11s_12_4_1_U51_n_6,mac_muladd_8s_3ns_11s_12_4_1_U51_n_7,mac_muladd_8s_3ns_11s_12_4_1_U51_n_8,mac_muladd_8s_3ns_11s_12_4_1_U51_n_9,mac_muladd_8s_3ns_11s_12_4_1_U51_n_10,mac_muladd_8s_3ns_11s_12_4_1_U51_n_11,mac_muladd_8s_3ns_11s_12_4_1_U51_n_12,mac_muladd_8s_3ns_11s_12_4_1_U51_n_13,mac_muladd_8s_3ns_11s_12_4_1_U51_n_14}),
        .Q(local_temp_V_34_reg_10766),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_51 mac_muladd_8s_3ns_12s_13_4_1_U88
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U88_n_3,mac_muladd_8s_3ns_12s_13_4_1_U88_n_4,mac_muladd_8s_3ns_12s_13_4_1_U88_n_5,mac_muladd_8s_3ns_12s_13_4_1_U88_n_6,mac_muladd_8s_3ns_12s_13_4_1_U88_n_7,mac_muladd_8s_3ns_12s_13_4_1_U88_n_8,mac_muladd_8s_3ns_12s_13_4_1_U88_n_9,mac_muladd_8s_3ns_12s_13_4_1_U88_n_10,mac_muladd_8s_3ns_12s_13_4_1_U88_n_11,mac_muladd_8s_3ns_12s_13_4_1_U88_n_12,mac_muladd_8s_3ns_12s_13_4_1_U88_n_13,mac_muladd_8s_3ns_12s_13_4_1_U88_n_14}),
        .Q(local_temp_V_38_reg_10786),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U88_n_15),
        .\add_ln840_43_reg_12207_reg[13] (add_ln840_40_reg_11967[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_1({mac_muladd_8s_3ns_11s_12_4_1_U55_n_3,mac_muladd_8s_3ns_11s_12_4_1_U55_n_4,mac_muladd_8s_3ns_11s_12_4_1_U55_n_5,mac_muladd_8s_3ns_11s_12_4_1_U55_n_6,mac_muladd_8s_3ns_11s_12_4_1_U55_n_7,mac_muladd_8s_3ns_11s_12_4_1_U55_n_8,mac_muladd_8s_3ns_11s_12_4_1_U55_n_9,mac_muladd_8s_3ns_11s_12_4_1_U55_n_10,mac_muladd_8s_3ns_11s_12_4_1_U55_n_11,mac_muladd_8s_3ns_11s_12_4_1_U55_n_12,mac_muladd_8s_3ns_11s_12_4_1_U55_n_13,mac_muladd_8s_3ns_11s_12_4_1_U55_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_52 mac_muladd_8s_3ns_12s_13_4_1_U89
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U89_n_3,mac_muladd_8s_3ns_12s_13_4_1_U89_n_4,mac_muladd_8s_3ns_12s_13_4_1_U89_n_5,mac_muladd_8s_3ns_12s_13_4_1_U89_n_6,mac_muladd_8s_3ns_12s_13_4_1_U89_n_7,mac_muladd_8s_3ns_12s_13_4_1_U89_n_8,mac_muladd_8s_3ns_12s_13_4_1_U89_n_9,mac_muladd_8s_3ns_12s_13_4_1_U89_n_10,mac_muladd_8s_3ns_12s_13_4_1_U89_n_11,mac_muladd_8s_3ns_12s_13_4_1_U89_n_12,mac_muladd_8s_3ns_12s_13_4_1_U89_n_13,mac_muladd_8s_3ns_12s_13_4_1_U89_n_14,mac_muladd_8s_3ns_12s_13_4_1_U89_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U54_n_3,mac_muladd_8s_3ns_11s_12_4_1_U54_n_4,mac_muladd_8s_3ns_11s_12_4_1_U54_n_5,mac_muladd_8s_3ns_11s_12_4_1_U54_n_6,mac_muladd_8s_3ns_11s_12_4_1_U54_n_7,mac_muladd_8s_3ns_11s_12_4_1_U54_n_8,mac_muladd_8s_3ns_11s_12_4_1_U54_n_9,mac_muladd_8s_3ns_11s_12_4_1_U54_n_10,mac_muladd_8s_3ns_11s_12_4_1_U54_n_11,mac_muladd_8s_3ns_11s_12_4_1_U54_n_12,mac_muladd_8s_3ns_11s_12_4_1_U54_n_13,mac_muladd_8s_3ns_11s_12_4_1_U54_n_14}),
        .Q(local_temp_V_43_reg_10811),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_53 mac_muladd_8s_3ns_12s_13_4_1_U90
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U90_n_3,mac_muladd_8s_3ns_12s_13_4_1_U90_n_4,mac_muladd_8s_3ns_12s_13_4_1_U90_n_5,mac_muladd_8s_3ns_12s_13_4_1_U90_n_6,mac_muladd_8s_3ns_12s_13_4_1_U90_n_7,mac_muladd_8s_3ns_12s_13_4_1_U90_n_8,mac_muladd_8s_3ns_12s_13_4_1_U90_n_9,mac_muladd_8s_3ns_12s_13_4_1_U90_n_10,mac_muladd_8s_3ns_12s_13_4_1_U90_n_11,mac_muladd_8s_3ns_12s_13_4_1_U90_n_12,mac_muladd_8s_3ns_12s_13_4_1_U90_n_13,mac_muladd_8s_3ns_12s_13_4_1_U90_n_14}),
        .Q(local_temp_V_47_reg_10831),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U90_n_15),
        .\add_ln840_52_reg_12217_reg[13] (add_ln840_49_reg_11982[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_1({mac_muladd_8s_3ns_11s_12_4_1_U58_n_3,mac_muladd_8s_3ns_11s_12_4_1_U58_n_4,mac_muladd_8s_3ns_11s_12_4_1_U58_n_5,mac_muladd_8s_3ns_11s_12_4_1_U58_n_6,mac_muladd_8s_3ns_11s_12_4_1_U58_n_7,mac_muladd_8s_3ns_11s_12_4_1_U58_n_8,mac_muladd_8s_3ns_11s_12_4_1_U58_n_9,mac_muladd_8s_3ns_11s_12_4_1_U58_n_10,mac_muladd_8s_3ns_11s_12_4_1_U58_n_11,mac_muladd_8s_3ns_11s_12_4_1_U58_n_12,mac_muladd_8s_3ns_11s_12_4_1_U58_n_13,mac_muladd_8s_3ns_11s_12_4_1_U58_n_14}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_54 mac_muladd_8s_3ns_12s_13_4_1_U91
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U91_n_3,mac_muladd_8s_3ns_12s_13_4_1_U91_n_4,mac_muladd_8s_3ns_12s_13_4_1_U91_n_5,mac_muladd_8s_3ns_12s_13_4_1_U91_n_6,mac_muladd_8s_3ns_12s_13_4_1_U91_n_7,mac_muladd_8s_3ns_12s_13_4_1_U91_n_8,mac_muladd_8s_3ns_12s_13_4_1_U91_n_9,mac_muladd_8s_3ns_12s_13_4_1_U91_n_10,mac_muladd_8s_3ns_12s_13_4_1_U91_n_11,mac_muladd_8s_3ns_12s_13_4_1_U91_n_12,mac_muladd_8s_3ns_12s_13_4_1_U91_n_13,mac_muladd_8s_3ns_12s_13_4_1_U91_n_14,mac_muladd_8s_3ns_12s_13_4_1_U91_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U57_n_3,mac_muladd_8s_3ns_11s_12_4_1_U57_n_4,mac_muladd_8s_3ns_11s_12_4_1_U57_n_5,mac_muladd_8s_3ns_11s_12_4_1_U57_n_6,mac_muladd_8s_3ns_11s_12_4_1_U57_n_7,mac_muladd_8s_3ns_11s_12_4_1_U57_n_8,mac_muladd_8s_3ns_11s_12_4_1_U57_n_9,mac_muladd_8s_3ns_11s_12_4_1_U57_n_10,mac_muladd_8s_3ns_11s_12_4_1_U57_n_11,mac_muladd_8s_3ns_11s_12_4_1_U57_n_12,mac_muladd_8s_3ns_11s_12_4_1_U57_n_13,mac_muladd_8s_3ns_11s_12_4_1_U57_n_14}),
        .Q(local_temp_V_52_reg_10856),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .p_reg_reg_0({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_55 mac_muladd_8s_3ns_12s_13_4_1_U92
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U92_n_3,mac_muladd_8s_3ns_12s_13_4_1_U92_n_4,mac_muladd_8s_3ns_12s_13_4_1_U92_n_5,mac_muladd_8s_3ns_12s_13_4_1_U92_n_6,mac_muladd_8s_3ns_12s_13_4_1_U92_n_7,mac_muladd_8s_3ns_12s_13_4_1_U92_n_8,mac_muladd_8s_3ns_12s_13_4_1_U92_n_9,mac_muladd_8s_3ns_12s_13_4_1_U92_n_10,mac_muladd_8s_3ns_12s_13_4_1_U92_n_11,mac_muladd_8s_3ns_12s_13_4_1_U92_n_12,mac_muladd_8s_3ns_12s_13_4_1_U92_n_13,mac_muladd_8s_3ns_12s_13_4_1_U92_n_14}),
        .Q(local_temp_V_56_reg_10876),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U92_n_15),
        .\add_ln840_61_reg_12227_reg[13] (add_ln840_58_reg_11997[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U61_n_3,mac_muladd_8s_3ns_11s_12_4_1_U61_n_4,mac_muladd_8s_3ns_11s_12_4_1_U61_n_5,mac_muladd_8s_3ns_11s_12_4_1_U61_n_6,mac_muladd_8s_3ns_11s_12_4_1_U61_n_7,mac_muladd_8s_3ns_11s_12_4_1_U61_n_8,mac_muladd_8s_3ns_11s_12_4_1_U61_n_9,mac_muladd_8s_3ns_11s_12_4_1_U61_n_10,mac_muladd_8s_3ns_11s_12_4_1_U61_n_11,mac_muladd_8s_3ns_11s_12_4_1_U61_n_12,mac_muladd_8s_3ns_11s_12_4_1_U61_n_13,mac_muladd_8s_3ns_11s_12_4_1_U61_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_56 mac_muladd_8s_3ns_12s_13_4_1_U93
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U93_n_3,mac_muladd_8s_3ns_12s_13_4_1_U93_n_4,mac_muladd_8s_3ns_12s_13_4_1_U93_n_5,mac_muladd_8s_3ns_12s_13_4_1_U93_n_6,mac_muladd_8s_3ns_12s_13_4_1_U93_n_7,mac_muladd_8s_3ns_12s_13_4_1_U93_n_8,mac_muladd_8s_3ns_12s_13_4_1_U93_n_9,mac_muladd_8s_3ns_12s_13_4_1_U93_n_10,mac_muladd_8s_3ns_12s_13_4_1_U93_n_11,mac_muladd_8s_3ns_12s_13_4_1_U93_n_12,mac_muladd_8s_3ns_12s_13_4_1_U93_n_13,mac_muladd_8s_3ns_12s_13_4_1_U93_n_14,mac_muladd_8s_3ns_12s_13_4_1_U93_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U60_n_3,mac_muladd_8s_3ns_11s_12_4_1_U60_n_4,mac_muladd_8s_3ns_11s_12_4_1_U60_n_5,mac_muladd_8s_3ns_11s_12_4_1_U60_n_6,mac_muladd_8s_3ns_11s_12_4_1_U60_n_7,mac_muladd_8s_3ns_11s_12_4_1_U60_n_8,mac_muladd_8s_3ns_11s_12_4_1_U60_n_9,mac_muladd_8s_3ns_11s_12_4_1_U60_n_10,mac_muladd_8s_3ns_11s_12_4_1_U60_n_11,mac_muladd_8s_3ns_11s_12_4_1_U60_n_12,mac_muladd_8s_3ns_11s_12_4_1_U60_n_13,mac_muladd_8s_3ns_11s_12_4_1_U60_n_14}),
        .Q(local_temp_V_61_reg_10901),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_57 mac_muladd_8s_3ns_12s_13_4_1_U94
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U94_n_3,mac_muladd_8s_3ns_12s_13_4_1_U94_n_4,mac_muladd_8s_3ns_12s_13_4_1_U94_n_5,mac_muladd_8s_3ns_12s_13_4_1_U94_n_6,mac_muladd_8s_3ns_12s_13_4_1_U94_n_7,mac_muladd_8s_3ns_12s_13_4_1_U94_n_8,mac_muladd_8s_3ns_12s_13_4_1_U94_n_9,mac_muladd_8s_3ns_12s_13_4_1_U94_n_10,mac_muladd_8s_3ns_12s_13_4_1_U94_n_11,mac_muladd_8s_3ns_12s_13_4_1_U94_n_12,mac_muladd_8s_3ns_12s_13_4_1_U94_n_13,mac_muladd_8s_3ns_12s_13_4_1_U94_n_14}),
        .Q(local_temp_V_65_reg_10921),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U94_n_15),
        .\add_ln840_70_reg_12237_reg[13] (add_ln840_67_reg_12012[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U64_n_3,mac_muladd_8s_3ns_11s_12_4_1_U64_n_4,mac_muladd_8s_3ns_11s_12_4_1_U64_n_5,mac_muladd_8s_3ns_11s_12_4_1_U64_n_6,mac_muladd_8s_3ns_11s_12_4_1_U64_n_7,mac_muladd_8s_3ns_11s_12_4_1_U64_n_8,mac_muladd_8s_3ns_11s_12_4_1_U64_n_9,mac_muladd_8s_3ns_11s_12_4_1_U64_n_10,mac_muladd_8s_3ns_11s_12_4_1_U64_n_11,mac_muladd_8s_3ns_11s_12_4_1_U64_n_12,mac_muladd_8s_3ns_11s_12_4_1_U64_n_13,mac_muladd_8s_3ns_11s_12_4_1_U64_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_58 mac_muladd_8s_3ns_12s_13_4_1_U95
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U95_n_3,mac_muladd_8s_3ns_12s_13_4_1_U95_n_4,mac_muladd_8s_3ns_12s_13_4_1_U95_n_5,mac_muladd_8s_3ns_12s_13_4_1_U95_n_6,mac_muladd_8s_3ns_12s_13_4_1_U95_n_7,mac_muladd_8s_3ns_12s_13_4_1_U95_n_8,mac_muladd_8s_3ns_12s_13_4_1_U95_n_9,mac_muladd_8s_3ns_12s_13_4_1_U95_n_10,mac_muladd_8s_3ns_12s_13_4_1_U95_n_11,mac_muladd_8s_3ns_12s_13_4_1_U95_n_12,mac_muladd_8s_3ns_12s_13_4_1_U95_n_13,mac_muladd_8s_3ns_12s_13_4_1_U95_n_14,mac_muladd_8s_3ns_12s_13_4_1_U95_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U63_n_3,mac_muladd_8s_3ns_11s_12_4_1_U63_n_4,mac_muladd_8s_3ns_11s_12_4_1_U63_n_5,mac_muladd_8s_3ns_11s_12_4_1_U63_n_6,mac_muladd_8s_3ns_11s_12_4_1_U63_n_7,mac_muladd_8s_3ns_11s_12_4_1_U63_n_8,mac_muladd_8s_3ns_11s_12_4_1_U63_n_9,mac_muladd_8s_3ns_11s_12_4_1_U63_n_10,mac_muladd_8s_3ns_11s_12_4_1_U63_n_11,mac_muladd_8s_3ns_11s_12_4_1_U63_n_12,mac_muladd_8s_3ns_11s_12_4_1_U63_n_13,mac_muladd_8s_3ns_11s_12_4_1_U63_n_14}),
        .Q(local_temp_V_70_reg_10946),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_59 mac_muladd_8s_3ns_12s_13_4_1_U96
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U96_n_3,mac_muladd_8s_3ns_12s_13_4_1_U96_n_4,mac_muladd_8s_3ns_12s_13_4_1_U96_n_5,mac_muladd_8s_3ns_12s_13_4_1_U96_n_6,mac_muladd_8s_3ns_12s_13_4_1_U96_n_7,mac_muladd_8s_3ns_12s_13_4_1_U96_n_8,mac_muladd_8s_3ns_12s_13_4_1_U96_n_9,mac_muladd_8s_3ns_12s_13_4_1_U96_n_10,mac_muladd_8s_3ns_12s_13_4_1_U96_n_11,mac_muladd_8s_3ns_12s_13_4_1_U96_n_12,mac_muladd_8s_3ns_12s_13_4_1_U96_n_13,mac_muladd_8s_3ns_12s_13_4_1_U96_n_14}),
        .Q(local_temp_V_74_reg_10966),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U96_n_15),
        .\add_ln840_79_reg_12247_reg[13] (add_ln840_76_reg_12027[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U67_n_3,mac_muladd_8s_3ns_11s_12_4_1_U67_n_4,mac_muladd_8s_3ns_11s_12_4_1_U67_n_5,mac_muladd_8s_3ns_11s_12_4_1_U67_n_6,mac_muladd_8s_3ns_11s_12_4_1_U67_n_7,mac_muladd_8s_3ns_11s_12_4_1_U67_n_8,mac_muladd_8s_3ns_11s_12_4_1_U67_n_9,mac_muladd_8s_3ns_11s_12_4_1_U67_n_10,mac_muladd_8s_3ns_11s_12_4_1_U67_n_11,mac_muladd_8s_3ns_11s_12_4_1_U67_n_12,mac_muladd_8s_3ns_11s_12_4_1_U67_n_13,mac_muladd_8s_3ns_11s_12_4_1_U67_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_60 mac_muladd_8s_3ns_12s_13_4_1_U97
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U97_n_3,mac_muladd_8s_3ns_12s_13_4_1_U97_n_4,mac_muladd_8s_3ns_12s_13_4_1_U97_n_5,mac_muladd_8s_3ns_12s_13_4_1_U97_n_6,mac_muladd_8s_3ns_12s_13_4_1_U97_n_7,mac_muladd_8s_3ns_12s_13_4_1_U97_n_8,mac_muladd_8s_3ns_12s_13_4_1_U97_n_9,mac_muladd_8s_3ns_12s_13_4_1_U97_n_10,mac_muladd_8s_3ns_12s_13_4_1_U97_n_11,mac_muladd_8s_3ns_12s_13_4_1_U97_n_12,mac_muladd_8s_3ns_12s_13_4_1_U97_n_13,mac_muladd_8s_3ns_12s_13_4_1_U97_n_14,mac_muladd_8s_3ns_12s_13_4_1_U97_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U66_n_3,mac_muladd_8s_3ns_11s_12_4_1_U66_n_4,mac_muladd_8s_3ns_11s_12_4_1_U66_n_5,mac_muladd_8s_3ns_11s_12_4_1_U66_n_6,mac_muladd_8s_3ns_11s_12_4_1_U66_n_7,mac_muladd_8s_3ns_11s_12_4_1_U66_n_8,mac_muladd_8s_3ns_11s_12_4_1_U66_n_9,mac_muladd_8s_3ns_11s_12_4_1_U66_n_10,mac_muladd_8s_3ns_11s_12_4_1_U66_n_11,mac_muladd_8s_3ns_11s_12_4_1_U66_n_12,mac_muladd_8s_3ns_11s_12_4_1_U66_n_13,mac_muladd_8s_3ns_11s_12_4_1_U66_n_14}),
        .Q(local_temp_V_79_reg_10991),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_61 mac_muladd_8s_3ns_12s_13_4_1_U98
       (.P({mac_muladd_8s_3ns_12s_13_4_1_U98_n_3,mac_muladd_8s_3ns_12s_13_4_1_U98_n_4,mac_muladd_8s_3ns_12s_13_4_1_U98_n_5,mac_muladd_8s_3ns_12s_13_4_1_U98_n_6,mac_muladd_8s_3ns_12s_13_4_1_U98_n_7,mac_muladd_8s_3ns_12s_13_4_1_U98_n_8,mac_muladd_8s_3ns_12s_13_4_1_U98_n_9,mac_muladd_8s_3ns_12s_13_4_1_U98_n_10,mac_muladd_8s_3ns_12s_13_4_1_U98_n_11,mac_muladd_8s_3ns_12s_13_4_1_U98_n_12,mac_muladd_8s_3ns_12s_13_4_1_U98_n_13,mac_muladd_8s_3ns_12s_13_4_1_U98_n_14}),
        .Q(local_temp_V_83_reg_11011),
        .S(mac_muladd_8s_3ns_12s_13_4_1_U98_n_15),
        .\add_ln840_88_reg_12257_reg[13] (add_ln840_85_reg_12042[11]),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[8] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[7] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[6] }),
        .p_reg_reg_0({mac_muladd_8s_3ns_11s_12_4_1_U70_n_3,mac_muladd_8s_3ns_11s_12_4_1_U70_n_4,mac_muladd_8s_3ns_11s_12_4_1_U70_n_5,mac_muladd_8s_3ns_11s_12_4_1_U70_n_6,mac_muladd_8s_3ns_11s_12_4_1_U70_n_7,mac_muladd_8s_3ns_11s_12_4_1_U70_n_8,mac_muladd_8s_3ns_11s_12_4_1_U70_n_9,mac_muladd_8s_3ns_11s_12_4_1_U70_n_10,mac_muladd_8s_3ns_11s_12_4_1_U70_n_11,mac_muladd_8s_3ns_11s_12_4_1_U70_n_12,mac_muladd_8s_3ns_11s_12_4_1_U70_n_13,mac_muladd_8s_3ns_11s_12_4_1_U70_n_14}),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_62 mac_muladd_8s_3ns_12s_13_4_1_U99
       (.D({mac_muladd_8s_3ns_12s_13_4_1_U99_n_3,mac_muladd_8s_3ns_12s_13_4_1_U99_n_4,mac_muladd_8s_3ns_12s_13_4_1_U99_n_5,mac_muladd_8s_3ns_12s_13_4_1_U99_n_6,mac_muladd_8s_3ns_12s_13_4_1_U99_n_7,mac_muladd_8s_3ns_12s_13_4_1_U99_n_8,mac_muladd_8s_3ns_12s_13_4_1_U99_n_9,mac_muladd_8s_3ns_12s_13_4_1_U99_n_10,mac_muladd_8s_3ns_12s_13_4_1_U99_n_11,mac_muladd_8s_3ns_12s_13_4_1_U99_n_12,mac_muladd_8s_3ns_12s_13_4_1_U99_n_13,mac_muladd_8s_3ns_12s_13_4_1_U99_n_14,mac_muladd_8s_3ns_12s_13_4_1_U99_n_15}),
        .P({mac_muladd_8s_3ns_11s_12_4_1_U69_n_3,mac_muladd_8s_3ns_11s_12_4_1_U69_n_4,mac_muladd_8s_3ns_11s_12_4_1_U69_n_5,mac_muladd_8s_3ns_11s_12_4_1_U69_n_6,mac_muladd_8s_3ns_11s_12_4_1_U69_n_7,mac_muladd_8s_3ns_11s_12_4_1_U69_n_8,mac_muladd_8s_3ns_11s_12_4_1_U69_n_9,mac_muladd_8s_3ns_11s_12_4_1_U69_n_10,mac_muladd_8s_3ns_11s_12_4_1_U69_n_11,mac_muladd_8s_3ns_11s_12_4_1_U69_n_12,mac_muladd_8s_3ns_11s_12_4_1_U69_n_13,mac_muladd_8s_3ns_11s_12_4_1_U69_n_14}),
        .Q(local_temp_V_88_reg_11036),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[23] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[22] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[21] }),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1 mac_muladd_8s_3ns_18s_18_4_1_U106
       (.A(r_V_6_reg_11249),
        .D(accu_V_26_fu_6477_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_123_reg_10626_pp0_iter1_reg),
        .\accu_V_26_reg_12747_reg[15] (add_ln840_2_reg_12162),
        .\accu_V_26_reg_12747_reg[15]_0 (add_ln840_7_reg_12167),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] (mac_muladd_8s_3ns_18s_18_4_1_U106_n_22),
        .icmp_ln272_reg_10579_pp0_iter4_reg(icmp_ln272_reg_10579_pp0_iter4_reg),
        .p_reg_reg(accu_V_fu_942),
        .p_reg_reg_0(\icmp_ln249_reg_10454_pp0_iter5_reg_reg_n_3_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_63 mac_muladd_8s_3ns_18s_18_4_1_U107
       (.A(r_V_6_reg_11249),
        .D(accu_V_27_fu_6494_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_15_reg_10671_pp0_iter1_reg),
        .\accu_V_1_fu_946_reg[15] (add_ln840_11_reg_12172),
        .\accu_V_1_fu_946_reg[15]_0 (add_ln840_16_reg_12177),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_27_reg_12758),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_64 mac_muladd_8s_3ns_18s_18_4_1_U108
       (.A(r_V_6_reg_11249),
        .D(accu_V_28_fu_6511_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_24_reg_10716_pp0_iter1_reg),
        .\accu_V_28_reg_12769_reg[15] (add_ln840_20_reg_12182),
        .\accu_V_28_reg_12769_reg[15]_0 (add_ln840_25_reg_12187),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_2_fu_950),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_65 mac_muladd_8s_3ns_18s_18_4_1_U109
       (.A(r_V_6_reg_11249),
        .D(accu_V_29_fu_6528_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_33_reg_10761_pp0_iter1_reg),
        .\accu_V_29_reg_12780_reg[15] (add_ln840_29_reg_12192),
        .\accu_V_29_reg_12780_reg[15]_0 (add_ln840_34_reg_12197),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_3_fu_954),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_66 mac_muladd_8s_3ns_18s_18_4_1_U110
       (.A(r_V_6_reg_11249),
        .D(accu_V_30_fu_6545_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_42_reg_10806_pp0_iter1_reg),
        .\accu_V_30_reg_12791_reg[15] (add_ln840_38_reg_12202),
        .\accu_V_30_reg_12791_reg[15]_0 (add_ln840_43_reg_12207),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_4_fu_958),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_67 mac_muladd_8s_3ns_18s_18_4_1_U111
       (.A(r_V_6_reg_11249),
        .D(accu_V_31_fu_6562_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_51_reg_10851_pp0_iter1_reg),
        .\accu_V_31_reg_12802_reg[15] (add_ln840_47_reg_12212),
        .\accu_V_31_reg_12802_reg[15]_0 (add_ln840_52_reg_12217),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_5_fu_962),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_68 mac_muladd_8s_3ns_18s_18_4_1_U112
       (.A(r_V_6_reg_11249),
        .D(accu_V_32_fu_6579_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_60_reg_10896_pp0_iter1_reg),
        .\accu_V_32_reg_12813_reg[15] (add_ln840_56_reg_12222),
        .\accu_V_32_reg_12813_reg[15]_0 (add_ln840_61_reg_12227),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_6_fu_966),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_69 mac_muladd_8s_3ns_18s_18_4_1_U113
       (.A(r_V_6_reg_11249),
        .D(accu_V_33_fu_6596_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_69_reg_10941_pp0_iter1_reg),
        .\accu_V_33_reg_12824_reg[15] (add_ln840_65_reg_12232),
        .\accu_V_33_reg_12824_reg[15]_0 (add_ln840_70_reg_12237),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_7_fu_970),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_70 mac_muladd_8s_3ns_18s_18_4_1_U114
       (.A(r_V_6_reg_11249),
        .D(accu_V_34_fu_6613_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_78_reg_10986_pp0_iter1_reg),
        .\accu_V_34_reg_12835_reg[15] (add_ln840_74_reg_12242),
        .\accu_V_34_reg_12835_reg[15]_0 (add_ln840_79_reg_12247),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_8_fu_974),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_71 mac_muladd_8s_3ns_18s_18_4_1_U115
       (.A(r_V_6_reg_11249),
        .D(accu_V_35_fu_6630_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_87_reg_11031_pp0_iter1_reg),
        .\accu_V_35_reg_12846_reg[15] (add_ln840_83_reg_12252),
        .\accu_V_35_reg_12846_reg[15]_0 (add_ln840_88_reg_12257),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_9_fu_978),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_72 mac_muladd_8s_3ns_18s_18_4_1_U116
       (.A(r_V_6_reg_11249),
        .D(accu_V_36_fu_6647_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_96_reg_11076_pp0_iter1_reg),
        .\accu_V_10_fu_982_reg[15] (add_ln840_92_reg_12262),
        .\accu_V_10_fu_982_reg[15]_0 (add_ln840_97_reg_12267),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_36_reg_12857),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_73 mac_muladd_8s_3ns_18s_18_4_1_U117
       (.A(r_V_6_reg_11249),
        .D(accu_V_37_fu_6664_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_105_reg_11121_pp0_iter1_reg),
        .\accu_V_11_fu_986_reg[15] (add_ln840_101_reg_12272),
        .\accu_V_11_fu_986_reg[15]_0 (add_ln840_106_reg_12277),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(accu_V_37_reg_12868),
        .p_reg_reg_0(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_74 mac_muladd_8s_3ns_18s_18_4_1_U118
       (.A(r_V_6_reg_11249),
        .D(accu_V_38_fu_6681_p2),
        .OPMODE(mac_muladd_8s_3ns_18s_18_4_1_U106_n_3),
        .Q(local_temp_V_114_reg_11166_pp0_iter1_reg),
        .\accu_V_12_fu_990_reg[15] (add_ln840_110_reg_12282),
        .\accu_V_12_fu_990_reg[15]_0 (add_ln840_115_reg_12287),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg(mac_muladd_8s_3ns_11s_12_4_1_U79_n_16),
        .p_reg_reg_0(accu_V_38_reg_12879),
        .p_reg_reg_1(mac_muladd_8s_3ns_18s_18_4_1_U106_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1 mul_8s_3ns_11_1_1_U10
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U10_n_3,mul_8s_3ns_11_1_1_U10_n_4,mul_8s_3ns_11_1_1_U10_n_5,mul_8s_3ns_11_1_1_U10_n_6,mul_8s_3ns_11_1_1_U10_n_7,mul_8s_3ns_11_1_1_U10_n_8,mul_8s_3ns_11_1_1_U10_n_9,mul_8s_3ns_11_1_1_U10_n_10,mul_8s_3ns_11_1_1_U10_n_11,mul_8s_3ns_11_1_1_U10_n_12,mul_8s_3ns_11_1_1_U10_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_23_reg_10711));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_75 mul_8s_3ns_11_1_1_U11
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U11_n_3,mul_8s_3ns_11_1_1_U11_n_4,mul_8s_3ns_11_1_1_U11_n_5,mul_8s_3ns_11_1_1_U11_n_6,mul_8s_3ns_11_1_1_U11_n_7,mul_8s_3ns_11_1_1_U11_n_8,mul_8s_3ns_11_1_1_U11_n_9,mul_8s_3ns_11_1_1_U11_n_10,mul_8s_3ns_11_1_1_U11_n_11,mul_8s_3ns_11_1_1_U11_n_12,mul_8s_3ns_11_1_1_U11_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_28_reg_10736));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_76 mul_8s_3ns_11_1_1_U12
       (.P({mul_8s_3ns_11_1_1_U12_n_3,mul_8s_3ns_11_1_1_U12_n_4,mul_8s_3ns_11_1_1_U12_n_5,mul_8s_3ns_11_1_1_U12_n_6,mul_8s_3ns_11_1_1_U12_n_7,mul_8s_3ns_11_1_1_U12_n_8,mul_8s_3ns_11_1_1_U12_n_9,mul_8s_3ns_11_1_1_U12_n_10,mul_8s_3ns_11_1_1_U12_n_11,mul_8s_3ns_11_1_1_U12_n_12,mul_8s_3ns_11_1_1_U12_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_30_reg_10746));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_77 mul_8s_3ns_11_1_1_U13
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U13_n_3,mul_8s_3ns_11_1_1_U13_n_4,mul_8s_3ns_11_1_1_U13_n_5,mul_8s_3ns_11_1_1_U13_n_6,mul_8s_3ns_11_1_1_U13_n_7,mul_8s_3ns_11_1_1_U13_n_8,mul_8s_3ns_11_1_1_U13_n_9,mul_8s_3ns_11_1_1_U13_n_10,mul_8s_3ns_11_1_1_U13_n_11,mul_8s_3ns_11_1_1_U13_n_12,mul_8s_3ns_11_1_1_U13_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_32_reg_10756));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_78 mul_8s_3ns_11_1_1_U14
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U14_n_3,mul_8s_3ns_11_1_1_U14_n_4,mul_8s_3ns_11_1_1_U14_n_5,mul_8s_3ns_11_1_1_U14_n_6,mul_8s_3ns_11_1_1_U14_n_7,mul_8s_3ns_11_1_1_U14_n_8,mul_8s_3ns_11_1_1_U14_n_9,mul_8s_3ns_11_1_1_U14_n_10,mul_8s_3ns_11_1_1_U14_n_11,mul_8s_3ns_11_1_1_U14_n_12,mul_8s_3ns_11_1_1_U14_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_37_reg_10781));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_79 mul_8s_3ns_11_1_1_U15
       (.P({mul_8s_3ns_11_1_1_U15_n_3,mul_8s_3ns_11_1_1_U15_n_4,mul_8s_3ns_11_1_1_U15_n_5,mul_8s_3ns_11_1_1_U15_n_6,mul_8s_3ns_11_1_1_U15_n_7,mul_8s_3ns_11_1_1_U15_n_8,mul_8s_3ns_11_1_1_U15_n_9,mul_8s_3ns_11_1_1_U15_n_10,mul_8s_3ns_11_1_1_U15_n_11,mul_8s_3ns_11_1_1_U15_n_12,mul_8s_3ns_11_1_1_U15_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_39_reg_10791));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_80 mul_8s_3ns_11_1_1_U16
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U16_n_3,mul_8s_3ns_11_1_1_U16_n_4,mul_8s_3ns_11_1_1_U16_n_5,mul_8s_3ns_11_1_1_U16_n_6,mul_8s_3ns_11_1_1_U16_n_7,mul_8s_3ns_11_1_1_U16_n_8,mul_8s_3ns_11_1_1_U16_n_9,mul_8s_3ns_11_1_1_U16_n_10,mul_8s_3ns_11_1_1_U16_n_11,mul_8s_3ns_11_1_1_U16_n_12,mul_8s_3ns_11_1_1_U16_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_41_reg_10801));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_81 mul_8s_3ns_11_1_1_U17
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U17_n_3,mul_8s_3ns_11_1_1_U17_n_4,mul_8s_3ns_11_1_1_U17_n_5,mul_8s_3ns_11_1_1_U17_n_6,mul_8s_3ns_11_1_1_U17_n_7,mul_8s_3ns_11_1_1_U17_n_8,mul_8s_3ns_11_1_1_U17_n_9,mul_8s_3ns_11_1_1_U17_n_10,mul_8s_3ns_11_1_1_U17_n_11,mul_8s_3ns_11_1_1_U17_n_12,mul_8s_3ns_11_1_1_U17_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_46_reg_10826));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_82 mul_8s_3ns_11_1_1_U18
       (.P({mul_8s_3ns_11_1_1_U18_n_3,mul_8s_3ns_11_1_1_U18_n_4,mul_8s_3ns_11_1_1_U18_n_5,mul_8s_3ns_11_1_1_U18_n_6,mul_8s_3ns_11_1_1_U18_n_7,mul_8s_3ns_11_1_1_U18_n_8,mul_8s_3ns_11_1_1_U18_n_9,mul_8s_3ns_11_1_1_U18_n_10,mul_8s_3ns_11_1_1_U18_n_11,mul_8s_3ns_11_1_1_U18_n_12,mul_8s_3ns_11_1_1_U18_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_48_reg_10836));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_83 mul_8s_3ns_11_1_1_U19
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U19_n_3,mul_8s_3ns_11_1_1_U19_n_4,mul_8s_3ns_11_1_1_U19_n_5,mul_8s_3ns_11_1_1_U19_n_6,mul_8s_3ns_11_1_1_U19_n_7,mul_8s_3ns_11_1_1_U19_n_8,mul_8s_3ns_11_1_1_U19_n_9,mul_8s_3ns_11_1_1_U19_n_10,mul_8s_3ns_11_1_1_U19_n_11,mul_8s_3ns_11_1_1_U19_n_12,mul_8s_3ns_11_1_1_U19_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_50_reg_10846));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_84 mul_8s_3ns_11_1_1_U2
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U2_n_3,mul_8s_3ns_11_1_1_U2_n_4,mul_8s_3ns_11_1_1_U2_n_5,mul_8s_3ns_11_1_1_U2_n_6,mul_8s_3ns_11_1_1_U2_n_7,mul_8s_3ns_11_1_1_U2_n_8,mul_8s_3ns_11_1_1_U2_n_9,mul_8s_3ns_11_1_1_U2_n_10,mul_8s_3ns_11_1_1_U2_n_11,mul_8s_3ns_11_1_1_U2_n_12,mul_8s_3ns_11_1_1_U2_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_118_reg_10601));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_85 mul_8s_3ns_11_1_1_U20
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U20_n_3,mul_8s_3ns_11_1_1_U20_n_4,mul_8s_3ns_11_1_1_U20_n_5,mul_8s_3ns_11_1_1_U20_n_6,mul_8s_3ns_11_1_1_U20_n_7,mul_8s_3ns_11_1_1_U20_n_8,mul_8s_3ns_11_1_1_U20_n_9,mul_8s_3ns_11_1_1_U20_n_10,mul_8s_3ns_11_1_1_U20_n_11,mul_8s_3ns_11_1_1_U20_n_12,mul_8s_3ns_11_1_1_U20_n_13}),
        .dout_1(local_temp_V_55_reg_10871),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_86 mul_8s_3ns_11_1_1_U21
       (.P({mul_8s_3ns_11_1_1_U21_n_3,mul_8s_3ns_11_1_1_U21_n_4,mul_8s_3ns_11_1_1_U21_n_5,mul_8s_3ns_11_1_1_U21_n_6,mul_8s_3ns_11_1_1_U21_n_7,mul_8s_3ns_11_1_1_U21_n_8,mul_8s_3ns_11_1_1_U21_n_9,mul_8s_3ns_11_1_1_U21_n_10,mul_8s_3ns_11_1_1_U21_n_11,mul_8s_3ns_11_1_1_U21_n_12,mul_8s_3ns_11_1_1_U21_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_57_reg_10881),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_87 mul_8s_3ns_11_1_1_U22
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U22_n_3,mul_8s_3ns_11_1_1_U22_n_4,mul_8s_3ns_11_1_1_U22_n_5,mul_8s_3ns_11_1_1_U22_n_6,mul_8s_3ns_11_1_1_U22_n_7,mul_8s_3ns_11_1_1_U22_n_8,mul_8s_3ns_11_1_1_U22_n_9,mul_8s_3ns_11_1_1_U22_n_10,mul_8s_3ns_11_1_1_U22_n_11,mul_8s_3ns_11_1_1_U22_n_12,mul_8s_3ns_11_1_1_U22_n_13}),
        .dout_1(local_temp_V_59_reg_10891),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_88 mul_8s_3ns_11_1_1_U23
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U23_n_3,mul_8s_3ns_11_1_1_U23_n_4,mul_8s_3ns_11_1_1_U23_n_5,mul_8s_3ns_11_1_1_U23_n_6,mul_8s_3ns_11_1_1_U23_n_7,mul_8s_3ns_11_1_1_U23_n_8,mul_8s_3ns_11_1_1_U23_n_9,mul_8s_3ns_11_1_1_U23_n_10,mul_8s_3ns_11_1_1_U23_n_11,mul_8s_3ns_11_1_1_U23_n_12,mul_8s_3ns_11_1_1_U23_n_13}),
        .dout_1(local_temp_V_64_reg_10916),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_89 mul_8s_3ns_11_1_1_U24
       (.P({mul_8s_3ns_11_1_1_U24_n_3,mul_8s_3ns_11_1_1_U24_n_4,mul_8s_3ns_11_1_1_U24_n_5,mul_8s_3ns_11_1_1_U24_n_6,mul_8s_3ns_11_1_1_U24_n_7,mul_8s_3ns_11_1_1_U24_n_8,mul_8s_3ns_11_1_1_U24_n_9,mul_8s_3ns_11_1_1_U24_n_10,mul_8s_3ns_11_1_1_U24_n_11,mul_8s_3ns_11_1_1_U24_n_12,mul_8s_3ns_11_1_1_U24_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_66_reg_10926),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_90 mul_8s_3ns_11_1_1_U25
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U25_n_3,mul_8s_3ns_11_1_1_U25_n_4,mul_8s_3ns_11_1_1_U25_n_5,mul_8s_3ns_11_1_1_U25_n_6,mul_8s_3ns_11_1_1_U25_n_7,mul_8s_3ns_11_1_1_U25_n_8,mul_8s_3ns_11_1_1_U25_n_9,mul_8s_3ns_11_1_1_U25_n_10,mul_8s_3ns_11_1_1_U25_n_11,mul_8s_3ns_11_1_1_U25_n_12,mul_8s_3ns_11_1_1_U25_n_13}),
        .dout_1(local_temp_V_68_reg_10936),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_91 mul_8s_3ns_11_1_1_U26
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U26_n_3,mul_8s_3ns_11_1_1_U26_n_4,mul_8s_3ns_11_1_1_U26_n_5,mul_8s_3ns_11_1_1_U26_n_6,mul_8s_3ns_11_1_1_U26_n_7,mul_8s_3ns_11_1_1_U26_n_8,mul_8s_3ns_11_1_1_U26_n_9,mul_8s_3ns_11_1_1_U26_n_10,mul_8s_3ns_11_1_1_U26_n_11,mul_8s_3ns_11_1_1_U26_n_12,mul_8s_3ns_11_1_1_U26_n_13}),
        .dout_1(local_temp_V_73_reg_10961),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_92 mul_8s_3ns_11_1_1_U27
       (.P({mul_8s_3ns_11_1_1_U27_n_3,mul_8s_3ns_11_1_1_U27_n_4,mul_8s_3ns_11_1_1_U27_n_5,mul_8s_3ns_11_1_1_U27_n_6,mul_8s_3ns_11_1_1_U27_n_7,mul_8s_3ns_11_1_1_U27_n_8,mul_8s_3ns_11_1_1_U27_n_9,mul_8s_3ns_11_1_1_U27_n_10,mul_8s_3ns_11_1_1_U27_n_11,mul_8s_3ns_11_1_1_U27_n_12,mul_8s_3ns_11_1_1_U27_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_75_reg_10971),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_93 mul_8s_3ns_11_1_1_U28
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U28_n_3,mul_8s_3ns_11_1_1_U28_n_4,mul_8s_3ns_11_1_1_U28_n_5,mul_8s_3ns_11_1_1_U28_n_6,mul_8s_3ns_11_1_1_U28_n_7,mul_8s_3ns_11_1_1_U28_n_8,mul_8s_3ns_11_1_1_U28_n_9,mul_8s_3ns_11_1_1_U28_n_10,mul_8s_3ns_11_1_1_U28_n_11,mul_8s_3ns_11_1_1_U28_n_12,mul_8s_3ns_11_1_1_U28_n_13}),
        .dout_1(local_temp_V_77_reg_10981),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_94 mul_8s_3ns_11_1_1_U29
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U29_n_3,mul_8s_3ns_11_1_1_U29_n_4,mul_8s_3ns_11_1_1_U29_n_5,mul_8s_3ns_11_1_1_U29_n_6,mul_8s_3ns_11_1_1_U29_n_7,mul_8s_3ns_11_1_1_U29_n_8,mul_8s_3ns_11_1_1_U29_n_9,mul_8s_3ns_11_1_1_U29_n_10,mul_8s_3ns_11_1_1_U29_n_11,mul_8s_3ns_11_1_1_U29_n_12,mul_8s_3ns_11_1_1_U29_n_13}),
        .dout_1(local_temp_V_82_reg_11006),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_95 mul_8s_3ns_11_1_1_U3
       (.P({mul_8s_3ns_11_1_1_U3_n_3,mul_8s_3ns_11_1_1_U3_n_4,mul_8s_3ns_11_1_1_U3_n_5,mul_8s_3ns_11_1_1_U3_n_6,mul_8s_3ns_11_1_1_U3_n_7,mul_8s_3ns_11_1_1_U3_n_8,mul_8s_3ns_11_1_1_U3_n_9,mul_8s_3ns_11_1_1_U3_n_10,mul_8s_3ns_11_1_1_U3_n_11,mul_8s_3ns_11_1_1_U3_n_12,mul_8s_3ns_11_1_1_U3_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_120_reg_10611));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_96 mul_8s_3ns_11_1_1_U30
       (.P({mul_8s_3ns_11_1_1_U30_n_3,mul_8s_3ns_11_1_1_U30_n_4,mul_8s_3ns_11_1_1_U30_n_5,mul_8s_3ns_11_1_1_U30_n_6,mul_8s_3ns_11_1_1_U30_n_7,mul_8s_3ns_11_1_1_U30_n_8,mul_8s_3ns_11_1_1_U30_n_9,mul_8s_3ns_11_1_1_U30_n_10,mul_8s_3ns_11_1_1_U30_n_11,mul_8s_3ns_11_1_1_U30_n_12,mul_8s_3ns_11_1_1_U30_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_84_reg_11016),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_97 mul_8s_3ns_11_1_1_U31
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U31_n_3,mul_8s_3ns_11_1_1_U31_n_4,mul_8s_3ns_11_1_1_U31_n_5,mul_8s_3ns_11_1_1_U31_n_6,mul_8s_3ns_11_1_1_U31_n_7,mul_8s_3ns_11_1_1_U31_n_8,mul_8s_3ns_11_1_1_U31_n_9,mul_8s_3ns_11_1_1_U31_n_10,mul_8s_3ns_11_1_1_U31_n_11,mul_8s_3ns_11_1_1_U31_n_12,mul_8s_3ns_11_1_1_U31_n_13}),
        .dout_1(local_temp_V_86_reg_11026),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_98 mul_8s_3ns_11_1_1_U32
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U32_n_3,mul_8s_3ns_11_1_1_U32_n_4,mul_8s_3ns_11_1_1_U32_n_5,mul_8s_3ns_11_1_1_U32_n_6,mul_8s_3ns_11_1_1_U32_n_7,mul_8s_3ns_11_1_1_U32_n_8,mul_8s_3ns_11_1_1_U32_n_9,mul_8s_3ns_11_1_1_U32_n_10,mul_8s_3ns_11_1_1_U32_n_11,mul_8s_3ns_11_1_1_U32_n_12,mul_8s_3ns_11_1_1_U32_n_13}),
        .dout_1(local_temp_V_91_reg_11051),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_99 mul_8s_3ns_11_1_1_U33
       (.P({mul_8s_3ns_11_1_1_U33_n_3,mul_8s_3ns_11_1_1_U33_n_4,mul_8s_3ns_11_1_1_U33_n_5,mul_8s_3ns_11_1_1_U33_n_6,mul_8s_3ns_11_1_1_U33_n_7,mul_8s_3ns_11_1_1_U33_n_8,mul_8s_3ns_11_1_1_U33_n_9,mul_8s_3ns_11_1_1_U33_n_10,mul_8s_3ns_11_1_1_U33_n_11,mul_8s_3ns_11_1_1_U33_n_12,mul_8s_3ns_11_1_1_U33_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_93_reg_11061),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_100 mul_8s_3ns_11_1_1_U34
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U34_n_3,mul_8s_3ns_11_1_1_U34_n_4,mul_8s_3ns_11_1_1_U34_n_5,mul_8s_3ns_11_1_1_U34_n_6,mul_8s_3ns_11_1_1_U34_n_7,mul_8s_3ns_11_1_1_U34_n_8,mul_8s_3ns_11_1_1_U34_n_9,mul_8s_3ns_11_1_1_U34_n_10,mul_8s_3ns_11_1_1_U34_n_11,mul_8s_3ns_11_1_1_U34_n_12,mul_8s_3ns_11_1_1_U34_n_13}),
        .dout_1(local_temp_V_95_reg_11071),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_101 mul_8s_3ns_11_1_1_U35
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U35_n_3,mul_8s_3ns_11_1_1_U35_n_4,mul_8s_3ns_11_1_1_U35_n_5,mul_8s_3ns_11_1_1_U35_n_6,mul_8s_3ns_11_1_1_U35_n_7,mul_8s_3ns_11_1_1_U35_n_8,mul_8s_3ns_11_1_1_U35_n_9,mul_8s_3ns_11_1_1_U35_n_10,mul_8s_3ns_11_1_1_U35_n_11,mul_8s_3ns_11_1_1_U35_n_12,mul_8s_3ns_11_1_1_U35_n_13}),
        .dout_1(local_temp_V_100_reg_11096),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_102 mul_8s_3ns_11_1_1_U36
       (.P({mul_8s_3ns_11_1_1_U36_n_3,mul_8s_3ns_11_1_1_U36_n_4,mul_8s_3ns_11_1_1_U36_n_5,mul_8s_3ns_11_1_1_U36_n_6,mul_8s_3ns_11_1_1_U36_n_7,mul_8s_3ns_11_1_1_U36_n_8,mul_8s_3ns_11_1_1_U36_n_9,mul_8s_3ns_11_1_1_U36_n_10,mul_8s_3ns_11_1_1_U36_n_11,mul_8s_3ns_11_1_1_U36_n_12,mul_8s_3ns_11_1_1_U36_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_102_reg_11106),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_103 mul_8s_3ns_11_1_1_U37
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U37_n_3,mul_8s_3ns_11_1_1_U37_n_4,mul_8s_3ns_11_1_1_U37_n_5,mul_8s_3ns_11_1_1_U37_n_6,mul_8s_3ns_11_1_1_U37_n_7,mul_8s_3ns_11_1_1_U37_n_8,mul_8s_3ns_11_1_1_U37_n_9,mul_8s_3ns_11_1_1_U37_n_10,mul_8s_3ns_11_1_1_U37_n_11,mul_8s_3ns_11_1_1_U37_n_12,mul_8s_3ns_11_1_1_U37_n_13}),
        .dout_1(local_temp_V_104_reg_11116),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_104 mul_8s_3ns_11_1_1_U38
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U38_n_3,mul_8s_3ns_11_1_1_U38_n_4,mul_8s_3ns_11_1_1_U38_n_5,mul_8s_3ns_11_1_1_U38_n_6,mul_8s_3ns_11_1_1_U38_n_7,mul_8s_3ns_11_1_1_U38_n_8,mul_8s_3ns_11_1_1_U38_n_9,mul_8s_3ns_11_1_1_U38_n_10,mul_8s_3ns_11_1_1_U38_n_11,mul_8s_3ns_11_1_1_U38_n_12,mul_8s_3ns_11_1_1_U38_n_13}),
        .dout_1(local_temp_V_109_reg_11141),
        .dout_2(Q[2]),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_105 mul_8s_3ns_11_1_1_U39
       (.P({mul_8s_3ns_11_1_1_U39_n_3,mul_8s_3ns_11_1_1_U39_n_4,mul_8s_3ns_11_1_1_U39_n_5,mul_8s_3ns_11_1_1_U39_n_6,mul_8s_3ns_11_1_1_U39_n_7,mul_8s_3ns_11_1_1_U39_n_8,mul_8s_3ns_11_1_1_U39_n_9,mul_8s_3ns_11_1_1_U39_n_10,mul_8s_3ns_11_1_1_U39_n_11,mul_8s_3ns_11_1_1_U39_n_12,mul_8s_3ns_11_1_1_U39_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(local_temp_V_111_reg_11151),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_106 mul_8s_3ns_11_1_1_U4
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U4_n_3,mul_8s_3ns_11_1_1_U4_n_4,mul_8s_3ns_11_1_1_U4_n_5,mul_8s_3ns_11_1_1_U4_n_6,mul_8s_3ns_11_1_1_U4_n_7,mul_8s_3ns_11_1_1_U4_n_8,mul_8s_3ns_11_1_1_U4_n_9,mul_8s_3ns_11_1_1_U4_n_10,mul_8s_3ns_11_1_1_U4_n_11,mul_8s_3ns_11_1_1_U4_n_12,mul_8s_3ns_11_1_1_U4_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_122_reg_10621));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_107 mul_8s_3ns_11_1_1_U40
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U40_n_3,mul_8s_3ns_11_1_1_U40_n_4,mul_8s_3ns_11_1_1_U40_n_5,mul_8s_3ns_11_1_1_U40_n_6,mul_8s_3ns_11_1_1_U40_n_7,mul_8s_3ns_11_1_1_U40_n_8,mul_8s_3ns_11_1_1_U40_n_9,mul_8s_3ns_11_1_1_U40_n_10,mul_8s_3ns_11_1_1_U40_n_11,mul_8s_3ns_11_1_1_U40_n_12,mul_8s_3ns_11_1_1_U40_n_13}),
        .dout_1(local_temp_V_113_reg_11161),
        .r_V_1_reg_112070(r_V_1_reg_112070));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_108 mul_8s_3ns_11_1_1_U5
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U5_n_3,mul_8s_3ns_11_1_1_U5_n_4,mul_8s_3ns_11_1_1_U5_n_5,mul_8s_3ns_11_1_1_U5_n_6,mul_8s_3ns_11_1_1_U5_n_7,mul_8s_3ns_11_1_1_U5_n_8,mul_8s_3ns_11_1_1_U5_n_9,mul_8s_3ns_11_1_1_U5_n_10,mul_8s_3ns_11_1_1_U5_n_11,mul_8s_3ns_11_1_1_U5_n_12,mul_8s_3ns_11_1_1_U5_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_9_reg_10646));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_109 mul_8s_3ns_11_1_1_U6
       (.P({mul_8s_3ns_11_1_1_U6_n_3,mul_8s_3ns_11_1_1_U6_n_4,mul_8s_3ns_11_1_1_U6_n_5,mul_8s_3ns_11_1_1_U6_n_6,mul_8s_3ns_11_1_1_U6_n_7,mul_8s_3ns_11_1_1_U6_n_8,mul_8s_3ns_11_1_1_U6_n_9,mul_8s_3ns_11_1_1_U6_n_10,mul_8s_3ns_11_1_1_U6_n_11,mul_8s_3ns_11_1_1_U6_n_12,mul_8s_3ns_11_1_1_U6_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_12_reg_10656));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_110 mul_8s_3ns_11_1_1_U7
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[17] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[16] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[15] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U7_n_3,mul_8s_3ns_11_1_1_U7_n_4,mul_8s_3ns_11_1_1_U7_n_5,mul_8s_3ns_11_1_1_U7_n_6,mul_8s_3ns_11_1_1_U7_n_7,mul_8s_3ns_11_1_1_U7_n_8,mul_8s_3ns_11_1_1_U7_n_9,mul_8s_3ns_11_1_1_U7_n_10,mul_8s_3ns_11_1_1_U7_n_11,mul_8s_3ns_11_1_1_U7_n_12,mul_8s_3ns_11_1_1_U7_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_14_reg_10666));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_111 mul_8s_3ns_11_1_1_U8
       (.Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[5] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[4] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[3] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0({mul_8s_3ns_11_1_1_U8_n_3,mul_8s_3ns_11_1_1_U8_n_4,mul_8s_3ns_11_1_1_U8_n_5,mul_8s_3ns_11_1_1_U8_n_6,mul_8s_3ns_11_1_1_U8_n_7,mul_8s_3ns_11_1_1_U8_n_8,mul_8s_3ns_11_1_1_U8_n_9,mul_8s_3ns_11_1_1_U8_n_10,mul_8s_3ns_11_1_1_U8_n_11,mul_8s_3ns_11_1_1_U8_n_12,mul_8s_3ns_11_1_1_U8_n_13}),
        .dout_1(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_2(local_temp_V_19_reg_10691));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_112 mul_8s_3ns_11_1_1_U9
       (.P({mul_8s_3ns_11_1_1_U9_n_3,mul_8s_3ns_11_1_1_U9_n_4,mul_8s_3ns_11_1_1_U9_n_5,mul_8s_3ns_11_1_1_U9_n_6,mul_8s_3ns_11_1_1_U9_n_7,mul_8s_3ns_11_1_1_U9_n_8,mul_8s_3ns_11_1_1_U9_n_9,mul_8s_3ns_11_1_1_U9_n_10,mul_8s_3ns_11_1_1_U9_n_11,mul_8s_3ns_11_1_1_U9_n_12,mul_8s_3ns_11_1_1_U9_n_13}),
        .Q({\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[11] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[10] ,\ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg_n_3_[9] }),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .dout_0(mac_muladd_8s_3ns_12s_13_4_1_U81_n_16),
        .dout_1(local_temp_V_21_reg_10701));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \nf_1_fu_1410[31]_i_10 
       (.I0(nf_fu_5118_p2[7]),
        .I1(nf_fu_5118_p2[4]),
        .I2(nf_fu_5118_p2[21]),
        .I3(nf_fu_5118_p2[17]),
        .I4(\nf_1_fu_1410[31]_i_14_n_3 ),
        .O(\nf_1_fu_1410[31]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_1410[31]_i_11 
       (.I0(nf_fu_5118_p2[28]),
        .I1(nf_fu_5118_p2[29]),
        .I2(nf_fu_5118_p2[30]),
        .I3(nf_fu_5118_p2[11]),
        .O(\nf_1_fu_1410[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_1410[31]_i_12 
       (.I0(nf_fu_5118_p2[19]),
        .I1(nf_fu_5118_p2[14]),
        .I2(nf_fu_5118_p2[25]),
        .I3(nf_fu_5118_p2[23]),
        .O(\nf_1_fu_1410[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_1410[31]_i_13 
       (.I0(nf_fu_5118_p2[31]),
        .I1(nf_fu_5118_p2[3]),
        .I2(nf_fu_5118_p2[12]),
        .I3(nf_fu_5118_p2[10]),
        .O(\nf_1_fu_1410[31]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_1410[31]_i_14 
       (.I0(nf_fu_5118_p2[22]),
        .I1(nf_fu_5118_p2[13]),
        .I2(nf_fu_5118_p2[16]),
        .I3(nf_fu_5118_p2[6]),
        .O(\nf_1_fu_1410[31]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_1410[31]_i_8 
       (.I0(nf_fu_5118_p2[20]),
        .I1(nf_fu_5118_p2[24]),
        .I2(nf_fu_5118_p2[18]),
        .I3(nf_fu_5118_p2[27]),
        .I4(\nf_1_fu_1410[31]_i_12_n_3 ),
        .O(\nf_1_fu_1410[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_1_fu_1410[31]_i_9 
       (.I0(nf_fu_5118_p2[9]),
        .I1(nf_fu_5118_p2[15]),
        .I2(nf_fu_5118_p2[8]),
        .I3(nf_fu_5118_p2[26]),
        .I4(\nf_1_fu_1410[31]_i_13_n_3 ),
        .O(\nf_1_fu_1410[31]_i_9_n_3 ));
  FDRE \nf_1_fu_1410_reg[0] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[0]),
        .Q(\nf_1_fu_1410_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[10] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[10]),
        .Q(\nf_1_fu_1410_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[11] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[11]),
        .Q(\nf_1_fu_1410_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[12] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[12]),
        .Q(\nf_1_fu_1410_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[13] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[13]),
        .Q(\nf_1_fu_1410_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[14] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[14]),
        .Q(\nf_1_fu_1410_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[15] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[15]),
        .Q(\nf_1_fu_1410_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[16] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[16]),
        .Q(\nf_1_fu_1410_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[17] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[17]),
        .Q(\nf_1_fu_1410_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[18] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[18]),
        .Q(\nf_1_fu_1410_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[19] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[19]),
        .Q(\nf_1_fu_1410_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[1] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[1]),
        .Q(\nf_1_fu_1410_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[20] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[20]),
        .Q(\nf_1_fu_1410_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[21] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[21]),
        .Q(\nf_1_fu_1410_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[22] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[22]),
        .Q(\nf_1_fu_1410_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[23] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[23]),
        .Q(\nf_1_fu_1410_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[24] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[24]),
        .Q(\nf_1_fu_1410_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[25] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[25]),
        .Q(\nf_1_fu_1410_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[26] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[26]),
        .Q(\nf_1_fu_1410_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[27] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[27]),
        .Q(\nf_1_fu_1410_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[28] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[28]),
        .Q(\nf_1_fu_1410_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[29] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[29]),
        .Q(\nf_1_fu_1410_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[2] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[2]),
        .Q(\nf_1_fu_1410_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[30] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[30]),
        .Q(\nf_1_fu_1410_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[31] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[31]),
        .Q(\nf_1_fu_1410_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[3] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[3]),
        .Q(\nf_1_fu_1410_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[4] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[4]),
        .Q(\nf_1_fu_1410_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[5] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[5]),
        .Q(\nf_1_fu_1410_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[6] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[6]),
        .Q(\nf_1_fu_1410_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[7] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[7]),
        .Q(\nf_1_fu_1410_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[8] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[8]),
        .Q(\nf_1_fu_1410_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  FDRE \nf_1_fu_1410_reg[9] 
       (.C(ap_clk),
        .CE(nf_1_fu_1410),
        .D(nf_fu_5118_p2[9]),
        .Q(\nf_1_fu_1410_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_107));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_11249[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(ap_NS_iter2_fsm1118_out),
        .I2(icmp_ln249_reg_10454),
        .I3(r_V_6_reg_11249[0]),
        .O(\r_V_6_reg_11249[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_11249[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(ap_NS_iter2_fsm1118_out),
        .I2(icmp_ln249_reg_10454),
        .I3(r_V_6_reg_11249[1]),
        .O(\r_V_6_reg_11249[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_V_6_reg_11249[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_NS_iter2_fsm1118_out),
        .I2(icmp_ln249_reg_10454),
        .I3(r_V_6_reg_11249[2]),
        .O(\r_V_6_reg_11249[2]_i_1_n_3 ));
  FDRE \r_V_6_reg_11249_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_11249[0]_i_1_n_3 ),
        .Q(r_V_6_reg_11249[0]),
        .R(1'b0));
  FDRE \r_V_6_reg_11249_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_11249[1]_i_1_n_3 ),
        .Q(r_V_6_reg_11249[1]),
        .R(1'b0));
  FDRE \r_V_6_reg_11249_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_V_6_reg_11249[2]_i_1_n_3 ),
        .Q(r_V_6_reg_11249[2]),
        .R(1'b0));
  FDRE \sf_fu_934_reg[0] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[0]),
        .Q(\sf_fu_934_reg_n_3_[0] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[10] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[10]),
        .Q(\sf_fu_934_reg_n_3_[10] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[11] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[11]),
        .Q(\sf_fu_934_reg_n_3_[11] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[12] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[12]),
        .Q(\sf_fu_934_reg_n_3_[12] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[13] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[13]),
        .Q(\sf_fu_934_reg_n_3_[13] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[14] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[14]),
        .Q(\sf_fu_934_reg_n_3_[14] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[15] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[15]),
        .Q(\sf_fu_934_reg_n_3_[15] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[16] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[16]),
        .Q(\sf_fu_934_reg_n_3_[16] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[17] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[17]),
        .Q(\sf_fu_934_reg_n_3_[17] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[18] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[18]),
        .Q(\sf_fu_934_reg_n_3_[18] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[19] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[19]),
        .Q(\sf_fu_934_reg_n_3_[19] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[1] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[1]),
        .Q(\sf_fu_934_reg_n_3_[1] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[20] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[20]),
        .Q(\sf_fu_934_reg_n_3_[20] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[21] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[21]),
        .Q(\sf_fu_934_reg_n_3_[21] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[22] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[22]),
        .Q(\sf_fu_934_reg_n_3_[22] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[23] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[23]),
        .Q(\sf_fu_934_reg_n_3_[23] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[24] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[24]),
        .Q(\sf_fu_934_reg_n_3_[24] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[25] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[25]),
        .Q(\sf_fu_934_reg_n_3_[25] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[26] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[26]),
        .Q(\sf_fu_934_reg_n_3_[26] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[27] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[27]),
        .Q(\sf_fu_934_reg_n_3_[27] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[28] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[28]),
        .Q(\sf_fu_934_reg_n_3_[28] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[29] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[29]),
        .Q(\sf_fu_934_reg_n_3_[29] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[2] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[2]),
        .Q(\sf_fu_934_reg_n_3_[2] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[30] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[30]),
        .Q(\sf_fu_934_reg_n_3_[30] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[31] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[31]),
        .Q(\sf_fu_934_reg_n_3_[31] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[3] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[3]),
        .Q(\sf_fu_934_reg_n_3_[3] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[4] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[4]),
        .Q(\sf_fu_934_reg_n_3_[4] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[5] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[5]),
        .Q(\sf_fu_934_reg_n_3_[5] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[6] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[6]),
        .Q(\sf_fu_934_reg_n_3_[6] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[7] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[7]),
        .Q(\sf_fu_934_reg_n_3_[7] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[8] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[8]),
        .Q(\sf_fu_934_reg_n_3_[8] ),
        .R(nf_1_fu_1410));
  FDRE \sf_fu_934_reg[9] 
       (.C(ap_clk),
        .CE(sf_fu_934),
        .D(sf_2_fu_5101_p2[9]),
        .Q(\sf_fu_934_reg_n_3_[9] ),
        .R(nf_1_fu_1410));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_flow_control_loop_pipe_sequential_init
   (D,
    E,
    \B_V_data_1_state_reg[0] ,
    \sf_fu_934_reg[1] ,
    \sf_fu_934_reg[0] ,
    \sf_fu_934_reg[0]_0 ,
    \sf_fu_934_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \nf_1_fu_1410_reg[31] ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_loop_init_int_reg_0,
    \i_fu_938_reg[0] ,
    i_2_fu_2861_p2,
    \sf_fu_934_reg[31] ,
    B,
    A,
    \B_V_data_1_payload_B_reg[26] ,
    ap_NS_iter1_fsm,
    SR,
    icmp_ln290_fu_5107_p2,
    \icmp_ln272_reg_10579_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    \sf_fu_934_reg[0]_1 ,
    \sf_fu_934_reg[1]_0 ,
    \sf_fu_934_reg[1]_1 ,
    \sf_fu_934_reg[1]_2 ,
    \sf_fu_934_reg[1]_3 ,
    \sf_fu_934_reg[1]_4 ,
    \sf_fu_934_reg[2]_0 ,
    \sf_fu_934_reg[0]_2 ,
    \sf_fu_934_reg[0]_3 ,
    \sf_fu_934_reg[0]_4 ,
    \sf_fu_934_reg[0]_5 ,
    \sf_fu_934_reg[0]_6 ,
    \sf_fu_934_reg[0]_7 ,
    \sf_fu_934_reg[0]_8 ,
    \sf_fu_934_reg[0]_9 ,
    \sf_fu_934_reg[0]_10 ,
    \sf_fu_934_reg[0]_11 ,
    \sf_fu_934_reg[0]_12 ,
    \sf_fu_934_reg[0]_13 ,
    \sf_fu_934_reg[0]_14 ,
    \sf_fu_934_reg[0]_15 ,
    \sf_fu_934_reg[2]_1 ,
    \sf_fu_934_reg[0]_16 ,
    \sf_fu_934_reg[1]_5 ,
    \sf_fu_934_reg[1]_6 ,
    \sf_fu_934_reg[0]_17 ,
    \sf_fu_934_reg[1]_7 ,
    \sf_fu_934_reg[1]_8 ,
    \sf_fu_934_reg[0]_18 ,
    \sf_fu_934_reg[1]_9 ,
    \sf_fu_934_reg[1]_10 ,
    \sf_fu_934_reg[2]_2 ,
    \sf_fu_934_reg[2]_3 ,
    \sf_fu_934_reg[0]_19 ,
    \sf_fu_934_reg[1]_11 ,
    \sf_fu_934_reg[1]_12 ,
    \sf_fu_934_reg[2]_4 ,
    \sf_fu_934_reg[1]_13 ,
    \sf_fu_934_reg[0]_20 ,
    \sf_fu_934_reg[2]_5 ,
    \sf_fu_934_reg[1]_14 ,
    \sf_fu_934_reg[2]_6 ,
    \sf_fu_934_reg[2]_7 ,
    \sf_fu_934_reg[0]_21 ,
    \sf_fu_934_reg[1]_15 ,
    \sf_fu_934_reg[0]_22 ,
    \sf_fu_934_reg[2]_8 ,
    \sf_fu_934_reg[1]_16 ,
    \sf_fu_934_reg[1]_17 ,
    \sf_fu_934_reg[2]_9 ,
    \sf_fu_934_reg[1]_18 ,
    \sf_fu_934_reg[1]_19 ,
    \sf_fu_934_reg[2]_10 ,
    \sf_fu_934_reg[1]_20 ,
    \sf_fu_934_reg[2]_11 ,
    \sf_fu_934_reg[0]_23 ,
    \sf_fu_934_reg[2]_12 ,
    \sf_fu_934_reg[2]_13 ,
    \sf_fu_934_reg[1]_21 ,
    \sf_fu_934_reg[1]_22 ,
    \sf_fu_934_reg[0]_24 ,
    \sf_fu_934_reg[1]_23 ,
    \sf_fu_934_reg[1]_24 ,
    \sf_fu_934_reg[0]_25 ,
    \sf_fu_934_reg[1]_25 ,
    \sf_fu_934_reg[1]_26 ,
    \sf_fu_934_reg[1]_27 ,
    \sf_fu_934_reg[1]_28 ,
    \sf_fu_934_reg[1]_29 ,
    \sf_fu_934_reg[1]_30 ,
    \B_V_data_1_state_reg[0]_3 ,
    \sf_fu_934_reg[0]_26 ,
    \sf_fu_934_reg[0]_27 ,
    \sf_fu_934_reg[0]_28 ,
    \sf_fu_934_reg[0]_29 ,
    \sf_fu_934_reg[0]_30 ,
    \sf_fu_934_reg[0]_31 ,
    \sf_fu_934_reg[0]_32 ,
    \sf_fu_934_reg[0]_33 ,
    \sf_fu_934_reg[0]_34 ,
    \sf_fu_934_reg[0]_35 ,
    \sf_fu_934_reg[0]_36 ,
    \sf_fu_934_reg[0]_37 ,
    \sf_fu_934_reg[0]_38 ,
    \sf_fu_934_reg[0]_39 ,
    \sf_fu_934_reg[0]_40 ,
    \sf_fu_934_reg[1]_31 ,
    \sf_fu_934_reg[1]_32 ,
    \B_V_data_1_state_reg[0]_4 ,
    \B_V_data_1_state_reg[0]_5 ,
    \sf_fu_934_reg[1]_33 ,
    \sf_fu_934_reg[2]_14 ,
    \sf_fu_934_reg[1]_34 ,
    \sf_fu_934_reg[2]_15 ,
    \sf_fu_934_reg[0]_41 ,
    \sf_fu_934_reg[0]_42 ,
    \sf_fu_934_reg[2]_16 ,
    \sf_fu_934_reg[0]_43 ,
    \sf_fu_934_reg[1]_35 ,
    \B_V_data_1_payload_B_reg[23] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln249_reg_10454_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg,
    \sf_fu_934_reg[31]_0 ,
    \nf_1_fu_1410[31]_i_3_0 ,
    \nf_1_fu_1410_reg[31]_0 ,
    in0_V_TVALID_int_regslice,
    \ap_CS_iter1_fsm_reg[1] ,
    weights_V_TVALID_int_regslice,
    \i_fu_938_reg[0]_0 ,
    p_reg_reg,
    ap_CS_iter1_fsm_state2,
    \icmp_ln272_reg_10579_reg[0]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter7_reg,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    \i_fu_938_reg[4] ,
    \i_fu_938_reg[8] ,
    \i_fu_938_reg[8]_0 ,
    \i_fu_938_reg[12] ,
    \i_fu_938_reg[12]_0 ,
    \i_fu_938_reg[12]_1 ,
    \i_fu_938_reg[16] ,
    \i_fu_938_reg[18] ,
    \i_fu_938_reg[18]_0 ,
    \icmp_ln290_reg_11181_reg[0] ,
    \icmp_ln290_reg_11181_reg[0]_0 ,
    \icmp_ln290_reg_11181_reg[0]_1 ,
    \icmp_ln290_reg_11181_reg[0]_2 ,
    \nf_1_fu_1410_reg[0] ,
    \nf_1_fu_1410_reg[0]_0 ,
    \nf_1_fu_1410_reg[0]_1 ,
    \i_fu_938_reg[0]_1 ,
    \i_fu_938_reg[0]_2 ,
    \i_fu_938_reg[16]_0 ,
    \i_fu_938_reg[4]_0 ,
    \i_fu_938_reg[12]_2 ,
    \i_fu_938_reg[8]_1 ,
    \i_fu_938_reg[4]_1 ,
    \i_fu_938_reg[16]_1 ,
    \i_fu_938_reg[16]_2 ,
    \i_fu_938_reg[8]_2 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln249_reg_10454,
    p_reg_reg_i_46__0_0,
    p_reg_reg_i_46__0_1,
    p_reg_reg_i_46__0_2,
    p_reg_reg_i_46__0_3,
    p_reg_reg_i_46__0_4,
    p_reg_reg_i_46__0_5,
    p_reg_reg_i_46__0_6,
    p_reg_reg_i_46__0_7,
    p_reg_reg_i_45__0_0,
    p_reg_reg_i_45__0_1,
    p_reg_reg_i_45__0_2,
    p_reg_reg_i_45__0_3,
    p_reg_reg_i_45__0_4,
    p_reg_reg_i_45__0_5,
    p_reg_reg_i_45__0_6,
    p_reg_reg_i_45__0_7,
    p_reg_reg_i_48__0_0,
    p_reg_reg_i_48__0_1,
    p_reg_reg_i_48__0_2,
    p_reg_reg_i_48__0_3,
    p_reg_reg_i_48__0_4,
    p_reg_reg_i_48__0_5,
    p_reg_reg_i_48__0_6,
    p_reg_reg_i_48__0_7,
    p_reg_reg_i_18__1_0,
    p_reg_reg_i_18__1_1,
    p_reg_reg_i_18__1_2,
    p_reg_reg_i_18__1_3,
    p_reg_reg_i_18__1_4,
    p_reg_reg_i_18__1_5,
    p_reg_reg_i_18__1_6,
    p_reg_reg_i_18__1_7,
    p_reg_reg_i_42__0_0,
    p_reg_reg_i_42__0_1,
    p_reg_reg_i_42__0_2,
    p_reg_reg_i_42__0_3,
    p_reg_reg_i_42__0_4,
    p_reg_reg_i_42__0_5,
    p_reg_reg_i_42__0_6,
    p_reg_reg_i_42__0_7,
    p_reg_reg_i_41__1_0,
    p_reg_reg_i_41__1_1,
    p_reg_reg_i_41__1_2,
    p_reg_reg_i_41__1_3,
    p_reg_reg_i_41__1_4,
    p_reg_reg_i_41__1_5,
    p_reg_reg_i_41__1_6,
    p_reg_reg_i_41__1_7,
    p_reg_reg_i_44__0_0,
    p_reg_reg_i_44__0_1,
    p_reg_reg_i_44__0_2,
    p_reg_reg_i_44__0_3,
    p_reg_reg_i_44__0_4,
    p_reg_reg_i_44__0_5,
    p_reg_reg_i_44__0_6,
    p_reg_reg_i_44__0_7,
    p_reg_reg_i_43__1_0,
    p_reg_reg_i_43__1_1,
    p_reg_reg_i_43__1_2,
    p_reg_reg_i_43__1_3,
    p_reg_reg_i_43__1_4,
    p_reg_reg_i_43__1_5,
    p_reg_reg_i_43__1_6,
    p_reg_reg_i_43__1_7,
    p_reg_reg_i_47__1_0,
    p_reg_reg_i_47__1_1,
    p_reg_reg_i_47__1_2,
    p_reg_reg_i_47__1_3,
    p_reg_reg_i_47__1_4,
    p_reg_reg_i_47__1_5,
    p_reg_reg_i_47__1_6,
    p_reg_reg_i_47__1_7,
    p_reg_reg_i_50__0_0,
    p_reg_reg_i_50__0_1,
    p_reg_reg_i_50__0_2,
    p_reg_reg_i_50__0_3,
    p_reg_reg_i_50__0_4,
    p_reg_reg_i_50__0_5,
    p_reg_reg_i_50__0_6,
    p_reg_reg_i_50__0_7,
    p_reg_reg_i_49__1_0,
    p_reg_reg_i_49__1_1,
    p_reg_reg_i_49__1_2,
    p_reg_reg_i_49__1_3,
    p_reg_reg_i_49__1_4,
    p_reg_reg_i_49__1_5,
    p_reg_reg_i_49__1_6,
    p_reg_reg_i_49__1_7,
    p_reg_reg_i_52__0_0,
    p_reg_reg_i_52__0_1,
    p_reg_reg_i_52__0_2,
    p_reg_reg_i_52__0_3,
    p_reg_reg_i_52__0_4,
    p_reg_reg_i_52__0_5,
    p_reg_reg_i_52__0_6,
    p_reg_reg_i_52__0_7,
    p_reg_reg_i_51__1_0,
    p_reg_reg_i_51__1_1,
    p_reg_reg_i_51__1_2,
    p_reg_reg_i_51__1_3,
    p_reg_reg_i_51__1_4,
    p_reg_reg_i_51__1_5,
    p_reg_reg_i_51__1_6,
    p_reg_reg_i_51__1_7);
  output [1:0]D;
  output [0:0]E;
  output \B_V_data_1_state_reg[0] ;
  output [0:0]\sf_fu_934_reg[1] ;
  output [0:0]\sf_fu_934_reg[0] ;
  output [0:0]\sf_fu_934_reg[0]_0 ;
  output [0:0]\sf_fu_934_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output [31:0]\nf_1_fu_1410_reg[31] ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_loop_init_int_reg_0;
  output \i_fu_938_reg[0] ;
  output [17:0]i_2_fu_2861_p2;
  output [31:0]\sf_fu_934_reg[31] ;
  output [2:0]B;
  output [2:0]A;
  output [2:0]\B_V_data_1_payload_B_reg[26] ;
  output [0:0]ap_NS_iter1_fsm;
  output [0:0]SR;
  output icmp_ln290_fu_5107_p2;
  output \icmp_ln272_reg_10579_reg[0] ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output [0:0]\B_V_data_1_state_reg[0]_2 ;
  output [0:0]\sf_fu_934_reg[0]_1 ;
  output [0:0]\sf_fu_934_reg[1]_0 ;
  output [0:0]\sf_fu_934_reg[1]_1 ;
  output [0:0]\sf_fu_934_reg[1]_2 ;
  output [0:0]\sf_fu_934_reg[1]_3 ;
  output [0:0]\sf_fu_934_reg[1]_4 ;
  output [0:0]\sf_fu_934_reg[2]_0 ;
  output [0:0]\sf_fu_934_reg[0]_2 ;
  output [0:0]\sf_fu_934_reg[0]_3 ;
  output [0:0]\sf_fu_934_reg[0]_4 ;
  output [0:0]\sf_fu_934_reg[0]_5 ;
  output [0:0]\sf_fu_934_reg[0]_6 ;
  output [0:0]\sf_fu_934_reg[0]_7 ;
  output [0:0]\sf_fu_934_reg[0]_8 ;
  output [0:0]\sf_fu_934_reg[0]_9 ;
  output [0:0]\sf_fu_934_reg[0]_10 ;
  output [0:0]\sf_fu_934_reg[0]_11 ;
  output [0:0]\sf_fu_934_reg[0]_12 ;
  output [0:0]\sf_fu_934_reg[0]_13 ;
  output [0:0]\sf_fu_934_reg[0]_14 ;
  output [0:0]\sf_fu_934_reg[0]_15 ;
  output [0:0]\sf_fu_934_reg[2]_1 ;
  output [0:0]\sf_fu_934_reg[0]_16 ;
  output [0:0]\sf_fu_934_reg[1]_5 ;
  output [0:0]\sf_fu_934_reg[1]_6 ;
  output [0:0]\sf_fu_934_reg[0]_17 ;
  output [0:0]\sf_fu_934_reg[1]_7 ;
  output [0:0]\sf_fu_934_reg[1]_8 ;
  output [0:0]\sf_fu_934_reg[0]_18 ;
  output [0:0]\sf_fu_934_reg[1]_9 ;
  output [0:0]\sf_fu_934_reg[1]_10 ;
  output [0:0]\sf_fu_934_reg[2]_2 ;
  output [0:0]\sf_fu_934_reg[2]_3 ;
  output [0:0]\sf_fu_934_reg[0]_19 ;
  output [0:0]\sf_fu_934_reg[1]_11 ;
  output [0:0]\sf_fu_934_reg[1]_12 ;
  output [0:0]\sf_fu_934_reg[2]_4 ;
  output [0:0]\sf_fu_934_reg[1]_13 ;
  output [0:0]\sf_fu_934_reg[0]_20 ;
  output [0:0]\sf_fu_934_reg[2]_5 ;
  output [0:0]\sf_fu_934_reg[1]_14 ;
  output [0:0]\sf_fu_934_reg[2]_6 ;
  output [0:0]\sf_fu_934_reg[2]_7 ;
  output [0:0]\sf_fu_934_reg[0]_21 ;
  output [0:0]\sf_fu_934_reg[1]_15 ;
  output [0:0]\sf_fu_934_reg[0]_22 ;
  output [0:0]\sf_fu_934_reg[2]_8 ;
  output [0:0]\sf_fu_934_reg[1]_16 ;
  output [0:0]\sf_fu_934_reg[1]_17 ;
  output [0:0]\sf_fu_934_reg[2]_9 ;
  output [0:0]\sf_fu_934_reg[1]_18 ;
  output [0:0]\sf_fu_934_reg[1]_19 ;
  output [0:0]\sf_fu_934_reg[2]_10 ;
  output [0:0]\sf_fu_934_reg[1]_20 ;
  output [0:0]\sf_fu_934_reg[2]_11 ;
  output [0:0]\sf_fu_934_reg[0]_23 ;
  output [0:0]\sf_fu_934_reg[2]_12 ;
  output [0:0]\sf_fu_934_reg[2]_13 ;
  output [0:0]\sf_fu_934_reg[1]_21 ;
  output [0:0]\sf_fu_934_reg[1]_22 ;
  output [0:0]\sf_fu_934_reg[0]_24 ;
  output [0:0]\sf_fu_934_reg[1]_23 ;
  output [0:0]\sf_fu_934_reg[1]_24 ;
  output [0:0]\sf_fu_934_reg[0]_25 ;
  output [0:0]\sf_fu_934_reg[1]_25 ;
  output [0:0]\sf_fu_934_reg[1]_26 ;
  output [0:0]\sf_fu_934_reg[1]_27 ;
  output [0:0]\sf_fu_934_reg[1]_28 ;
  output [0:0]\sf_fu_934_reg[1]_29 ;
  output [0:0]\sf_fu_934_reg[1]_30 ;
  output [0:0]\B_V_data_1_state_reg[0]_3 ;
  output [0:0]\sf_fu_934_reg[0]_26 ;
  output [0:0]\sf_fu_934_reg[0]_27 ;
  output [0:0]\sf_fu_934_reg[0]_28 ;
  output [0:0]\sf_fu_934_reg[0]_29 ;
  output [0:0]\sf_fu_934_reg[0]_30 ;
  output [0:0]\sf_fu_934_reg[0]_31 ;
  output [0:0]\sf_fu_934_reg[0]_32 ;
  output [0:0]\sf_fu_934_reg[0]_33 ;
  output [0:0]\sf_fu_934_reg[0]_34 ;
  output [0:0]\sf_fu_934_reg[0]_35 ;
  output [0:0]\sf_fu_934_reg[0]_36 ;
  output [0:0]\sf_fu_934_reg[0]_37 ;
  output [0:0]\sf_fu_934_reg[0]_38 ;
  output [0:0]\sf_fu_934_reg[0]_39 ;
  output [0:0]\sf_fu_934_reg[0]_40 ;
  output [0:0]\sf_fu_934_reg[1]_31 ;
  output [0:0]\sf_fu_934_reg[1]_32 ;
  output [0:0]\B_V_data_1_state_reg[0]_4 ;
  output [0:0]\B_V_data_1_state_reg[0]_5 ;
  output [0:0]\sf_fu_934_reg[1]_33 ;
  output [0:0]\sf_fu_934_reg[2]_14 ;
  output [0:0]\sf_fu_934_reg[1]_34 ;
  output [0:0]\sf_fu_934_reg[2]_15 ;
  output [0:0]\sf_fu_934_reg[0]_41 ;
  output [0:0]\sf_fu_934_reg[0]_42 ;
  output [0:0]\sf_fu_934_reg[2]_16 ;
  output [0:0]\sf_fu_934_reg[0]_43 ;
  output [0:0]\sf_fu_934_reg[1]_35 ;
  output [17:0]\B_V_data_1_payload_B_reg[23] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln249_reg_10454_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg;
  input [31:0]\sf_fu_934_reg[31]_0 ;
  input \nf_1_fu_1410[31]_i_3_0 ;
  input [31:0]\nf_1_fu_1410_reg[31]_0 ;
  input in0_V_TVALID_int_regslice;
  input \ap_CS_iter1_fsm_reg[1] ;
  input weights_V_TVALID_int_regslice;
  input \i_fu_938_reg[0]_0 ;
  input [26:0]p_reg_reg;
  input ap_CS_iter1_fsm_state2;
  input \icmp_ln272_reg_10579_reg[0]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input \i_fu_938_reg[4] ;
  input \i_fu_938_reg[8] ;
  input \i_fu_938_reg[8]_0 ;
  input \i_fu_938_reg[12] ;
  input \i_fu_938_reg[12]_0 ;
  input \i_fu_938_reg[12]_1 ;
  input \i_fu_938_reg[16] ;
  input \i_fu_938_reg[18] ;
  input \i_fu_938_reg[18]_0 ;
  input \icmp_ln290_reg_11181_reg[0] ;
  input \icmp_ln290_reg_11181_reg[0]_0 ;
  input \icmp_ln290_reg_11181_reg[0]_1 ;
  input \icmp_ln290_reg_11181_reg[0]_2 ;
  input \nf_1_fu_1410_reg[0] ;
  input \nf_1_fu_1410_reg[0]_0 ;
  input \nf_1_fu_1410_reg[0]_1 ;
  input \i_fu_938_reg[0]_1 ;
  input \i_fu_938_reg[0]_2 ;
  input \i_fu_938_reg[16]_0 ;
  input \i_fu_938_reg[4]_0 ;
  input \i_fu_938_reg[12]_2 ;
  input \i_fu_938_reg[8]_1 ;
  input \i_fu_938_reg[4]_1 ;
  input \i_fu_938_reg[16]_1 ;
  input \i_fu_938_reg[16]_2 ;
  input \i_fu_938_reg[8]_2 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln249_reg_10454;
  input [26:0]p_reg_reg_i_46__0_0;
  input [26:0]p_reg_reg_i_46__0_1;
  input [26:0]p_reg_reg_i_46__0_2;
  input [26:0]p_reg_reg_i_46__0_3;
  input [26:0]p_reg_reg_i_46__0_4;
  input [26:0]p_reg_reg_i_46__0_5;
  input [26:0]p_reg_reg_i_46__0_6;
  input [26:0]p_reg_reg_i_46__0_7;
  input [26:0]p_reg_reg_i_45__0_0;
  input [26:0]p_reg_reg_i_45__0_1;
  input [26:0]p_reg_reg_i_45__0_2;
  input [26:0]p_reg_reg_i_45__0_3;
  input [26:0]p_reg_reg_i_45__0_4;
  input [26:0]p_reg_reg_i_45__0_5;
  input [26:0]p_reg_reg_i_45__0_6;
  input [26:0]p_reg_reg_i_45__0_7;
  input [26:0]p_reg_reg_i_48__0_0;
  input [26:0]p_reg_reg_i_48__0_1;
  input [26:0]p_reg_reg_i_48__0_2;
  input [26:0]p_reg_reg_i_48__0_3;
  input [26:0]p_reg_reg_i_48__0_4;
  input [26:0]p_reg_reg_i_48__0_5;
  input [26:0]p_reg_reg_i_48__0_6;
  input [26:0]p_reg_reg_i_48__0_7;
  input [26:0]p_reg_reg_i_18__1_0;
  input [26:0]p_reg_reg_i_18__1_1;
  input [26:0]p_reg_reg_i_18__1_2;
  input [26:0]p_reg_reg_i_18__1_3;
  input [26:0]p_reg_reg_i_18__1_4;
  input [26:0]p_reg_reg_i_18__1_5;
  input [26:0]p_reg_reg_i_18__1_6;
  input [26:0]p_reg_reg_i_18__1_7;
  input [26:0]p_reg_reg_i_42__0_0;
  input [26:0]p_reg_reg_i_42__0_1;
  input [26:0]p_reg_reg_i_42__0_2;
  input [26:0]p_reg_reg_i_42__0_3;
  input [26:0]p_reg_reg_i_42__0_4;
  input [26:0]p_reg_reg_i_42__0_5;
  input [26:0]p_reg_reg_i_42__0_6;
  input [26:0]p_reg_reg_i_42__0_7;
  input [26:0]p_reg_reg_i_41__1_0;
  input [26:0]p_reg_reg_i_41__1_1;
  input [26:0]p_reg_reg_i_41__1_2;
  input [26:0]p_reg_reg_i_41__1_3;
  input [26:0]p_reg_reg_i_41__1_4;
  input [26:0]p_reg_reg_i_41__1_5;
  input [26:0]p_reg_reg_i_41__1_6;
  input [26:0]p_reg_reg_i_41__1_7;
  input [26:0]p_reg_reg_i_44__0_0;
  input [26:0]p_reg_reg_i_44__0_1;
  input [26:0]p_reg_reg_i_44__0_2;
  input [26:0]p_reg_reg_i_44__0_3;
  input [26:0]p_reg_reg_i_44__0_4;
  input [26:0]p_reg_reg_i_44__0_5;
  input [26:0]p_reg_reg_i_44__0_6;
  input [26:0]p_reg_reg_i_44__0_7;
  input [26:0]p_reg_reg_i_43__1_0;
  input [26:0]p_reg_reg_i_43__1_1;
  input [26:0]p_reg_reg_i_43__1_2;
  input [26:0]p_reg_reg_i_43__1_3;
  input [26:0]p_reg_reg_i_43__1_4;
  input [26:0]p_reg_reg_i_43__1_5;
  input [26:0]p_reg_reg_i_43__1_6;
  input [26:0]p_reg_reg_i_43__1_7;
  input [26:0]p_reg_reg_i_47__1_0;
  input [26:0]p_reg_reg_i_47__1_1;
  input [26:0]p_reg_reg_i_47__1_2;
  input [26:0]p_reg_reg_i_47__1_3;
  input [26:0]p_reg_reg_i_47__1_4;
  input [26:0]p_reg_reg_i_47__1_5;
  input [26:0]p_reg_reg_i_47__1_6;
  input [26:0]p_reg_reg_i_47__1_7;
  input [26:0]p_reg_reg_i_50__0_0;
  input [26:0]p_reg_reg_i_50__0_1;
  input [26:0]p_reg_reg_i_50__0_2;
  input [26:0]p_reg_reg_i_50__0_3;
  input [26:0]p_reg_reg_i_50__0_4;
  input [26:0]p_reg_reg_i_50__0_5;
  input [26:0]p_reg_reg_i_50__0_6;
  input [26:0]p_reg_reg_i_50__0_7;
  input [26:0]p_reg_reg_i_49__1_0;
  input [26:0]p_reg_reg_i_49__1_1;
  input [26:0]p_reg_reg_i_49__1_2;
  input [26:0]p_reg_reg_i_49__1_3;
  input [26:0]p_reg_reg_i_49__1_4;
  input [26:0]p_reg_reg_i_49__1_5;
  input [26:0]p_reg_reg_i_49__1_6;
  input [26:0]p_reg_reg_i_49__1_7;
  input [26:0]p_reg_reg_i_52__0_0;
  input [26:0]p_reg_reg_i_52__0_1;
  input [26:0]p_reg_reg_i_52__0_2;
  input [26:0]p_reg_reg_i_52__0_3;
  input [26:0]p_reg_reg_i_52__0_4;
  input [26:0]p_reg_reg_i_52__0_5;
  input [26:0]p_reg_reg_i_52__0_6;
  input [26:0]p_reg_reg_i_52__0_7;
  input [26:0]p_reg_reg_i_51__1_0;
  input [26:0]p_reg_reg_i_51__1_1;
  input [26:0]p_reg_reg_i_51__1_2;
  input [26:0]p_reg_reg_i_51__1_3;
  input [26:0]p_reg_reg_i_51__1_4;
  input [26:0]p_reg_reg_i_51__1_5;
  input [26:0]p_reg_reg_i_51__1_6;
  input [26:0]p_reg_reg_i_51__1_7;

  wire [2:0]A;
  wire [2:0]B;
  wire [17:0]\B_V_data_1_payload_B_reg[23] ;
  wire [2:0]\B_V_data_1_payload_B_reg[26] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire [0:0]\B_V_data_1_state_reg[0]_2 ;
  wire [0:0]\B_V_data_1_state_reg[0]_3 ;
  wire [0:0]\B_V_data_1_state_reg[0]_4 ;
  wire [0:0]\B_V_data_1_state_reg[0]_5 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_iter1_fsm[1]_i_2_n_3 ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_fsm10_out;
  wire [0:0]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ;
  wire \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [18:0]ap_sig_allocacmp_i_1;
  wire [31:0]ap_sig_allocacmp_nf_2;
  wire [6:0]ap_sig_allocacmp_sf_1;
  wire [31:7]ap_sig_allocacmp_sf_1__0;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg;
  wire [17:0]i_2_fu_2861_p2;
  wire \i_fu_938[18]_i_11_n_3 ;
  wire \i_fu_938[18]_i_12_n_3 ;
  wire \i_fu_938[18]_i_13_n_3 ;
  wire \i_fu_938[18]_i_14_n_3 ;
  wire \i_fu_938[18]_i_15_n_3 ;
  wire \i_fu_938[18]_i_16_n_3 ;
  wire \i_fu_938[18]_i_17_n_3 ;
  wire \i_fu_938[18]_i_18_n_3 ;
  wire \i_fu_938[18]_i_19_n_3 ;
  wire \i_fu_938[18]_i_20_n_3 ;
  wire \i_fu_938[18]_i_5_n_3 ;
  wire \i_fu_938[18]_i_8_n_3 ;
  wire \i_fu_938[18]_i_9_n_3 ;
  wire \i_fu_938_reg[0] ;
  wire \i_fu_938_reg[0]_0 ;
  wire \i_fu_938_reg[0]_1 ;
  wire \i_fu_938_reg[0]_2 ;
  wire \i_fu_938_reg[12] ;
  wire \i_fu_938_reg[12]_0 ;
  wire \i_fu_938_reg[12]_1 ;
  wire \i_fu_938_reg[12]_2 ;
  wire \i_fu_938_reg[12]_i_1_n_3 ;
  wire \i_fu_938_reg[12]_i_1_n_4 ;
  wire \i_fu_938_reg[12]_i_1_n_5 ;
  wire \i_fu_938_reg[12]_i_1_n_6 ;
  wire \i_fu_938_reg[16] ;
  wire \i_fu_938_reg[16]_0 ;
  wire \i_fu_938_reg[16]_1 ;
  wire \i_fu_938_reg[16]_2 ;
  wire \i_fu_938_reg[16]_i_1_n_3 ;
  wire \i_fu_938_reg[16]_i_1_n_4 ;
  wire \i_fu_938_reg[16]_i_1_n_5 ;
  wire \i_fu_938_reg[16]_i_1_n_6 ;
  wire \i_fu_938_reg[18] ;
  wire \i_fu_938_reg[18]_0 ;
  wire \i_fu_938_reg[18]_i_3_n_6 ;
  wire \i_fu_938_reg[4] ;
  wire \i_fu_938_reg[4]_0 ;
  wire \i_fu_938_reg[4]_1 ;
  wire \i_fu_938_reg[4]_i_1_n_3 ;
  wire \i_fu_938_reg[4]_i_1_n_4 ;
  wire \i_fu_938_reg[4]_i_1_n_5 ;
  wire \i_fu_938_reg[4]_i_1_n_6 ;
  wire \i_fu_938_reg[8] ;
  wire \i_fu_938_reg[8]_0 ;
  wire \i_fu_938_reg[8]_1 ;
  wire \i_fu_938_reg[8]_2 ;
  wire \i_fu_938_reg[8]_i_1_n_3 ;
  wire \i_fu_938_reg[8]_i_1_n_4 ;
  wire \i_fu_938_reg[8]_i_1_n_5 ;
  wire \i_fu_938_reg[8]_i_1_n_6 ;
  wire icmp_ln249_fu_2855_p2;
  wire icmp_ln249_reg_10454;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire \icmp_ln249_reg_10454_reg[0] ;
  wire \icmp_ln272_reg_10579[0]_i_2_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_3_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_4_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_5_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_6_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_7_n_3 ;
  wire \icmp_ln272_reg_10579[0]_i_8_n_3 ;
  wire \icmp_ln272_reg_10579_reg[0] ;
  wire \icmp_ln272_reg_10579_reg[0]_0 ;
  wire icmp_ln290_fu_5107_p2;
  wire \icmp_ln290_reg_11181[0]_i_2_n_3 ;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire \icmp_ln290_reg_11181_reg[0] ;
  wire \icmp_ln290_reg_11181_reg[0]_0 ;
  wire \icmp_ln290_reg_11181_reg[0]_1 ;
  wire \icmp_ln290_reg_11181_reg[0]_2 ;
  wire in0_V_TVALID_int_regslice;
  wire \inputBuf_V_103_fu_1406[26]_i_2_n_3 ;
  wire \inputBuf_V_103_fu_1406[26]_i_3_n_3 ;
  wire \inputBuf_V_16_fu_1058[26]_i_2_n_3 ;
  wire \inputBuf_V_16_fu_1058[26]_i_3_n_3 ;
  wire \inputBuf_V_24_fu_1090[26]_i_2_n_3 ;
  wire \inputBuf_V_32_fu_1122[26]_i_2_n_3 ;
  wire \inputBuf_V_32_fu_1122[26]_i_3_n_3 ;
  wire \inputBuf_V_32_fu_1122[26]_i_4_n_3 ;
  wire \inputBuf_V_36_fu_1138[26]_i_2_n_3 ;
  wire \inputBuf_V_40_fu_1154[26]_i_2_n_3 ;
  wire \inputBuf_V_44_fu_1170[26]_i_2_n_3 ;
  wire \inputBuf_V_48_fu_1186[26]_i_2_n_3 ;
  wire \inputBuf_V_48_fu_1186[26]_i_3_n_3 ;
  wire \inputBuf_V_48_fu_1186[26]_i_4_n_3 ;
  wire \inputBuf_V_52_fu_1202[26]_i_2_n_3 ;
  wire \inputBuf_V_56_fu_1218[26]_i_2_n_3 ;
  wire \inputBuf_V_64_fu_1250[26]_i_2_n_3 ;
  wire \inputBuf_V_64_fu_1250[26]_i_3_n_3 ;
  wire \inputBuf_V_64_fu_1250[26]_i_4_n_3 ;
  wire \inputBuf_V_65_fu_1254[26]_i_2_n_3 ;
  wire \inputBuf_V_68_fu_1266[26]_i_2_n_3 ;
  wire \inputBuf_V_72_fu_1282[26]_i_2_n_3 ;
  wire \inputBuf_V_80_fu_1314[26]_i_2_n_3 ;
  wire \inputBuf_V_80_fu_1314[26]_i_3_n_3 ;
  wire \inputBuf_V_80_fu_1314[26]_i_4_n_3 ;
  wire \inputBuf_V_84_fu_1330[26]_i_2_n_3 ;
  wire \inputBuf_V_88_fu_1346[26]_i_2_n_3 ;
  wire \inputBuf_V_8_fu_1026[26]_i_2_n_3 ;
  wire \inputBuf_V_96_fu_1378[26]_i_2_n_3 ;
  wire \inputBuf_V_fu_994[26]_i_3_n_3 ;
  wire \inputBuf_V_fu_994[26]_i_5_n_3 ;
  wire \inputBuf_V_fu_994[26]_i_6_n_3 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_0 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_1 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_10 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_11 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_12 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_13 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_14 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_15 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_16 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_17 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_18 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_19 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_2 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_20 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_21 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_22 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_23 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_24 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_25 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_3 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_4 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_5 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_6 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_7 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_8 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_2_9 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_0 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_1 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_10 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_11 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_2 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_3 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_4 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_5 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_6 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_7 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_8 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_3_9 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_0 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_1 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_2 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_3 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_4 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_4_5 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_5_3 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_6_0 ;
  wire [26:0]\mux_1047_27_1_1_U1/mux_6_1 ;
  wire \nf_1_fu_1410[31]_i_3_0 ;
  wire \nf_1_fu_1410[31]_i_3_n_3 ;
  wire \nf_1_fu_1410[31]_i_7_n_3 ;
  wire \nf_1_fu_1410_reg[0] ;
  wire \nf_1_fu_1410_reg[0]_0 ;
  wire \nf_1_fu_1410_reg[0]_1 ;
  wire \nf_1_fu_1410_reg[12]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[12]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[12]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[12]_i_1_n_6 ;
  wire \nf_1_fu_1410_reg[16]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[16]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[16]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[16]_i_1_n_6 ;
  wire \nf_1_fu_1410_reg[20]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[20]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[20]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[20]_i_1_n_6 ;
  wire \nf_1_fu_1410_reg[24]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[24]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[24]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[24]_i_1_n_6 ;
  wire \nf_1_fu_1410_reg[28]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[28]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[28]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[28]_i_1_n_6 ;
  wire [31:0]\nf_1_fu_1410_reg[31] ;
  wire [31:0]\nf_1_fu_1410_reg[31]_0 ;
  wire \nf_1_fu_1410_reg[31]_i_2_n_5 ;
  wire \nf_1_fu_1410_reg[31]_i_2_n_6 ;
  wire \nf_1_fu_1410_reg[4]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[4]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[4]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[4]_i_1_n_6 ;
  wire \nf_1_fu_1410_reg[8]_i_1_n_3 ;
  wire \nf_1_fu_1410_reg[8]_i_1_n_4 ;
  wire \nf_1_fu_1410_reg[8]_i_1_n_5 ;
  wire \nf_1_fu_1410_reg[8]_i_1_n_6 ;
  wire out_V_TREADY_int_regslice;
  wire [26:0]p_reg_reg;
  wire [26:0]p_reg_reg_i_18__1_0;
  wire [26:0]p_reg_reg_i_18__1_1;
  wire [26:0]p_reg_reg_i_18__1_2;
  wire [26:0]p_reg_reg_i_18__1_3;
  wire [26:0]p_reg_reg_i_18__1_4;
  wire [26:0]p_reg_reg_i_18__1_5;
  wire [26:0]p_reg_reg_i_18__1_6;
  wire [26:0]p_reg_reg_i_18__1_7;
  wire [26:0]p_reg_reg_i_41__1_0;
  wire [26:0]p_reg_reg_i_41__1_1;
  wire [26:0]p_reg_reg_i_41__1_2;
  wire [26:0]p_reg_reg_i_41__1_3;
  wire [26:0]p_reg_reg_i_41__1_4;
  wire [26:0]p_reg_reg_i_41__1_5;
  wire [26:0]p_reg_reg_i_41__1_6;
  wire [26:0]p_reg_reg_i_41__1_7;
  wire [26:0]p_reg_reg_i_42__0_0;
  wire [26:0]p_reg_reg_i_42__0_1;
  wire [26:0]p_reg_reg_i_42__0_2;
  wire [26:0]p_reg_reg_i_42__0_3;
  wire [26:0]p_reg_reg_i_42__0_4;
  wire [26:0]p_reg_reg_i_42__0_5;
  wire [26:0]p_reg_reg_i_42__0_6;
  wire [26:0]p_reg_reg_i_42__0_7;
  wire [26:0]p_reg_reg_i_43__1_0;
  wire [26:0]p_reg_reg_i_43__1_1;
  wire [26:0]p_reg_reg_i_43__1_2;
  wire [26:0]p_reg_reg_i_43__1_3;
  wire [26:0]p_reg_reg_i_43__1_4;
  wire [26:0]p_reg_reg_i_43__1_5;
  wire [26:0]p_reg_reg_i_43__1_6;
  wire [26:0]p_reg_reg_i_43__1_7;
  wire [26:0]p_reg_reg_i_44__0_0;
  wire [26:0]p_reg_reg_i_44__0_1;
  wire [26:0]p_reg_reg_i_44__0_2;
  wire [26:0]p_reg_reg_i_44__0_3;
  wire [26:0]p_reg_reg_i_44__0_4;
  wire [26:0]p_reg_reg_i_44__0_5;
  wire [26:0]p_reg_reg_i_44__0_6;
  wire [26:0]p_reg_reg_i_44__0_7;
  wire [26:0]p_reg_reg_i_45__0_0;
  wire [26:0]p_reg_reg_i_45__0_1;
  wire [26:0]p_reg_reg_i_45__0_2;
  wire [26:0]p_reg_reg_i_45__0_3;
  wire [26:0]p_reg_reg_i_45__0_4;
  wire [26:0]p_reg_reg_i_45__0_5;
  wire [26:0]p_reg_reg_i_45__0_6;
  wire [26:0]p_reg_reg_i_45__0_7;
  wire [26:0]p_reg_reg_i_46__0_0;
  wire [26:0]p_reg_reg_i_46__0_1;
  wire [26:0]p_reg_reg_i_46__0_2;
  wire [26:0]p_reg_reg_i_46__0_3;
  wire [26:0]p_reg_reg_i_46__0_4;
  wire [26:0]p_reg_reg_i_46__0_5;
  wire [26:0]p_reg_reg_i_46__0_6;
  wire [26:0]p_reg_reg_i_46__0_7;
  wire [26:0]p_reg_reg_i_47__1_0;
  wire [26:0]p_reg_reg_i_47__1_1;
  wire [26:0]p_reg_reg_i_47__1_2;
  wire [26:0]p_reg_reg_i_47__1_3;
  wire [26:0]p_reg_reg_i_47__1_4;
  wire [26:0]p_reg_reg_i_47__1_5;
  wire [26:0]p_reg_reg_i_47__1_6;
  wire [26:0]p_reg_reg_i_47__1_7;
  wire [26:0]p_reg_reg_i_48__0_0;
  wire [26:0]p_reg_reg_i_48__0_1;
  wire [26:0]p_reg_reg_i_48__0_2;
  wire [26:0]p_reg_reg_i_48__0_3;
  wire [26:0]p_reg_reg_i_48__0_4;
  wire [26:0]p_reg_reg_i_48__0_5;
  wire [26:0]p_reg_reg_i_48__0_6;
  wire [26:0]p_reg_reg_i_48__0_7;
  wire [26:0]p_reg_reg_i_49__1_0;
  wire [26:0]p_reg_reg_i_49__1_1;
  wire [26:0]p_reg_reg_i_49__1_2;
  wire [26:0]p_reg_reg_i_49__1_3;
  wire [26:0]p_reg_reg_i_49__1_4;
  wire [26:0]p_reg_reg_i_49__1_5;
  wire [26:0]p_reg_reg_i_49__1_6;
  wire [26:0]p_reg_reg_i_49__1_7;
  wire [26:0]p_reg_reg_i_50__0_0;
  wire [26:0]p_reg_reg_i_50__0_1;
  wire [26:0]p_reg_reg_i_50__0_2;
  wire [26:0]p_reg_reg_i_50__0_3;
  wire [26:0]p_reg_reg_i_50__0_4;
  wire [26:0]p_reg_reg_i_50__0_5;
  wire [26:0]p_reg_reg_i_50__0_6;
  wire [26:0]p_reg_reg_i_50__0_7;
  wire [26:0]p_reg_reg_i_51__1_0;
  wire [26:0]p_reg_reg_i_51__1_1;
  wire [26:0]p_reg_reg_i_51__1_2;
  wire [26:0]p_reg_reg_i_51__1_3;
  wire [26:0]p_reg_reg_i_51__1_4;
  wire [26:0]p_reg_reg_i_51__1_5;
  wire [26:0]p_reg_reg_i_51__1_6;
  wire [26:0]p_reg_reg_i_51__1_7;
  wire [26:0]p_reg_reg_i_52__0_0;
  wire [26:0]p_reg_reg_i_52__0_1;
  wire [26:0]p_reg_reg_i_52__0_2;
  wire [26:0]p_reg_reg_i_52__0_3;
  wire [26:0]p_reg_reg_i_52__0_4;
  wire [26:0]p_reg_reg_i_52__0_5;
  wire [26:0]p_reg_reg_i_52__0_6;
  wire [26:0]p_reg_reg_i_52__0_7;
  wire \sf_fu_934[4]_i_3_n_3 ;
  wire \sf_fu_934[4]_i_4_n_3 ;
  wire \sf_fu_934[4]_i_5_n_3 ;
  wire \sf_fu_934[4]_i_6_n_3 ;
  wire \sf_fu_934[8]_i_4_n_3 ;
  wire \sf_fu_934[8]_i_5_n_3 ;
  wire [0:0]\sf_fu_934_reg[0] ;
  wire [0:0]\sf_fu_934_reg[0]_0 ;
  wire [0:0]\sf_fu_934_reg[0]_1 ;
  wire [0:0]\sf_fu_934_reg[0]_10 ;
  wire [0:0]\sf_fu_934_reg[0]_11 ;
  wire [0:0]\sf_fu_934_reg[0]_12 ;
  wire [0:0]\sf_fu_934_reg[0]_13 ;
  wire [0:0]\sf_fu_934_reg[0]_14 ;
  wire [0:0]\sf_fu_934_reg[0]_15 ;
  wire [0:0]\sf_fu_934_reg[0]_16 ;
  wire [0:0]\sf_fu_934_reg[0]_17 ;
  wire [0:0]\sf_fu_934_reg[0]_18 ;
  wire [0:0]\sf_fu_934_reg[0]_19 ;
  wire [0:0]\sf_fu_934_reg[0]_2 ;
  wire [0:0]\sf_fu_934_reg[0]_20 ;
  wire [0:0]\sf_fu_934_reg[0]_21 ;
  wire [0:0]\sf_fu_934_reg[0]_22 ;
  wire [0:0]\sf_fu_934_reg[0]_23 ;
  wire [0:0]\sf_fu_934_reg[0]_24 ;
  wire [0:0]\sf_fu_934_reg[0]_25 ;
  wire [0:0]\sf_fu_934_reg[0]_26 ;
  wire [0:0]\sf_fu_934_reg[0]_27 ;
  wire [0:0]\sf_fu_934_reg[0]_28 ;
  wire [0:0]\sf_fu_934_reg[0]_29 ;
  wire [0:0]\sf_fu_934_reg[0]_3 ;
  wire [0:0]\sf_fu_934_reg[0]_30 ;
  wire [0:0]\sf_fu_934_reg[0]_31 ;
  wire [0:0]\sf_fu_934_reg[0]_32 ;
  wire [0:0]\sf_fu_934_reg[0]_33 ;
  wire [0:0]\sf_fu_934_reg[0]_34 ;
  wire [0:0]\sf_fu_934_reg[0]_35 ;
  wire [0:0]\sf_fu_934_reg[0]_36 ;
  wire [0:0]\sf_fu_934_reg[0]_37 ;
  wire [0:0]\sf_fu_934_reg[0]_38 ;
  wire [0:0]\sf_fu_934_reg[0]_39 ;
  wire [0:0]\sf_fu_934_reg[0]_4 ;
  wire [0:0]\sf_fu_934_reg[0]_40 ;
  wire [0:0]\sf_fu_934_reg[0]_41 ;
  wire [0:0]\sf_fu_934_reg[0]_42 ;
  wire [0:0]\sf_fu_934_reg[0]_43 ;
  wire [0:0]\sf_fu_934_reg[0]_5 ;
  wire [0:0]\sf_fu_934_reg[0]_6 ;
  wire [0:0]\sf_fu_934_reg[0]_7 ;
  wire [0:0]\sf_fu_934_reg[0]_8 ;
  wire [0:0]\sf_fu_934_reg[0]_9 ;
  wire \sf_fu_934_reg[12]_i_1_n_3 ;
  wire \sf_fu_934_reg[12]_i_1_n_4 ;
  wire \sf_fu_934_reg[12]_i_1_n_5 ;
  wire \sf_fu_934_reg[12]_i_1_n_6 ;
  wire \sf_fu_934_reg[16]_i_1_n_3 ;
  wire \sf_fu_934_reg[16]_i_1_n_4 ;
  wire \sf_fu_934_reg[16]_i_1_n_5 ;
  wire \sf_fu_934_reg[16]_i_1_n_6 ;
  wire [0:0]\sf_fu_934_reg[1] ;
  wire [0:0]\sf_fu_934_reg[1]_0 ;
  wire [0:0]\sf_fu_934_reg[1]_1 ;
  wire [0:0]\sf_fu_934_reg[1]_10 ;
  wire [0:0]\sf_fu_934_reg[1]_11 ;
  wire [0:0]\sf_fu_934_reg[1]_12 ;
  wire [0:0]\sf_fu_934_reg[1]_13 ;
  wire [0:0]\sf_fu_934_reg[1]_14 ;
  wire [0:0]\sf_fu_934_reg[1]_15 ;
  wire [0:0]\sf_fu_934_reg[1]_16 ;
  wire [0:0]\sf_fu_934_reg[1]_17 ;
  wire [0:0]\sf_fu_934_reg[1]_18 ;
  wire [0:0]\sf_fu_934_reg[1]_19 ;
  wire [0:0]\sf_fu_934_reg[1]_2 ;
  wire [0:0]\sf_fu_934_reg[1]_20 ;
  wire [0:0]\sf_fu_934_reg[1]_21 ;
  wire [0:0]\sf_fu_934_reg[1]_22 ;
  wire [0:0]\sf_fu_934_reg[1]_23 ;
  wire [0:0]\sf_fu_934_reg[1]_24 ;
  wire [0:0]\sf_fu_934_reg[1]_25 ;
  wire [0:0]\sf_fu_934_reg[1]_26 ;
  wire [0:0]\sf_fu_934_reg[1]_27 ;
  wire [0:0]\sf_fu_934_reg[1]_28 ;
  wire [0:0]\sf_fu_934_reg[1]_29 ;
  wire [0:0]\sf_fu_934_reg[1]_3 ;
  wire [0:0]\sf_fu_934_reg[1]_30 ;
  wire [0:0]\sf_fu_934_reg[1]_31 ;
  wire [0:0]\sf_fu_934_reg[1]_32 ;
  wire [0:0]\sf_fu_934_reg[1]_33 ;
  wire [0:0]\sf_fu_934_reg[1]_34 ;
  wire [0:0]\sf_fu_934_reg[1]_35 ;
  wire [0:0]\sf_fu_934_reg[1]_4 ;
  wire [0:0]\sf_fu_934_reg[1]_5 ;
  wire [0:0]\sf_fu_934_reg[1]_6 ;
  wire [0:0]\sf_fu_934_reg[1]_7 ;
  wire [0:0]\sf_fu_934_reg[1]_8 ;
  wire [0:0]\sf_fu_934_reg[1]_9 ;
  wire \sf_fu_934_reg[20]_i_1_n_3 ;
  wire \sf_fu_934_reg[20]_i_1_n_4 ;
  wire \sf_fu_934_reg[20]_i_1_n_5 ;
  wire \sf_fu_934_reg[20]_i_1_n_6 ;
  wire \sf_fu_934_reg[24]_i_1_n_3 ;
  wire \sf_fu_934_reg[24]_i_1_n_4 ;
  wire \sf_fu_934_reg[24]_i_1_n_5 ;
  wire \sf_fu_934_reg[24]_i_1_n_6 ;
  wire \sf_fu_934_reg[28]_i_1_n_3 ;
  wire \sf_fu_934_reg[28]_i_1_n_4 ;
  wire \sf_fu_934_reg[28]_i_1_n_5 ;
  wire \sf_fu_934_reg[28]_i_1_n_6 ;
  wire [0:0]\sf_fu_934_reg[2] ;
  wire [0:0]\sf_fu_934_reg[2]_0 ;
  wire [0:0]\sf_fu_934_reg[2]_1 ;
  wire [0:0]\sf_fu_934_reg[2]_10 ;
  wire [0:0]\sf_fu_934_reg[2]_11 ;
  wire [0:0]\sf_fu_934_reg[2]_12 ;
  wire [0:0]\sf_fu_934_reg[2]_13 ;
  wire [0:0]\sf_fu_934_reg[2]_14 ;
  wire [0:0]\sf_fu_934_reg[2]_15 ;
  wire [0:0]\sf_fu_934_reg[2]_16 ;
  wire [0:0]\sf_fu_934_reg[2]_2 ;
  wire [0:0]\sf_fu_934_reg[2]_3 ;
  wire [0:0]\sf_fu_934_reg[2]_4 ;
  wire [0:0]\sf_fu_934_reg[2]_5 ;
  wire [0:0]\sf_fu_934_reg[2]_6 ;
  wire [0:0]\sf_fu_934_reg[2]_7 ;
  wire [0:0]\sf_fu_934_reg[2]_8 ;
  wire [0:0]\sf_fu_934_reg[2]_9 ;
  wire [31:0]\sf_fu_934_reg[31] ;
  wire [31:0]\sf_fu_934_reg[31]_0 ;
  wire \sf_fu_934_reg[31]_i_3_n_5 ;
  wire \sf_fu_934_reg[31]_i_3_n_6 ;
  wire \sf_fu_934_reg[4]_i_1_n_3 ;
  wire \sf_fu_934_reg[4]_i_1_n_4 ;
  wire \sf_fu_934_reg[4]_i_1_n_5 ;
  wire \sf_fu_934_reg[4]_i_1_n_6 ;
  wire \sf_fu_934_reg[8]_i_1_n_3 ;
  wire \sf_fu_934_reg[8]_i_1_n_4 ;
  wire \sf_fu_934_reg[8]_i_1_n_5 ;
  wire \sf_fu_934_reg[8]_i_1_n_6 ;
  wire weights_V_TVALID_int_regslice;
  wire [3:1]\NLW_i_fu_938_reg[18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_938_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_nf_1_fu_1410_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_nf_1_fu_1410_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sf_fu_934_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sf_fu_934_reg[31]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001101)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(ap_NS_fsm10_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .I2(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter1_fsm));
  LUT6 #(
    .INIT(64'hFF01FFFFFF55FFFF)) 
    \ap_CS_iter1_fsm[1]_i_2 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(\ap_CS_iter1_fsm_reg[1] ),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(weights_V_TVALID_int_regslice),
        .O(\ap_CS_iter1_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAAA80AA00000000)) 
    ap_done_cache_i_2
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(Q[2]),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_1 
       (.I0(p_reg_reg[10]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [10]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [10]),
        .O(\B_V_data_1_payload_B_reg[23] [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_12 
       (.I0(p_reg_reg_i_18__1_4[10]),
        .I1(p_reg_reg_i_18__1_5[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_13 
       (.I0(p_reg_reg_i_18__1_0[10]),
        .I1(p_reg_reg_i_18__1_1[10]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[10]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [10]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [10]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [10]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [10]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_26 
       (.I0(p_reg_reg_i_41__1_4[10]),
        .I1(p_reg_reg_i_41__1_5[10]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[10]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_27 
       (.I0(p_reg_reg_i_41__1_0[10]),
        .I1(p_reg_reg_i_41__1_1[10]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[10]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_28 
       (.I0(p_reg_reg_i_42__0_4[10]),
        .I1(p_reg_reg_i_42__0_5[10]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[10]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_29 
       (.I0(p_reg_reg_i_42__0_0[10]),
        .I1(p_reg_reg_i_42__0_1[10]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[10]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [10]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [10]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [10]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_30 
       (.I0(p_reg_reg_i_43__1_4[10]),
        .I1(p_reg_reg_i_43__1_5[10]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[10]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_31 
       (.I0(p_reg_reg_i_43__1_0[10]),
        .I1(p_reg_reg_i_43__1_1[10]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[10]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_32 
       (.I0(p_reg_reg_i_44__0_4[10]),
        .I1(p_reg_reg_i_44__0_5[10]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[10]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_33 
       (.I0(p_reg_reg_i_44__0_0[10]),
        .I1(p_reg_reg_i_44__0_1[10]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[10]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_34 
       (.I0(p_reg_reg_i_45__0_4[10]),
        .I1(p_reg_reg_i_45__0_5[10]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[10]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_35 
       (.I0(p_reg_reg_i_45__0_0[10]),
        .I1(p_reg_reg_i_45__0_1[10]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[10]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_36 
       (.I0(p_reg_reg_i_46__0_4[10]),
        .I1(p_reg_reg_i_46__0_5[10]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[10]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_37 
       (.I0(p_reg_reg_i_46__0_0[10]),
        .I1(p_reg_reg_i_46__0_1[10]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[10]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_38 
       (.I0(p_reg_reg_i_47__1_4[10]),
        .I1(p_reg_reg_i_47__1_5[10]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[10]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_39 
       (.I0(p_reg_reg_i_47__1_0[10]),
        .I1(p_reg_reg_i_47__1_1[10]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[10]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_40 
       (.I0(p_reg_reg_i_48__0_4[10]),
        .I1(p_reg_reg_i_48__0_5[10]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[10]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_41 
       (.I0(p_reg_reg_i_48__0_0[10]),
        .I1(p_reg_reg_i_48__0_1[10]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[10]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_42 
       (.I0(p_reg_reg_i_49__1_4[10]),
        .I1(p_reg_reg_i_49__1_5[10]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[10]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_43 
       (.I0(p_reg_reg_i_49__1_0[10]),
        .I1(p_reg_reg_i_49__1_1[10]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[10]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_44 
       (.I0(p_reg_reg_i_50__0_4[10]),
        .I1(p_reg_reg_i_50__0_5[10]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[10]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_45 
       (.I0(p_reg_reg_i_50__0_0[10]),
        .I1(p_reg_reg_i_50__0_1[10]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[10]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_46 
       (.I0(p_reg_reg_i_51__1_4[10]),
        .I1(p_reg_reg_i_51__1_5[10]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[10]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_47 
       (.I0(p_reg_reg_i_51__1_0[10]),
        .I1(p_reg_reg_i_51__1_1[10]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[10]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_48 
       (.I0(p_reg_reg_i_52__0_4[10]),
        .I1(p_reg_reg_i_52__0_5[10]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[10]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_49 
       (.I0(p_reg_reg_i_52__0_0[10]),
        .I1(p_reg_reg_i_52__0_1[10]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[10]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[10]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [10]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_1 
       (.I0(p_reg_reg[11]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [11]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [11]),
        .O(\B_V_data_1_payload_B_reg[23] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_11 
       (.I0(p_reg_reg_i_18__1_4[11]),
        .I1(p_reg_reg_i_18__1_5[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_12 
       (.I0(p_reg_reg_i_18__1_0[11]),
        .I1(p_reg_reg_i_18__1_1[11]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[11]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [11]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [11]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [11]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [11]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_25 
       (.I0(p_reg_reg_i_41__1_4[11]),
        .I1(p_reg_reg_i_41__1_5[11]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[11]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_26 
       (.I0(p_reg_reg_i_41__1_0[11]),
        .I1(p_reg_reg_i_41__1_1[11]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[11]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_27 
       (.I0(p_reg_reg_i_42__0_4[11]),
        .I1(p_reg_reg_i_42__0_5[11]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[11]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_28 
       (.I0(p_reg_reg_i_42__0_0[11]),
        .I1(p_reg_reg_i_42__0_1[11]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[11]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_29 
       (.I0(p_reg_reg_i_43__1_4[11]),
        .I1(p_reg_reg_i_43__1_5[11]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[11]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [11]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [11]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [11]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_30 
       (.I0(p_reg_reg_i_43__1_0[11]),
        .I1(p_reg_reg_i_43__1_1[11]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[11]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_31 
       (.I0(p_reg_reg_i_44__0_4[11]),
        .I1(p_reg_reg_i_44__0_5[11]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[11]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_32 
       (.I0(p_reg_reg_i_44__0_0[11]),
        .I1(p_reg_reg_i_44__0_1[11]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[11]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_33 
       (.I0(p_reg_reg_i_45__0_4[11]),
        .I1(p_reg_reg_i_45__0_5[11]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[11]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_34 
       (.I0(p_reg_reg_i_45__0_0[11]),
        .I1(p_reg_reg_i_45__0_1[11]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[11]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_35 
       (.I0(p_reg_reg_i_46__0_4[11]),
        .I1(p_reg_reg_i_46__0_5[11]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[11]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_36 
       (.I0(p_reg_reg_i_46__0_0[11]),
        .I1(p_reg_reg_i_46__0_1[11]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[11]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_37 
       (.I0(p_reg_reg_i_47__1_4[11]),
        .I1(p_reg_reg_i_47__1_5[11]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[11]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_38 
       (.I0(p_reg_reg_i_47__1_0[11]),
        .I1(p_reg_reg_i_47__1_1[11]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[11]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_39 
       (.I0(p_reg_reg_i_48__0_4[11]),
        .I1(p_reg_reg_i_48__0_5[11]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[11]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_40 
       (.I0(p_reg_reg_i_48__0_0[11]),
        .I1(p_reg_reg_i_48__0_1[11]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[11]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_41 
       (.I0(p_reg_reg_i_49__1_4[11]),
        .I1(p_reg_reg_i_49__1_5[11]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[11]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_42 
       (.I0(p_reg_reg_i_49__1_0[11]),
        .I1(p_reg_reg_i_49__1_1[11]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[11]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_43 
       (.I0(p_reg_reg_i_50__0_4[11]),
        .I1(p_reg_reg_i_50__0_5[11]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[11]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_44 
       (.I0(p_reg_reg_i_50__0_0[11]),
        .I1(p_reg_reg_i_50__0_1[11]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[11]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_45 
       (.I0(p_reg_reg_i_51__1_4[11]),
        .I1(p_reg_reg_i_51__1_5[11]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[11]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_46 
       (.I0(p_reg_reg_i_51__1_0[11]),
        .I1(p_reg_reg_i_51__1_1[11]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[11]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_47 
       (.I0(p_reg_reg_i_52__0_4[11]),
        .I1(p_reg_reg_i_52__0_5[11]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[11]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[11]_i_48 
       (.I0(p_reg_reg_i_52__0_0[11]),
        .I1(p_reg_reg_i_52__0_1[11]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[11]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[11]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [11]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_1 
       (.I0(p_reg_reg[15]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [15]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [15]),
        .O(\B_V_data_1_payload_B_reg[23] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_11 
       (.I0(p_reg_reg_i_18__1_4[15]),
        .I1(p_reg_reg_i_18__1_5[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_12 
       (.I0(p_reg_reg_i_18__1_0[15]),
        .I1(p_reg_reg_i_18__1_1[15]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[15]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [15]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [15]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [15]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [15]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_25 
       (.I0(p_reg_reg_i_41__1_4[15]),
        .I1(p_reg_reg_i_41__1_5[15]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[15]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_26 
       (.I0(p_reg_reg_i_41__1_0[15]),
        .I1(p_reg_reg_i_41__1_1[15]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[15]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_27 
       (.I0(p_reg_reg_i_42__0_4[15]),
        .I1(p_reg_reg_i_42__0_5[15]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[15]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_28 
       (.I0(p_reg_reg_i_42__0_0[15]),
        .I1(p_reg_reg_i_42__0_1[15]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[15]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_29 
       (.I0(p_reg_reg_i_43__1_4[15]),
        .I1(p_reg_reg_i_43__1_5[15]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[15]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [15]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [15]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [15]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_30 
       (.I0(p_reg_reg_i_43__1_0[15]),
        .I1(p_reg_reg_i_43__1_1[15]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[15]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_31 
       (.I0(p_reg_reg_i_44__0_4[15]),
        .I1(p_reg_reg_i_44__0_5[15]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[15]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_32 
       (.I0(p_reg_reg_i_44__0_0[15]),
        .I1(p_reg_reg_i_44__0_1[15]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[15]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_33 
       (.I0(p_reg_reg_i_45__0_4[15]),
        .I1(p_reg_reg_i_45__0_5[15]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[15]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_34 
       (.I0(p_reg_reg_i_45__0_0[15]),
        .I1(p_reg_reg_i_45__0_1[15]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[15]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_35 
       (.I0(p_reg_reg_i_46__0_4[15]),
        .I1(p_reg_reg_i_46__0_5[15]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[15]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_36 
       (.I0(p_reg_reg_i_46__0_0[15]),
        .I1(p_reg_reg_i_46__0_1[15]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[15]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_37 
       (.I0(p_reg_reg_i_47__1_4[15]),
        .I1(p_reg_reg_i_47__1_5[15]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[15]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_38 
       (.I0(p_reg_reg_i_47__1_0[15]),
        .I1(p_reg_reg_i_47__1_1[15]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[15]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_39 
       (.I0(p_reg_reg_i_48__0_4[15]),
        .I1(p_reg_reg_i_48__0_5[15]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[15]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_40 
       (.I0(p_reg_reg_i_48__0_0[15]),
        .I1(p_reg_reg_i_48__0_1[15]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[15]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_41 
       (.I0(p_reg_reg_i_49__1_4[15]),
        .I1(p_reg_reg_i_49__1_5[15]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[15]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_42 
       (.I0(p_reg_reg_i_49__1_0[15]),
        .I1(p_reg_reg_i_49__1_1[15]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[15]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_43 
       (.I0(p_reg_reg_i_50__0_4[15]),
        .I1(p_reg_reg_i_50__0_5[15]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[15]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_44 
       (.I0(p_reg_reg_i_50__0_0[15]),
        .I1(p_reg_reg_i_50__0_1[15]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[15]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_45 
       (.I0(p_reg_reg_i_51__1_4[15]),
        .I1(p_reg_reg_i_51__1_5[15]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[15]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_46 
       (.I0(p_reg_reg_i_51__1_0[15]),
        .I1(p_reg_reg_i_51__1_1[15]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[15]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_47 
       (.I0(p_reg_reg_i_52__0_4[15]),
        .I1(p_reg_reg_i_52__0_5[15]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[15]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[15]_i_48 
       (.I0(p_reg_reg_i_52__0_0[15]),
        .I1(p_reg_reg_i_52__0_1[15]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[15]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[15]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [15]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_1 
       (.I0(p_reg_reg[16]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [16]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [16]),
        .O(\B_V_data_1_payload_B_reg[23] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_11 
       (.I0(p_reg_reg_i_18__1_4[16]),
        .I1(p_reg_reg_i_18__1_5[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_12 
       (.I0(p_reg_reg_i_18__1_0[16]),
        .I1(p_reg_reg_i_18__1_1[16]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[16]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [16]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [16]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [16]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [16]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_25 
       (.I0(p_reg_reg_i_41__1_4[16]),
        .I1(p_reg_reg_i_41__1_5[16]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[16]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_26 
       (.I0(p_reg_reg_i_41__1_0[16]),
        .I1(p_reg_reg_i_41__1_1[16]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[16]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_27 
       (.I0(p_reg_reg_i_42__0_4[16]),
        .I1(p_reg_reg_i_42__0_5[16]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[16]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_28 
       (.I0(p_reg_reg_i_42__0_0[16]),
        .I1(p_reg_reg_i_42__0_1[16]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[16]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_29 
       (.I0(p_reg_reg_i_43__1_4[16]),
        .I1(p_reg_reg_i_43__1_5[16]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[16]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [16]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [16]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [16]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_30 
       (.I0(p_reg_reg_i_43__1_0[16]),
        .I1(p_reg_reg_i_43__1_1[16]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[16]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_31 
       (.I0(p_reg_reg_i_44__0_4[16]),
        .I1(p_reg_reg_i_44__0_5[16]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[16]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_32 
       (.I0(p_reg_reg_i_44__0_0[16]),
        .I1(p_reg_reg_i_44__0_1[16]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[16]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_33 
       (.I0(p_reg_reg_i_45__0_4[16]),
        .I1(p_reg_reg_i_45__0_5[16]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[16]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_34 
       (.I0(p_reg_reg_i_45__0_0[16]),
        .I1(p_reg_reg_i_45__0_1[16]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[16]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_35 
       (.I0(p_reg_reg_i_46__0_4[16]),
        .I1(p_reg_reg_i_46__0_5[16]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[16]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_36 
       (.I0(p_reg_reg_i_46__0_0[16]),
        .I1(p_reg_reg_i_46__0_1[16]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[16]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_37 
       (.I0(p_reg_reg_i_47__1_4[16]),
        .I1(p_reg_reg_i_47__1_5[16]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[16]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_38 
       (.I0(p_reg_reg_i_47__1_0[16]),
        .I1(p_reg_reg_i_47__1_1[16]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[16]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_39 
       (.I0(p_reg_reg_i_48__0_4[16]),
        .I1(p_reg_reg_i_48__0_5[16]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[16]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_40 
       (.I0(p_reg_reg_i_48__0_0[16]),
        .I1(p_reg_reg_i_48__0_1[16]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[16]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_41 
       (.I0(p_reg_reg_i_49__1_4[16]),
        .I1(p_reg_reg_i_49__1_5[16]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[16]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_42 
       (.I0(p_reg_reg_i_49__1_0[16]),
        .I1(p_reg_reg_i_49__1_1[16]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[16]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_43 
       (.I0(p_reg_reg_i_50__0_4[16]),
        .I1(p_reg_reg_i_50__0_5[16]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[16]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_44 
       (.I0(p_reg_reg_i_50__0_0[16]),
        .I1(p_reg_reg_i_50__0_1[16]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[16]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_45 
       (.I0(p_reg_reg_i_51__1_4[16]),
        .I1(p_reg_reg_i_51__1_5[16]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[16]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_46 
       (.I0(p_reg_reg_i_51__1_0[16]),
        .I1(p_reg_reg_i_51__1_1[16]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[16]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_47 
       (.I0(p_reg_reg_i_52__0_4[16]),
        .I1(p_reg_reg_i_52__0_5[16]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[16]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[16]_i_48 
       (.I0(p_reg_reg_i_52__0_0[16]),
        .I1(p_reg_reg_i_52__0_1[16]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[16]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[16]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [16]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_1 
       (.I0(p_reg_reg[17]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [17]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [17]),
        .O(\B_V_data_1_payload_B_reg[23] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_11 
       (.I0(p_reg_reg_i_18__1_4[17]),
        .I1(p_reg_reg_i_18__1_5[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_12 
       (.I0(p_reg_reg_i_18__1_0[17]),
        .I1(p_reg_reg_i_18__1_1[17]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[17]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [17]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [17]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [17]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [17]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_25 
       (.I0(p_reg_reg_i_41__1_4[17]),
        .I1(p_reg_reg_i_41__1_5[17]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[17]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_26 
       (.I0(p_reg_reg_i_41__1_0[17]),
        .I1(p_reg_reg_i_41__1_1[17]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[17]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_27 
       (.I0(p_reg_reg_i_42__0_4[17]),
        .I1(p_reg_reg_i_42__0_5[17]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[17]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_28 
       (.I0(p_reg_reg_i_42__0_0[17]),
        .I1(p_reg_reg_i_42__0_1[17]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[17]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_29 
       (.I0(p_reg_reg_i_43__1_4[17]),
        .I1(p_reg_reg_i_43__1_5[17]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[17]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [17]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [17]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [17]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_30 
       (.I0(p_reg_reg_i_43__1_0[17]),
        .I1(p_reg_reg_i_43__1_1[17]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[17]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_31 
       (.I0(p_reg_reg_i_44__0_4[17]),
        .I1(p_reg_reg_i_44__0_5[17]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[17]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_32 
       (.I0(p_reg_reg_i_44__0_0[17]),
        .I1(p_reg_reg_i_44__0_1[17]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[17]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_33 
       (.I0(p_reg_reg_i_45__0_4[17]),
        .I1(p_reg_reg_i_45__0_5[17]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[17]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_34 
       (.I0(p_reg_reg_i_45__0_0[17]),
        .I1(p_reg_reg_i_45__0_1[17]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[17]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_35 
       (.I0(p_reg_reg_i_46__0_4[17]),
        .I1(p_reg_reg_i_46__0_5[17]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[17]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_36 
       (.I0(p_reg_reg_i_46__0_0[17]),
        .I1(p_reg_reg_i_46__0_1[17]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[17]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_37 
       (.I0(p_reg_reg_i_47__1_4[17]),
        .I1(p_reg_reg_i_47__1_5[17]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[17]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_38 
       (.I0(p_reg_reg_i_47__1_0[17]),
        .I1(p_reg_reg_i_47__1_1[17]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[17]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_39 
       (.I0(p_reg_reg_i_48__0_4[17]),
        .I1(p_reg_reg_i_48__0_5[17]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[17]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_40 
       (.I0(p_reg_reg_i_48__0_0[17]),
        .I1(p_reg_reg_i_48__0_1[17]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[17]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_41 
       (.I0(p_reg_reg_i_49__1_4[17]),
        .I1(p_reg_reg_i_49__1_5[17]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[17]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_42 
       (.I0(p_reg_reg_i_49__1_0[17]),
        .I1(p_reg_reg_i_49__1_1[17]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[17]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_43 
       (.I0(p_reg_reg_i_50__0_4[17]),
        .I1(p_reg_reg_i_50__0_5[17]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[17]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_44 
       (.I0(p_reg_reg_i_50__0_0[17]),
        .I1(p_reg_reg_i_50__0_1[17]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[17]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_45 
       (.I0(p_reg_reg_i_51__1_4[17]),
        .I1(p_reg_reg_i_51__1_5[17]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[17]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_46 
       (.I0(p_reg_reg_i_51__1_0[17]),
        .I1(p_reg_reg_i_51__1_1[17]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[17]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_47 
       (.I0(p_reg_reg_i_52__0_4[17]),
        .I1(p_reg_reg_i_52__0_5[17]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[17]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[17]_i_48 
       (.I0(p_reg_reg_i_52__0_0[17]),
        .I1(p_reg_reg_i_52__0_1[17]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[17]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[17]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [17]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_1 
       (.I0(p_reg_reg[18]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [18]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [18]),
        .O(\B_V_data_1_payload_B_reg[23] [12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_12 
       (.I0(p_reg_reg_i_18__1_4[18]),
        .I1(p_reg_reg_i_18__1_5[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_13 
       (.I0(p_reg_reg_i_18__1_0[18]),
        .I1(p_reg_reg_i_18__1_1[18]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[18]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [18]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [18]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [18]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [18]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_26 
       (.I0(p_reg_reg_i_41__1_4[18]),
        .I1(p_reg_reg_i_41__1_5[18]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[18]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_27 
       (.I0(p_reg_reg_i_41__1_0[18]),
        .I1(p_reg_reg_i_41__1_1[18]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[18]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_28 
       (.I0(p_reg_reg_i_42__0_4[18]),
        .I1(p_reg_reg_i_42__0_5[18]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[18]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_29 
       (.I0(p_reg_reg_i_42__0_0[18]),
        .I1(p_reg_reg_i_42__0_1[18]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[18]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [18]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [18]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [18]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_30 
       (.I0(p_reg_reg_i_43__1_4[18]),
        .I1(p_reg_reg_i_43__1_5[18]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[18]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_31 
       (.I0(p_reg_reg_i_43__1_0[18]),
        .I1(p_reg_reg_i_43__1_1[18]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[18]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_32 
       (.I0(p_reg_reg_i_44__0_4[18]),
        .I1(p_reg_reg_i_44__0_5[18]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[18]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_33 
       (.I0(p_reg_reg_i_44__0_0[18]),
        .I1(p_reg_reg_i_44__0_1[18]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[18]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_34 
       (.I0(p_reg_reg_i_45__0_4[18]),
        .I1(p_reg_reg_i_45__0_5[18]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[18]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_35 
       (.I0(p_reg_reg_i_45__0_0[18]),
        .I1(p_reg_reg_i_45__0_1[18]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[18]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_36 
       (.I0(p_reg_reg_i_46__0_4[18]),
        .I1(p_reg_reg_i_46__0_5[18]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[18]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_37 
       (.I0(p_reg_reg_i_46__0_0[18]),
        .I1(p_reg_reg_i_46__0_1[18]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[18]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_38 
       (.I0(p_reg_reg_i_47__1_4[18]),
        .I1(p_reg_reg_i_47__1_5[18]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[18]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_39 
       (.I0(p_reg_reg_i_47__1_0[18]),
        .I1(p_reg_reg_i_47__1_1[18]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[18]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_40 
       (.I0(p_reg_reg_i_48__0_4[18]),
        .I1(p_reg_reg_i_48__0_5[18]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[18]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_41 
       (.I0(p_reg_reg_i_48__0_0[18]),
        .I1(p_reg_reg_i_48__0_1[18]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[18]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_42 
       (.I0(p_reg_reg_i_49__1_4[18]),
        .I1(p_reg_reg_i_49__1_5[18]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[18]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_43 
       (.I0(p_reg_reg_i_49__1_0[18]),
        .I1(p_reg_reg_i_49__1_1[18]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[18]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_44 
       (.I0(p_reg_reg_i_50__0_4[18]),
        .I1(p_reg_reg_i_50__0_5[18]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[18]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_45 
       (.I0(p_reg_reg_i_50__0_0[18]),
        .I1(p_reg_reg_i_50__0_1[18]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[18]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_46 
       (.I0(p_reg_reg_i_51__1_4[18]),
        .I1(p_reg_reg_i_51__1_5[18]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[18]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_47 
       (.I0(p_reg_reg_i_51__1_0[18]),
        .I1(p_reg_reg_i_51__1_1[18]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[18]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_48 
       (.I0(p_reg_reg_i_52__0_4[18]),
        .I1(p_reg_reg_i_52__0_5[18]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[18]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_49 
       (.I0(p_reg_reg_i_52__0_0[18]),
        .I1(p_reg_reg_i_52__0_1[18]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[18]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[18]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [18]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_1 
       (.I0(p_reg_reg[19]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [19]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [19]),
        .O(\B_V_data_1_payload_B_reg[23] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_11 
       (.I0(p_reg_reg_i_18__1_4[19]),
        .I1(p_reg_reg_i_18__1_5[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_12 
       (.I0(p_reg_reg_i_18__1_0[19]),
        .I1(p_reg_reg_i_18__1_1[19]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[19]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [19]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [19]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [19]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [19]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_25 
       (.I0(p_reg_reg_i_41__1_4[19]),
        .I1(p_reg_reg_i_41__1_5[19]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[19]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_26 
       (.I0(p_reg_reg_i_41__1_0[19]),
        .I1(p_reg_reg_i_41__1_1[19]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[19]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_27 
       (.I0(p_reg_reg_i_42__0_4[19]),
        .I1(p_reg_reg_i_42__0_5[19]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[19]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_28 
       (.I0(p_reg_reg_i_42__0_0[19]),
        .I1(p_reg_reg_i_42__0_1[19]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[19]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_29 
       (.I0(p_reg_reg_i_43__1_4[19]),
        .I1(p_reg_reg_i_43__1_5[19]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[19]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [19]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [19]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [19]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_30 
       (.I0(p_reg_reg_i_43__1_0[19]),
        .I1(p_reg_reg_i_43__1_1[19]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[19]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_31 
       (.I0(p_reg_reg_i_44__0_4[19]),
        .I1(p_reg_reg_i_44__0_5[19]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[19]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_32 
       (.I0(p_reg_reg_i_44__0_0[19]),
        .I1(p_reg_reg_i_44__0_1[19]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[19]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_33 
       (.I0(p_reg_reg_i_45__0_4[19]),
        .I1(p_reg_reg_i_45__0_5[19]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[19]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_34 
       (.I0(p_reg_reg_i_45__0_0[19]),
        .I1(p_reg_reg_i_45__0_1[19]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[19]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_35 
       (.I0(p_reg_reg_i_46__0_4[19]),
        .I1(p_reg_reg_i_46__0_5[19]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[19]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_36 
       (.I0(p_reg_reg_i_46__0_0[19]),
        .I1(p_reg_reg_i_46__0_1[19]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[19]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_37 
       (.I0(p_reg_reg_i_47__1_4[19]),
        .I1(p_reg_reg_i_47__1_5[19]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[19]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_38 
       (.I0(p_reg_reg_i_47__1_0[19]),
        .I1(p_reg_reg_i_47__1_1[19]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[19]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_39 
       (.I0(p_reg_reg_i_48__0_4[19]),
        .I1(p_reg_reg_i_48__0_5[19]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[19]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_40 
       (.I0(p_reg_reg_i_48__0_0[19]),
        .I1(p_reg_reg_i_48__0_1[19]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[19]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_41 
       (.I0(p_reg_reg_i_49__1_4[19]),
        .I1(p_reg_reg_i_49__1_5[19]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[19]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_42 
       (.I0(p_reg_reg_i_49__1_0[19]),
        .I1(p_reg_reg_i_49__1_1[19]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[19]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_43 
       (.I0(p_reg_reg_i_50__0_4[19]),
        .I1(p_reg_reg_i_50__0_5[19]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[19]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_44 
       (.I0(p_reg_reg_i_50__0_0[19]),
        .I1(p_reg_reg_i_50__0_1[19]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[19]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_45 
       (.I0(p_reg_reg_i_51__1_4[19]),
        .I1(p_reg_reg_i_51__1_5[19]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[19]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_46 
       (.I0(p_reg_reg_i_51__1_0[19]),
        .I1(p_reg_reg_i_51__1_1[19]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[19]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_47 
       (.I0(p_reg_reg_i_52__0_4[19]),
        .I1(p_reg_reg_i_52__0_5[19]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[19]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[19]_i_48 
       (.I0(p_reg_reg_i_52__0_0[19]),
        .I1(p_reg_reg_i_52__0_1[19]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[19]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[19]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [19]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_1 
       (.I0(p_reg_reg[20]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [20]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [20]),
        .O(\B_V_data_1_payload_B_reg[23] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_11 
       (.I0(p_reg_reg_i_18__1_4[20]),
        .I1(p_reg_reg_i_18__1_5[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_12 
       (.I0(p_reg_reg_i_18__1_0[20]),
        .I1(p_reg_reg_i_18__1_1[20]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[20]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [20]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [20]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [20]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [20]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_25 
       (.I0(p_reg_reg_i_41__1_4[20]),
        .I1(p_reg_reg_i_41__1_5[20]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[20]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_26 
       (.I0(p_reg_reg_i_41__1_0[20]),
        .I1(p_reg_reg_i_41__1_1[20]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[20]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_27 
       (.I0(p_reg_reg_i_42__0_4[20]),
        .I1(p_reg_reg_i_42__0_5[20]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[20]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_28 
       (.I0(p_reg_reg_i_42__0_0[20]),
        .I1(p_reg_reg_i_42__0_1[20]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[20]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_29 
       (.I0(p_reg_reg_i_43__1_4[20]),
        .I1(p_reg_reg_i_43__1_5[20]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[20]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [20]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [20]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [20]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_30 
       (.I0(p_reg_reg_i_43__1_0[20]),
        .I1(p_reg_reg_i_43__1_1[20]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[20]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_31 
       (.I0(p_reg_reg_i_44__0_4[20]),
        .I1(p_reg_reg_i_44__0_5[20]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[20]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_32 
       (.I0(p_reg_reg_i_44__0_0[20]),
        .I1(p_reg_reg_i_44__0_1[20]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[20]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_33 
       (.I0(p_reg_reg_i_45__0_4[20]),
        .I1(p_reg_reg_i_45__0_5[20]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[20]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_34 
       (.I0(p_reg_reg_i_45__0_0[20]),
        .I1(p_reg_reg_i_45__0_1[20]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[20]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_35 
       (.I0(p_reg_reg_i_46__0_4[20]),
        .I1(p_reg_reg_i_46__0_5[20]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[20]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_36 
       (.I0(p_reg_reg_i_46__0_0[20]),
        .I1(p_reg_reg_i_46__0_1[20]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[20]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_37 
       (.I0(p_reg_reg_i_47__1_4[20]),
        .I1(p_reg_reg_i_47__1_5[20]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[20]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_38 
       (.I0(p_reg_reg_i_47__1_0[20]),
        .I1(p_reg_reg_i_47__1_1[20]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[20]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_39 
       (.I0(p_reg_reg_i_48__0_4[20]),
        .I1(p_reg_reg_i_48__0_5[20]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[20]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_40 
       (.I0(p_reg_reg_i_48__0_0[20]),
        .I1(p_reg_reg_i_48__0_1[20]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[20]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_41 
       (.I0(p_reg_reg_i_49__1_4[20]),
        .I1(p_reg_reg_i_49__1_5[20]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[20]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_42 
       (.I0(p_reg_reg_i_49__1_0[20]),
        .I1(p_reg_reg_i_49__1_1[20]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[20]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_43 
       (.I0(p_reg_reg_i_50__0_4[20]),
        .I1(p_reg_reg_i_50__0_5[20]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[20]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_44 
       (.I0(p_reg_reg_i_50__0_0[20]),
        .I1(p_reg_reg_i_50__0_1[20]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[20]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_45 
       (.I0(p_reg_reg_i_51__1_4[20]),
        .I1(p_reg_reg_i_51__1_5[20]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[20]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_46 
       (.I0(p_reg_reg_i_51__1_0[20]),
        .I1(p_reg_reg_i_51__1_1[20]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[20]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_47 
       (.I0(p_reg_reg_i_52__0_4[20]),
        .I1(p_reg_reg_i_52__0_5[20]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[20]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[20]_i_48 
       (.I0(p_reg_reg_i_52__0_0[20]),
        .I1(p_reg_reg_i_52__0_1[20]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[20]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[20]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [20]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_1 
       (.I0(p_reg_reg[21]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [21]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [21]),
        .O(\B_V_data_1_payload_B_reg[23] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_11 
       (.I0(p_reg_reg_i_18__1_4[21]),
        .I1(p_reg_reg_i_18__1_5[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_12 
       (.I0(p_reg_reg_i_18__1_0[21]),
        .I1(p_reg_reg_i_18__1_1[21]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[21]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [21]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [21]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [21]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [21]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_25 
       (.I0(p_reg_reg_i_41__1_4[21]),
        .I1(p_reg_reg_i_41__1_5[21]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[21]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_26 
       (.I0(p_reg_reg_i_41__1_0[21]),
        .I1(p_reg_reg_i_41__1_1[21]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[21]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_27 
       (.I0(p_reg_reg_i_42__0_4[21]),
        .I1(p_reg_reg_i_42__0_5[21]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[21]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_28 
       (.I0(p_reg_reg_i_42__0_0[21]),
        .I1(p_reg_reg_i_42__0_1[21]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[21]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_29 
       (.I0(p_reg_reg_i_43__1_4[21]),
        .I1(p_reg_reg_i_43__1_5[21]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[21]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [21]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [21]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [21]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_30 
       (.I0(p_reg_reg_i_43__1_0[21]),
        .I1(p_reg_reg_i_43__1_1[21]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[21]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_31 
       (.I0(p_reg_reg_i_44__0_4[21]),
        .I1(p_reg_reg_i_44__0_5[21]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[21]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_32 
       (.I0(p_reg_reg_i_44__0_0[21]),
        .I1(p_reg_reg_i_44__0_1[21]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[21]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_33 
       (.I0(p_reg_reg_i_45__0_4[21]),
        .I1(p_reg_reg_i_45__0_5[21]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[21]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_34 
       (.I0(p_reg_reg_i_45__0_0[21]),
        .I1(p_reg_reg_i_45__0_1[21]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[21]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_35 
       (.I0(p_reg_reg_i_46__0_4[21]),
        .I1(p_reg_reg_i_46__0_5[21]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[21]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_36 
       (.I0(p_reg_reg_i_46__0_0[21]),
        .I1(p_reg_reg_i_46__0_1[21]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[21]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_37 
       (.I0(p_reg_reg_i_47__1_4[21]),
        .I1(p_reg_reg_i_47__1_5[21]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[21]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_38 
       (.I0(p_reg_reg_i_47__1_0[21]),
        .I1(p_reg_reg_i_47__1_1[21]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[21]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_39 
       (.I0(p_reg_reg_i_48__0_4[21]),
        .I1(p_reg_reg_i_48__0_5[21]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[21]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_40 
       (.I0(p_reg_reg_i_48__0_0[21]),
        .I1(p_reg_reg_i_48__0_1[21]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[21]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_41 
       (.I0(p_reg_reg_i_49__1_4[21]),
        .I1(p_reg_reg_i_49__1_5[21]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[21]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_42 
       (.I0(p_reg_reg_i_49__1_0[21]),
        .I1(p_reg_reg_i_49__1_1[21]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[21]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_43 
       (.I0(p_reg_reg_i_50__0_4[21]),
        .I1(p_reg_reg_i_50__0_5[21]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[21]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_44 
       (.I0(p_reg_reg_i_50__0_0[21]),
        .I1(p_reg_reg_i_50__0_1[21]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[21]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_45 
       (.I0(p_reg_reg_i_51__1_4[21]),
        .I1(p_reg_reg_i_51__1_5[21]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[21]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_46 
       (.I0(p_reg_reg_i_51__1_0[21]),
        .I1(p_reg_reg_i_51__1_1[21]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[21]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_47 
       (.I0(p_reg_reg_i_52__0_4[21]),
        .I1(p_reg_reg_i_52__0_5[21]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[21]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[21]_i_48 
       (.I0(p_reg_reg_i_52__0_0[21]),
        .I1(p_reg_reg_i_52__0_1[21]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[21]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[21]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [21]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_1 
       (.I0(p_reg_reg[22]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [22]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [22]),
        .O(\B_V_data_1_payload_B_reg[23] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_11 
       (.I0(p_reg_reg_i_18__1_4[22]),
        .I1(p_reg_reg_i_18__1_5[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_12 
       (.I0(p_reg_reg_i_18__1_0[22]),
        .I1(p_reg_reg_i_18__1_1[22]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[22]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [22]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [22]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [22]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [22]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_25 
       (.I0(p_reg_reg_i_41__1_4[22]),
        .I1(p_reg_reg_i_41__1_5[22]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[22]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_26 
       (.I0(p_reg_reg_i_41__1_0[22]),
        .I1(p_reg_reg_i_41__1_1[22]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[22]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_27 
       (.I0(p_reg_reg_i_42__0_4[22]),
        .I1(p_reg_reg_i_42__0_5[22]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[22]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_28 
       (.I0(p_reg_reg_i_42__0_0[22]),
        .I1(p_reg_reg_i_42__0_1[22]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[22]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_29 
       (.I0(p_reg_reg_i_43__1_4[22]),
        .I1(p_reg_reg_i_43__1_5[22]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[22]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [22]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [22]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [22]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_30 
       (.I0(p_reg_reg_i_43__1_0[22]),
        .I1(p_reg_reg_i_43__1_1[22]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[22]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_31 
       (.I0(p_reg_reg_i_44__0_4[22]),
        .I1(p_reg_reg_i_44__0_5[22]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[22]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_32 
       (.I0(p_reg_reg_i_44__0_0[22]),
        .I1(p_reg_reg_i_44__0_1[22]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[22]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_33 
       (.I0(p_reg_reg_i_45__0_4[22]),
        .I1(p_reg_reg_i_45__0_5[22]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[22]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_34 
       (.I0(p_reg_reg_i_45__0_0[22]),
        .I1(p_reg_reg_i_45__0_1[22]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[22]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_35 
       (.I0(p_reg_reg_i_46__0_4[22]),
        .I1(p_reg_reg_i_46__0_5[22]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[22]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_36 
       (.I0(p_reg_reg_i_46__0_0[22]),
        .I1(p_reg_reg_i_46__0_1[22]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[22]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_37 
       (.I0(p_reg_reg_i_47__1_4[22]),
        .I1(p_reg_reg_i_47__1_5[22]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[22]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_38 
       (.I0(p_reg_reg_i_47__1_0[22]),
        .I1(p_reg_reg_i_47__1_1[22]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[22]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_39 
       (.I0(p_reg_reg_i_48__0_4[22]),
        .I1(p_reg_reg_i_48__0_5[22]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[22]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_40 
       (.I0(p_reg_reg_i_48__0_0[22]),
        .I1(p_reg_reg_i_48__0_1[22]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[22]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_41 
       (.I0(p_reg_reg_i_49__1_4[22]),
        .I1(p_reg_reg_i_49__1_5[22]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[22]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_42 
       (.I0(p_reg_reg_i_49__1_0[22]),
        .I1(p_reg_reg_i_49__1_1[22]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[22]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_43 
       (.I0(p_reg_reg_i_50__0_4[22]),
        .I1(p_reg_reg_i_50__0_5[22]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[22]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_44 
       (.I0(p_reg_reg_i_50__0_0[22]),
        .I1(p_reg_reg_i_50__0_1[22]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[22]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_45 
       (.I0(p_reg_reg_i_51__1_4[22]),
        .I1(p_reg_reg_i_51__1_5[22]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[22]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_46 
       (.I0(p_reg_reg_i_51__1_0[22]),
        .I1(p_reg_reg_i_51__1_1[22]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[22]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_47 
       (.I0(p_reg_reg_i_52__0_4[22]),
        .I1(p_reg_reg_i_52__0_5[22]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[22]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[22]_i_48 
       (.I0(p_reg_reg_i_52__0_0[22]),
        .I1(p_reg_reg_i_52__0_1[22]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[22]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[22]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [22]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_1 
       (.I0(p_reg_reg[23]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [23]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [23]),
        .O(\B_V_data_1_payload_B_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_10 
       (.I0(\sf_fu_934_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_12 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_15 
       (.I0(p_reg_reg_i_18__1_4[23]),
        .I1(p_reg_reg_i_18__1_5[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_16 
       (.I0(p_reg_reg_i_18__1_0[23]),
        .I1(p_reg_reg_i_18__1_1[23]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[23]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [23]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [23]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [23]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [23]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_29 
       (.I0(p_reg_reg_i_41__1_4[23]),
        .I1(p_reg_reg_i_41__1_5[23]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[23]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_30 
       (.I0(p_reg_reg_i_41__1_0[23]),
        .I1(p_reg_reg_i_41__1_1[23]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[23]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_31 
       (.I0(p_reg_reg_i_42__0_4[23]),
        .I1(p_reg_reg_i_42__0_5[23]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[23]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_32 
       (.I0(p_reg_reg_i_42__0_0[23]),
        .I1(p_reg_reg_i_42__0_1[23]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[23]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_33 
       (.I0(p_reg_reg_i_43__1_4[23]),
        .I1(p_reg_reg_i_43__1_5[23]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[23]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_34 
       (.I0(p_reg_reg_i_43__1_0[23]),
        .I1(p_reg_reg_i_43__1_1[23]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[23]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_35 
       (.I0(p_reg_reg_i_44__0_4[23]),
        .I1(p_reg_reg_i_44__0_5[23]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[23]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_36 
       (.I0(p_reg_reg_i_44__0_0[23]),
        .I1(p_reg_reg_i_44__0_1[23]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[23]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_37 
       (.I0(p_reg_reg_i_45__0_4[23]),
        .I1(p_reg_reg_i_45__0_5[23]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[23]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_38 
       (.I0(p_reg_reg_i_45__0_0[23]),
        .I1(p_reg_reg_i_45__0_1[23]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[23]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_39 
       (.I0(p_reg_reg_i_46__0_4[23]),
        .I1(p_reg_reg_i_46__0_5[23]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[23]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [23]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [23]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [23]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_40 
       (.I0(p_reg_reg_i_46__0_0[23]),
        .I1(p_reg_reg_i_46__0_1[23]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[23]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_41 
       (.I0(p_reg_reg_i_47__1_4[23]),
        .I1(p_reg_reg_i_47__1_5[23]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[23]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_42 
       (.I0(p_reg_reg_i_47__1_0[23]),
        .I1(p_reg_reg_i_47__1_1[23]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[23]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_43 
       (.I0(p_reg_reg_i_48__0_4[23]),
        .I1(p_reg_reg_i_48__0_5[23]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[23]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_44 
       (.I0(p_reg_reg_i_48__0_0[23]),
        .I1(p_reg_reg_i_48__0_1[23]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[23]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_45 
       (.I0(p_reg_reg_i_49__1_4[23]),
        .I1(p_reg_reg_i_49__1_5[23]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[23]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_46 
       (.I0(p_reg_reg_i_49__1_0[23]),
        .I1(p_reg_reg_i_49__1_1[23]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[23]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_47 
       (.I0(p_reg_reg_i_50__0_4[23]),
        .I1(p_reg_reg_i_50__0_5[23]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[23]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_48 
       (.I0(p_reg_reg_i_50__0_0[23]),
        .I1(p_reg_reg_i_50__0_1[23]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[23]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_49 
       (.I0(p_reg_reg_i_51__1_4[23]),
        .I1(p_reg_reg_i_51__1_5[23]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[23]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_50 
       (.I0(p_reg_reg_i_51__1_0[23]),
        .I1(p_reg_reg_i_51__1_1[23]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[23]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_51 
       (.I0(p_reg_reg_i_52__0_4[23]),
        .I1(p_reg_reg_i_52__0_5[23]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[23]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_52 
       (.I0(p_reg_reg_i_52__0_0[23]),
        .I1(p_reg_reg_i_52__0_1[23]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[23]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[23]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [23]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_1 
       (.I0(p_reg_reg[3]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [3]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [3]),
        .O(\B_V_data_1_payload_B_reg[23] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_11 
       (.I0(p_reg_reg_i_18__1_4[3]),
        .I1(p_reg_reg_i_18__1_5[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_12 
       (.I0(p_reg_reg_i_18__1_0[3]),
        .I1(p_reg_reg_i_18__1_1[3]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [3]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [3]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [3]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [3]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_25 
       (.I0(p_reg_reg_i_41__1_4[3]),
        .I1(p_reg_reg_i_41__1_5[3]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[3]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_26 
       (.I0(p_reg_reg_i_41__1_0[3]),
        .I1(p_reg_reg_i_41__1_1[3]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[3]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_27 
       (.I0(p_reg_reg_i_42__0_4[3]),
        .I1(p_reg_reg_i_42__0_5[3]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[3]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_28 
       (.I0(p_reg_reg_i_42__0_0[3]),
        .I1(p_reg_reg_i_42__0_1[3]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[3]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_29 
       (.I0(p_reg_reg_i_43__1_4[3]),
        .I1(p_reg_reg_i_43__1_5[3]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[3]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [3]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [3]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [3]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_30 
       (.I0(p_reg_reg_i_43__1_0[3]),
        .I1(p_reg_reg_i_43__1_1[3]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[3]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_31 
       (.I0(p_reg_reg_i_44__0_4[3]),
        .I1(p_reg_reg_i_44__0_5[3]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[3]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_32 
       (.I0(p_reg_reg_i_44__0_0[3]),
        .I1(p_reg_reg_i_44__0_1[3]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[3]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_33 
       (.I0(p_reg_reg_i_45__0_4[3]),
        .I1(p_reg_reg_i_45__0_5[3]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[3]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_34 
       (.I0(p_reg_reg_i_45__0_0[3]),
        .I1(p_reg_reg_i_45__0_1[3]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[3]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_35 
       (.I0(p_reg_reg_i_46__0_4[3]),
        .I1(p_reg_reg_i_46__0_5[3]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[3]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_36 
       (.I0(p_reg_reg_i_46__0_0[3]),
        .I1(p_reg_reg_i_46__0_1[3]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[3]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_37 
       (.I0(p_reg_reg_i_47__1_4[3]),
        .I1(p_reg_reg_i_47__1_5[3]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[3]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_38 
       (.I0(p_reg_reg_i_47__1_0[3]),
        .I1(p_reg_reg_i_47__1_1[3]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[3]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_39 
       (.I0(p_reg_reg_i_48__0_4[3]),
        .I1(p_reg_reg_i_48__0_5[3]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[3]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_40 
       (.I0(p_reg_reg_i_48__0_0[3]),
        .I1(p_reg_reg_i_48__0_1[3]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[3]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_41 
       (.I0(p_reg_reg_i_49__1_4[3]),
        .I1(p_reg_reg_i_49__1_5[3]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_42 
       (.I0(p_reg_reg_i_49__1_0[3]),
        .I1(p_reg_reg_i_49__1_1[3]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_43 
       (.I0(p_reg_reg_i_50__0_4[3]),
        .I1(p_reg_reg_i_50__0_5[3]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_44 
       (.I0(p_reg_reg_i_50__0_0[3]),
        .I1(p_reg_reg_i_50__0_1[3]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[3]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_45 
       (.I0(p_reg_reg_i_51__1_4[3]),
        .I1(p_reg_reg_i_51__1_5[3]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[3]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_46 
       (.I0(p_reg_reg_i_51__1_0[3]),
        .I1(p_reg_reg_i_51__1_1[3]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[3]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_47 
       (.I0(p_reg_reg_i_52__0_4[3]),
        .I1(p_reg_reg_i_52__0_5[3]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[3]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[3]_i_48 
       (.I0(p_reg_reg_i_52__0_0[3]),
        .I1(p_reg_reg_i_52__0_1[3]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[3]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[3]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [3]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_1 
       (.I0(p_reg_reg[4]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [4]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [4]),
        .O(\B_V_data_1_payload_B_reg[23] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_11 
       (.I0(p_reg_reg_i_18__1_4[4]),
        .I1(p_reg_reg_i_18__1_5[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_12 
       (.I0(p_reg_reg_i_18__1_0[4]),
        .I1(p_reg_reg_i_18__1_1[4]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [4]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [4]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [4]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [4]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_25 
       (.I0(p_reg_reg_i_41__1_4[4]),
        .I1(p_reg_reg_i_41__1_5[4]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[4]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_26 
       (.I0(p_reg_reg_i_41__1_0[4]),
        .I1(p_reg_reg_i_41__1_1[4]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[4]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_27 
       (.I0(p_reg_reg_i_42__0_4[4]),
        .I1(p_reg_reg_i_42__0_5[4]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[4]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_28 
       (.I0(p_reg_reg_i_42__0_0[4]),
        .I1(p_reg_reg_i_42__0_1[4]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[4]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_29 
       (.I0(p_reg_reg_i_43__1_4[4]),
        .I1(p_reg_reg_i_43__1_5[4]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[4]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [4]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [4]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [4]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_30 
       (.I0(p_reg_reg_i_43__1_0[4]),
        .I1(p_reg_reg_i_43__1_1[4]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[4]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_31 
       (.I0(p_reg_reg_i_44__0_4[4]),
        .I1(p_reg_reg_i_44__0_5[4]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[4]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_32 
       (.I0(p_reg_reg_i_44__0_0[4]),
        .I1(p_reg_reg_i_44__0_1[4]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[4]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_33 
       (.I0(p_reg_reg_i_45__0_4[4]),
        .I1(p_reg_reg_i_45__0_5[4]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[4]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_34 
       (.I0(p_reg_reg_i_45__0_0[4]),
        .I1(p_reg_reg_i_45__0_1[4]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[4]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_35 
       (.I0(p_reg_reg_i_46__0_4[4]),
        .I1(p_reg_reg_i_46__0_5[4]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[4]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_36 
       (.I0(p_reg_reg_i_46__0_0[4]),
        .I1(p_reg_reg_i_46__0_1[4]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[4]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_37 
       (.I0(p_reg_reg_i_47__1_4[4]),
        .I1(p_reg_reg_i_47__1_5[4]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[4]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_38 
       (.I0(p_reg_reg_i_47__1_0[4]),
        .I1(p_reg_reg_i_47__1_1[4]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[4]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_39 
       (.I0(p_reg_reg_i_48__0_4[4]),
        .I1(p_reg_reg_i_48__0_5[4]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[4]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_40 
       (.I0(p_reg_reg_i_48__0_0[4]),
        .I1(p_reg_reg_i_48__0_1[4]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[4]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_41 
       (.I0(p_reg_reg_i_49__1_4[4]),
        .I1(p_reg_reg_i_49__1_5[4]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_42 
       (.I0(p_reg_reg_i_49__1_0[4]),
        .I1(p_reg_reg_i_49__1_1[4]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_43 
       (.I0(p_reg_reg_i_50__0_4[4]),
        .I1(p_reg_reg_i_50__0_5[4]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_44 
       (.I0(p_reg_reg_i_50__0_0[4]),
        .I1(p_reg_reg_i_50__0_1[4]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[4]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_45 
       (.I0(p_reg_reg_i_51__1_4[4]),
        .I1(p_reg_reg_i_51__1_5[4]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[4]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_46 
       (.I0(p_reg_reg_i_51__1_0[4]),
        .I1(p_reg_reg_i_51__1_1[4]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[4]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_47 
       (.I0(p_reg_reg_i_52__0_4[4]),
        .I1(p_reg_reg_i_52__0_5[4]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[4]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[4]_i_48 
       (.I0(p_reg_reg_i_52__0_0[4]),
        .I1(p_reg_reg_i_52__0_1[4]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[4]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[4]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [4]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_1 
       (.I0(p_reg_reg[5]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [5]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [5]),
        .O(\B_V_data_1_payload_B_reg[23] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_11 
       (.I0(p_reg_reg_i_18__1_4[5]),
        .I1(p_reg_reg_i_18__1_5[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_12 
       (.I0(p_reg_reg_i_18__1_0[5]),
        .I1(p_reg_reg_i_18__1_1[5]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [5]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [5]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [5]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [5]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_25 
       (.I0(p_reg_reg_i_41__1_4[5]),
        .I1(p_reg_reg_i_41__1_5[5]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[5]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_26 
       (.I0(p_reg_reg_i_41__1_0[5]),
        .I1(p_reg_reg_i_41__1_1[5]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[5]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_27 
       (.I0(p_reg_reg_i_42__0_4[5]),
        .I1(p_reg_reg_i_42__0_5[5]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[5]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_28 
       (.I0(p_reg_reg_i_42__0_0[5]),
        .I1(p_reg_reg_i_42__0_1[5]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[5]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_29 
       (.I0(p_reg_reg_i_43__1_4[5]),
        .I1(p_reg_reg_i_43__1_5[5]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[5]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [5]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [5]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [5]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_30 
       (.I0(p_reg_reg_i_43__1_0[5]),
        .I1(p_reg_reg_i_43__1_1[5]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[5]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_31 
       (.I0(p_reg_reg_i_44__0_4[5]),
        .I1(p_reg_reg_i_44__0_5[5]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[5]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_32 
       (.I0(p_reg_reg_i_44__0_0[5]),
        .I1(p_reg_reg_i_44__0_1[5]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[5]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_33 
       (.I0(p_reg_reg_i_45__0_4[5]),
        .I1(p_reg_reg_i_45__0_5[5]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[5]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_34 
       (.I0(p_reg_reg_i_45__0_0[5]),
        .I1(p_reg_reg_i_45__0_1[5]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[5]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_35 
       (.I0(p_reg_reg_i_46__0_4[5]),
        .I1(p_reg_reg_i_46__0_5[5]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[5]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_36 
       (.I0(p_reg_reg_i_46__0_0[5]),
        .I1(p_reg_reg_i_46__0_1[5]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[5]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_37 
       (.I0(p_reg_reg_i_47__1_4[5]),
        .I1(p_reg_reg_i_47__1_5[5]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[5]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_38 
       (.I0(p_reg_reg_i_47__1_0[5]),
        .I1(p_reg_reg_i_47__1_1[5]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[5]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_39 
       (.I0(p_reg_reg_i_48__0_4[5]),
        .I1(p_reg_reg_i_48__0_5[5]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[5]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_40 
       (.I0(p_reg_reg_i_48__0_0[5]),
        .I1(p_reg_reg_i_48__0_1[5]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[5]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_41 
       (.I0(p_reg_reg_i_49__1_4[5]),
        .I1(p_reg_reg_i_49__1_5[5]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_42 
       (.I0(p_reg_reg_i_49__1_0[5]),
        .I1(p_reg_reg_i_49__1_1[5]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_43 
       (.I0(p_reg_reg_i_50__0_4[5]),
        .I1(p_reg_reg_i_50__0_5[5]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_44 
       (.I0(p_reg_reg_i_50__0_0[5]),
        .I1(p_reg_reg_i_50__0_1[5]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[5]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_45 
       (.I0(p_reg_reg_i_51__1_4[5]),
        .I1(p_reg_reg_i_51__1_5[5]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[5]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_46 
       (.I0(p_reg_reg_i_51__1_0[5]),
        .I1(p_reg_reg_i_51__1_1[5]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[5]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_47 
       (.I0(p_reg_reg_i_52__0_4[5]),
        .I1(p_reg_reg_i_52__0_5[5]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[5]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[5]_i_48 
       (.I0(p_reg_reg_i_52__0_0[5]),
        .I1(p_reg_reg_i_52__0_1[5]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[5]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[5]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [5]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_1 
       (.I0(p_reg_reg[6]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [6]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [6]),
        .O(\B_V_data_1_payload_B_reg[23] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_11 
       (.I0(p_reg_reg_i_18__1_4[6]),
        .I1(p_reg_reg_i_18__1_5[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_12 
       (.I0(p_reg_reg_i_18__1_0[6]),
        .I1(p_reg_reg_i_18__1_1[6]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [6]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [6]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [6]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [6]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_25 
       (.I0(p_reg_reg_i_41__1_4[6]),
        .I1(p_reg_reg_i_41__1_5[6]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[6]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_26 
       (.I0(p_reg_reg_i_41__1_0[6]),
        .I1(p_reg_reg_i_41__1_1[6]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[6]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_27 
       (.I0(p_reg_reg_i_42__0_4[6]),
        .I1(p_reg_reg_i_42__0_5[6]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[6]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_28 
       (.I0(p_reg_reg_i_42__0_0[6]),
        .I1(p_reg_reg_i_42__0_1[6]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[6]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_29 
       (.I0(p_reg_reg_i_43__1_4[6]),
        .I1(p_reg_reg_i_43__1_5[6]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[6]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [6]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [6]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [6]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_30 
       (.I0(p_reg_reg_i_43__1_0[6]),
        .I1(p_reg_reg_i_43__1_1[6]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[6]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_31 
       (.I0(p_reg_reg_i_44__0_4[6]),
        .I1(p_reg_reg_i_44__0_5[6]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[6]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_32 
       (.I0(p_reg_reg_i_44__0_0[6]),
        .I1(p_reg_reg_i_44__0_1[6]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[6]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_33 
       (.I0(p_reg_reg_i_45__0_4[6]),
        .I1(p_reg_reg_i_45__0_5[6]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[6]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_34 
       (.I0(p_reg_reg_i_45__0_0[6]),
        .I1(p_reg_reg_i_45__0_1[6]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[6]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_35 
       (.I0(p_reg_reg_i_46__0_4[6]),
        .I1(p_reg_reg_i_46__0_5[6]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[6]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_36 
       (.I0(p_reg_reg_i_46__0_0[6]),
        .I1(p_reg_reg_i_46__0_1[6]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[6]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_37 
       (.I0(p_reg_reg_i_47__1_4[6]),
        .I1(p_reg_reg_i_47__1_5[6]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[6]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_38 
       (.I0(p_reg_reg_i_47__1_0[6]),
        .I1(p_reg_reg_i_47__1_1[6]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[6]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_39 
       (.I0(p_reg_reg_i_48__0_4[6]),
        .I1(p_reg_reg_i_48__0_5[6]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[6]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_40 
       (.I0(p_reg_reg_i_48__0_0[6]),
        .I1(p_reg_reg_i_48__0_1[6]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[6]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_41 
       (.I0(p_reg_reg_i_49__1_4[6]),
        .I1(p_reg_reg_i_49__1_5[6]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_42 
       (.I0(p_reg_reg_i_49__1_0[6]),
        .I1(p_reg_reg_i_49__1_1[6]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_43 
       (.I0(p_reg_reg_i_50__0_4[6]),
        .I1(p_reg_reg_i_50__0_5[6]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_44 
       (.I0(p_reg_reg_i_50__0_0[6]),
        .I1(p_reg_reg_i_50__0_1[6]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[6]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_45 
       (.I0(p_reg_reg_i_51__1_4[6]),
        .I1(p_reg_reg_i_51__1_5[6]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[6]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_46 
       (.I0(p_reg_reg_i_51__1_0[6]),
        .I1(p_reg_reg_i_51__1_1[6]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[6]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_47 
       (.I0(p_reg_reg_i_52__0_4[6]),
        .I1(p_reg_reg_i_52__0_5[6]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[6]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[6]_i_48 
       (.I0(p_reg_reg_i_52__0_0[6]),
        .I1(p_reg_reg_i_52__0_1[6]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[6]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[6]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [6]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_1 
       (.I0(p_reg_reg[7]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [7]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [7]),
        .O(\B_V_data_1_payload_B_reg[23] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_11 
       (.I0(p_reg_reg_i_18__1_4[7]),
        .I1(p_reg_reg_i_18__1_5[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_12 
       (.I0(p_reg_reg_i_18__1_0[7]),
        .I1(p_reg_reg_i_18__1_1[7]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [7]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [7]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [7]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [7]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_25 
       (.I0(p_reg_reg_i_41__1_4[7]),
        .I1(p_reg_reg_i_41__1_5[7]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[7]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_26 
       (.I0(p_reg_reg_i_41__1_0[7]),
        .I1(p_reg_reg_i_41__1_1[7]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[7]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_27 
       (.I0(p_reg_reg_i_42__0_4[7]),
        .I1(p_reg_reg_i_42__0_5[7]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[7]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_28 
       (.I0(p_reg_reg_i_42__0_0[7]),
        .I1(p_reg_reg_i_42__0_1[7]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[7]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_29 
       (.I0(p_reg_reg_i_43__1_4[7]),
        .I1(p_reg_reg_i_43__1_5[7]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[7]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [7]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [7]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [7]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_30 
       (.I0(p_reg_reg_i_43__1_0[7]),
        .I1(p_reg_reg_i_43__1_1[7]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[7]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_31 
       (.I0(p_reg_reg_i_44__0_4[7]),
        .I1(p_reg_reg_i_44__0_5[7]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[7]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_32 
       (.I0(p_reg_reg_i_44__0_0[7]),
        .I1(p_reg_reg_i_44__0_1[7]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[7]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_33 
       (.I0(p_reg_reg_i_45__0_4[7]),
        .I1(p_reg_reg_i_45__0_5[7]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[7]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_34 
       (.I0(p_reg_reg_i_45__0_0[7]),
        .I1(p_reg_reg_i_45__0_1[7]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[7]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_35 
       (.I0(p_reg_reg_i_46__0_4[7]),
        .I1(p_reg_reg_i_46__0_5[7]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[7]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_36 
       (.I0(p_reg_reg_i_46__0_0[7]),
        .I1(p_reg_reg_i_46__0_1[7]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[7]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_37 
       (.I0(p_reg_reg_i_47__1_4[7]),
        .I1(p_reg_reg_i_47__1_5[7]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[7]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_38 
       (.I0(p_reg_reg_i_47__1_0[7]),
        .I1(p_reg_reg_i_47__1_1[7]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[7]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_39 
       (.I0(p_reg_reg_i_48__0_4[7]),
        .I1(p_reg_reg_i_48__0_5[7]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[7]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_40 
       (.I0(p_reg_reg_i_48__0_0[7]),
        .I1(p_reg_reg_i_48__0_1[7]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[7]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_41 
       (.I0(p_reg_reg_i_49__1_4[7]),
        .I1(p_reg_reg_i_49__1_5[7]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_42 
       (.I0(p_reg_reg_i_49__1_0[7]),
        .I1(p_reg_reg_i_49__1_1[7]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_43 
       (.I0(p_reg_reg_i_50__0_4[7]),
        .I1(p_reg_reg_i_50__0_5[7]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_44 
       (.I0(p_reg_reg_i_50__0_0[7]),
        .I1(p_reg_reg_i_50__0_1[7]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[7]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_45 
       (.I0(p_reg_reg_i_51__1_4[7]),
        .I1(p_reg_reg_i_51__1_5[7]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[7]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_46 
       (.I0(p_reg_reg_i_51__1_0[7]),
        .I1(p_reg_reg_i_51__1_1[7]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[7]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_47 
       (.I0(p_reg_reg_i_52__0_4[7]),
        .I1(p_reg_reg_i_52__0_5[7]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[7]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[7]_i_48 
       (.I0(p_reg_reg_i_52__0_0[7]),
        .I1(p_reg_reg_i_52__0_1[7]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[7]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[7]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [7]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_1 
       (.I0(p_reg_reg[8]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [8]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [8]),
        .O(\B_V_data_1_payload_B_reg[23] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_11 
       (.I0(p_reg_reg_i_18__1_4[8]),
        .I1(p_reg_reg_i_18__1_5[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_12 
       (.I0(p_reg_reg_i_18__1_0[8]),
        .I1(p_reg_reg_i_18__1_1[8]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [8]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [8]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [8]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [8]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_25 
       (.I0(p_reg_reg_i_41__1_4[8]),
        .I1(p_reg_reg_i_41__1_5[8]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[8]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_26 
       (.I0(p_reg_reg_i_41__1_0[8]),
        .I1(p_reg_reg_i_41__1_1[8]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[8]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_27 
       (.I0(p_reg_reg_i_42__0_4[8]),
        .I1(p_reg_reg_i_42__0_5[8]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[8]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_28 
       (.I0(p_reg_reg_i_42__0_0[8]),
        .I1(p_reg_reg_i_42__0_1[8]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[8]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_29 
       (.I0(p_reg_reg_i_43__1_4[8]),
        .I1(p_reg_reg_i_43__1_5[8]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[8]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [8]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [8]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [8]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_30 
       (.I0(p_reg_reg_i_43__1_0[8]),
        .I1(p_reg_reg_i_43__1_1[8]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[8]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_31 
       (.I0(p_reg_reg_i_44__0_4[8]),
        .I1(p_reg_reg_i_44__0_5[8]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[8]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_32 
       (.I0(p_reg_reg_i_44__0_0[8]),
        .I1(p_reg_reg_i_44__0_1[8]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[8]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_33 
       (.I0(p_reg_reg_i_45__0_4[8]),
        .I1(p_reg_reg_i_45__0_5[8]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[8]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_34 
       (.I0(p_reg_reg_i_45__0_0[8]),
        .I1(p_reg_reg_i_45__0_1[8]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[8]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_35 
       (.I0(p_reg_reg_i_46__0_4[8]),
        .I1(p_reg_reg_i_46__0_5[8]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[8]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_36 
       (.I0(p_reg_reg_i_46__0_0[8]),
        .I1(p_reg_reg_i_46__0_1[8]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[8]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_37 
       (.I0(p_reg_reg_i_47__1_4[8]),
        .I1(p_reg_reg_i_47__1_5[8]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[8]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_38 
       (.I0(p_reg_reg_i_47__1_0[8]),
        .I1(p_reg_reg_i_47__1_1[8]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[8]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_39 
       (.I0(p_reg_reg_i_48__0_4[8]),
        .I1(p_reg_reg_i_48__0_5[8]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[8]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_40 
       (.I0(p_reg_reg_i_48__0_0[8]),
        .I1(p_reg_reg_i_48__0_1[8]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[8]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_41 
       (.I0(p_reg_reg_i_49__1_4[8]),
        .I1(p_reg_reg_i_49__1_5[8]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_42 
       (.I0(p_reg_reg_i_49__1_0[8]),
        .I1(p_reg_reg_i_49__1_1[8]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_43 
       (.I0(p_reg_reg_i_50__0_4[8]),
        .I1(p_reg_reg_i_50__0_5[8]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_44 
       (.I0(p_reg_reg_i_50__0_0[8]),
        .I1(p_reg_reg_i_50__0_1[8]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[8]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_45 
       (.I0(p_reg_reg_i_51__1_4[8]),
        .I1(p_reg_reg_i_51__1_5[8]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[8]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_46 
       (.I0(p_reg_reg_i_51__1_0[8]),
        .I1(p_reg_reg_i_51__1_1[8]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[8]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_47 
       (.I0(p_reg_reg_i_52__0_4[8]),
        .I1(p_reg_reg_i_52__0_5[8]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[8]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[8]_i_48 
       (.I0(p_reg_reg_i_52__0_0[8]),
        .I1(p_reg_reg_i_52__0_1[8]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[8]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[8]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [8]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_1 
       (.I0(p_reg_reg[9]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\mux_1047_27_1_1_U1/mux_6_1 [9]),
        .I3(ap_sig_allocacmp_sf_1[6]),
        .I4(\mux_1047_27_1_1_U1/mux_6_0 [9]),
        .O(\B_V_data_1_payload_B_reg[23] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_11 
       (.I0(p_reg_reg_i_18__1_4[9]),
        .I1(p_reg_reg_i_18__1_5[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_12 
       (.I0(p_reg_reg_i_18__1_0[9]),
        .I1(p_reg_reg_i_18__1_1[9]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [9]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_2 
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [9]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [9]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [9]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_25 
       (.I0(p_reg_reg_i_41__1_4[9]),
        .I1(p_reg_reg_i_41__1_5[9]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[9]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_26 
       (.I0(p_reg_reg_i_41__1_0[9]),
        .I1(p_reg_reg_i_41__1_1[9]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[9]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_27 
       (.I0(p_reg_reg_i_42__0_4[9]),
        .I1(p_reg_reg_i_42__0_5[9]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[9]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_28 
       (.I0(p_reg_reg_i_42__0_0[9]),
        .I1(p_reg_reg_i_42__0_1[9]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[9]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_29 
       (.I0(p_reg_reg_i_43__1_4[9]),
        .I1(p_reg_reg_i_43__1_5[9]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[9]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_3 
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [9]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [9]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [9]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_30 
       (.I0(p_reg_reg_i_43__1_0[9]),
        .I1(p_reg_reg_i_43__1_1[9]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[9]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_31 
       (.I0(p_reg_reg_i_44__0_4[9]),
        .I1(p_reg_reg_i_44__0_5[9]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[9]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_32 
       (.I0(p_reg_reg_i_44__0_0[9]),
        .I1(p_reg_reg_i_44__0_1[9]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[9]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_33 
       (.I0(p_reg_reg_i_45__0_4[9]),
        .I1(p_reg_reg_i_45__0_5[9]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[9]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_34 
       (.I0(p_reg_reg_i_45__0_0[9]),
        .I1(p_reg_reg_i_45__0_1[9]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[9]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_35 
       (.I0(p_reg_reg_i_46__0_4[9]),
        .I1(p_reg_reg_i_46__0_5[9]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[9]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_36 
       (.I0(p_reg_reg_i_46__0_0[9]),
        .I1(p_reg_reg_i_46__0_1[9]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[9]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_37 
       (.I0(p_reg_reg_i_47__1_4[9]),
        .I1(p_reg_reg_i_47__1_5[9]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[9]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_38 
       (.I0(p_reg_reg_i_47__1_0[9]),
        .I1(p_reg_reg_i_47__1_1[9]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[9]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_39 
       (.I0(p_reg_reg_i_48__0_4[9]),
        .I1(p_reg_reg_i_48__0_5[9]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[9]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_40 
       (.I0(p_reg_reg_i_48__0_0[9]),
        .I1(p_reg_reg_i_48__0_1[9]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[9]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_41 
       (.I0(p_reg_reg_i_49__1_4[9]),
        .I1(p_reg_reg_i_49__1_5[9]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[9]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_42 
       (.I0(p_reg_reg_i_49__1_0[9]),
        .I1(p_reg_reg_i_49__1_1[9]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[9]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_43 
       (.I0(p_reg_reg_i_50__0_4[9]),
        .I1(p_reg_reg_i_50__0_5[9]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_44 
       (.I0(p_reg_reg_i_50__0_0[9]),
        .I1(p_reg_reg_i_50__0_1[9]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[9]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_45 
       (.I0(p_reg_reg_i_51__1_4[9]),
        .I1(p_reg_reg_i_51__1_5[9]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[9]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_46 
       (.I0(p_reg_reg_i_51__1_0[9]),
        .I1(p_reg_reg_i_51__1_1[9]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[9]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_47 
       (.I0(p_reg_reg_i_52__0_4[9]),
        .I1(p_reg_reg_i_52__0_5[9]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[9]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_inElem_1_reg_2616[9]_i_48 
       (.I0(p_reg_reg_i_52__0_0[9]),
        .I1(p_reg_reg_i_52__0_1[9]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[9]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[9]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [9]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_25 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [10]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [10]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [10]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[10]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [10]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [10]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [10]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [11]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [11]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [11]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[11]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [11]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [11]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [11]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [15]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [15]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [15]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[15]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [15]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [15]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [15]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [16]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [16]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [16]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[16]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [16]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [16]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [16]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [17]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [17]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [17]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[17]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [17]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [17]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [17]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_25 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [18]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [18]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [18]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[18]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [18]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [18]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [18]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [19]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [19]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [19]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[19]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [19]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [19]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [19]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [20]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [20]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [20]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[20]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [20]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [20]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [20]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [21]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [21]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [21]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[21]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [21]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [21]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [21]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [22]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [22]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [22]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[22]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [22]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [22]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [22]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_11 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_25 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_26 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_27 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_28 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [23]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [23]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [23]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[23]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [23]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [23]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [23]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [3]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [3]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [3]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [3]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[3]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [3]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [3]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [3]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [4]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [4]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [4]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[4]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [4]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [4]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [4]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [5]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [5]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [5]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[5]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [5]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [5]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [5]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [6]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [6]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [6]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[6]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [6]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [6]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [6]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [7]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [7]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [7]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[7]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [7]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [7]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [7]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [8]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [8]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [8]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[8]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [8]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [8]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [8]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_10 
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_13 
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_14 
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_15 
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_16 
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_17 
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_18 
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_19 
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_20 
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_21 
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_22 
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_23 
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_24 
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [9]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF7 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_4 
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [9]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [9]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[10]_i_11_n_3 ));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_5 
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_6 
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_7 
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_8 
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_inElem_1_reg_2616_reg[9]_i_9 
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [9]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [9]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [9]),
        .S(ap_sig_allocacmp_sf_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_fu_2855_p2),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \i_fu_938[0]_i_1 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(ap_loop_init_int),
        .I2(\i_fu_938_reg[0]_0 ),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[12]_i_2 
       (.I0(\i_fu_938_reg[12]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[12]_i_3 
       (.I0(\i_fu_938_reg[12]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[12]_i_4 
       (.I0(\i_fu_938_reg[12]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[12]_i_5 
       (.I0(\i_fu_938_reg[12] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[16]_i_2 
       (.I0(\i_fu_938_reg[16]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[16]_i_3 
       (.I0(\i_fu_938_reg[16]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[16]_i_4 
       (.I0(\i_fu_938_reg[16] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[16]_i_5 
       (.I0(\i_fu_938_reg[16]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_938[18]_i_1 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .O(\i_fu_938_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBBB)) 
    \i_fu_938[18]_i_11 
       (.I0(\i_fu_938_reg[4]_0 ),
        .I1(\i_fu_938_reg[12]_2 ),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_fu_938_reg[8]_1 ),
        .I5(\i_fu_938[18]_i_18_n_3 ),
        .O(\i_fu_938[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_12 
       (.I0(\nf_1_fu_1410_reg[31]_0 [3]),
        .I1(\nf_1_fu_1410_reg[31]_0 [2]),
        .I2(\nf_1_fu_1410_reg[31]_0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [26]),
        .O(\i_fu_938[18]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_13 
       (.I0(\nf_1_fu_1410_reg[31]_0 [11]),
        .I1(\nf_1_fu_1410_reg[31]_0 [9]),
        .I2(\nf_1_fu_1410_reg[31]_0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [19]),
        .O(\i_fu_938[18]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_14 
       (.I0(\nf_1_fu_1410_reg[31]_0 [10]),
        .I1(\nf_1_fu_1410_reg[31]_0 [8]),
        .I2(\nf_1_fu_1410_reg[31]_0 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [15]),
        .O(\i_fu_938[18]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_15 
       (.I0(\nf_1_fu_1410_reg[31]_0 [1]),
        .I1(\nf_1_fu_1410_reg[31]_0 [0]),
        .I2(\nf_1_fu_1410_reg[31]_0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [25]),
        .O(\i_fu_938[18]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \i_fu_938[18]_i_16 
       (.I0(\nf_1_fu_1410_reg[31]_0 [21]),
        .I1(\i_fu_938[18]_i_9_n_3 ),
        .I2(\nf_1_fu_1410_reg[31]_0 [23]),
        .I3(\nf_1_fu_1410_reg[31]_0 [14]),
        .I4(\nf_1_fu_1410_reg[31]_0 [16]),
        .I5(\i_fu_938[18]_i_19_n_3 ),
        .O(\i_fu_938[18]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \i_fu_938[18]_i_17 
       (.I0(\nf_1_fu_1410_reg[31]_0 [27]),
        .I1(\i_fu_938[18]_i_9_n_3 ),
        .I2(\nf_1_fu_1410_reg[31]_0 [29]),
        .I3(\nf_1_fu_1410_reg[31]_0 [4]),
        .I4(\nf_1_fu_1410_reg[31]_0 [5]),
        .I5(\i_fu_938[18]_i_20_n_3 ),
        .O(\i_fu_938[18]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFFFFFF)) 
    \i_fu_938[18]_i_18 
       (.I0(\i_fu_938_reg[4]_1 ),
        .I1(\i_fu_938_reg[16]_1 ),
        .I2(\i_fu_938_reg[16]_2 ),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\i_fu_938_reg[8]_2 ),
        .O(\i_fu_938[18]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_19 
       (.I0(\nf_1_fu_1410_reg[31]_0 [6]),
        .I1(\nf_1_fu_1410_reg[31]_0 [7]),
        .I2(\nf_1_fu_1410_reg[31]_0 [31]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [30]),
        .O(\i_fu_938[18]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000500000004000)) 
    \i_fu_938[18]_i_2 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(weights_V_TVALID_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_938[18]_i_20 
       (.I0(\nf_1_fu_1410_reg[31]_0 [12]),
        .I1(\nf_1_fu_1410_reg[31]_0 [13]),
        .I2(\nf_1_fu_1410_reg[31]_0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\nf_1_fu_1410_reg[31]_0 [20]),
        .O(\i_fu_938[18]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h0000000050510000)) 
    \i_fu_938[18]_i_4 
       (.I0(\i_fu_938[18]_i_8_n_3 ),
        .I1(\i_fu_938_reg[0]_0 ),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\i_fu_938_reg[0]_1 ),
        .I4(\i_fu_938_reg[0]_2 ),
        .I5(\i_fu_938[18]_i_11_n_3 ),
        .O(icmp_ln249_fu_2855_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_fu_938[18]_i_5 
       (.I0(\i_fu_938[18]_i_12_n_3 ),
        .I1(\i_fu_938[18]_i_13_n_3 ),
        .I2(\i_fu_938[18]_i_14_n_3 ),
        .I3(\i_fu_938[18]_i_15_n_3 ),
        .I4(\i_fu_938[18]_i_16_n_3 ),
        .I5(\i_fu_938[18]_i_17_n_3 ),
        .O(\i_fu_938[18]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[18]_i_6 
       (.I0(\i_fu_938_reg[18]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[18]_i_7 
       (.I0(\i_fu_938_reg[18] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF70FFFF)) 
    \i_fu_938[18]_i_8 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_938_reg[16]_0 ),
        .I3(\i_fu_938_reg[12]_1 ),
        .I4(\i_fu_938_reg[18]_0 ),
        .I5(\i_fu_938_reg[18] ),
        .O(\i_fu_938[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_938[18]_i_9 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_938[18]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[4]_i_2 
       (.I0(\i_fu_938_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[4]_i_3 
       (.I0(\i_fu_938_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[4]_i_4 
       (.I0(\i_fu_938_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[4]_i_5 
       (.I0(\i_fu_938_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[4]_i_6 
       (.I0(\i_fu_938_reg[0]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[8]_i_2 
       (.I0(\i_fu_938_reg[8]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[8]_i_3 
       (.I0(\i_fu_938_reg[8]_2 ),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[8]_i_4 
       (.I0(\i_fu_938_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_938[8]_i_5 
       (.I0(\i_fu_938_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_938_reg[12]_i_1 
       (.CI(\i_fu_938_reg[8]_i_1_n_3 ),
        .CO({\i_fu_938_reg[12]_i_1_n_3 ,\i_fu_938_reg[12]_i_1_n_4 ,\i_fu_938_reg[12]_i_1_n_5 ,\i_fu_938_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_2861_p2[11:8]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_938_reg[16]_i_1 
       (.CI(\i_fu_938_reg[12]_i_1_n_3 ),
        .CO({\i_fu_938_reg[16]_i_1_n_3 ,\i_fu_938_reg[16]_i_1_n_4 ,\i_fu_938_reg[16]_i_1_n_5 ,\i_fu_938_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_2861_p2[15:12]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_938_reg[18]_i_3 
       (.CI(\i_fu_938_reg[16]_i_1_n_3 ),
        .CO({\NLW_i_fu_938_reg[18]_i_3_CO_UNCONNECTED [3:1],\i_fu_938_reg[18]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_938_reg[18]_i_3_O_UNCONNECTED [3:2],i_2_fu_2861_p2[17:16]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_1[18:17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_938_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_938_reg[4]_i_1_n_3 ,\i_fu_938_reg[4]_i_1_n_4 ,\i_fu_938_reg[4]_i_1_n_5 ,\i_fu_938_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_2861_p2[3:0]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_938_reg[8]_i_1 
       (.CI(\i_fu_938_reg[4]_i_1_n_3 ),
        .CO({\i_fu_938_reg[8]_i_1_n_3 ,\i_fu_938_reg[8]_i_1_n_4 ,\i_fu_938_reg[8]_i_1_n_5 ,\i_fu_938_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_2861_p2[7:4]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln249_reg_10454[0]_i_1 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .I2(icmp_ln249_reg_10454),
        .O(\icmp_ln249_reg_10454_reg[0] ));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln272_reg_10579[0]_i_1 
       (.I0(\icmp_ln272_reg_10579_reg[0]_0 ),
        .I1(\icmp_ln272_reg_10579[0]_i_2_n_3 ),
        .I2(\icmp_ln272_reg_10579[0]_i_3_n_3 ),
        .I3(\icmp_ln272_reg_10579[0]_i_4_n_3 ),
        .I4(\icmp_ln272_reg_10579[0]_i_5_n_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\icmp_ln272_reg_10579_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \icmp_ln272_reg_10579[0]_i_2 
       (.I0(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [9]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [29]),
        .I4(\sf_fu_934_reg[31]_0 [22]),
        .I5(\sf_fu_934_reg[31]_0 [23]),
        .O(\icmp_ln272_reg_10579[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln272_reg_10579[0]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [13]),
        .I1(\i_fu_938[18]_i_9_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [28]),
        .I3(\sf_fu_934_reg[31]_0 [21]),
        .I4(\sf_fu_934_reg[31]_0 [7]),
        .I5(\icmp_ln272_reg_10579[0]_i_6_n_3 ),
        .O(\icmp_ln272_reg_10579[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF33FF32)) 
    \icmp_ln272_reg_10579[0]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [11]),
        .I1(\i_fu_938[18]_i_9_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [16]),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [26]),
        .I5(\icmp_ln272_reg_10579[0]_i_7_n_3 ),
        .O(\icmp_ln272_reg_10579[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    \icmp_ln272_reg_10579[0]_i_5 
       (.I0(\icmp_ln272_reg_10579[0]_i_8_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [20]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(ap_sig_allocacmp_sf_1[1]),
        .O(\icmp_ln272_reg_10579[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_10579[0]_i_6 
       (.I0(\sf_fu_934_reg[31]_0 [12]),
        .I1(\sf_fu_934_reg[31]_0 [18]),
        .I2(\sf_fu_934_reg[31]_0 [31]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\sf_fu_934_reg[31]_0 [24]),
        .O(\icmp_ln272_reg_10579[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_10579[0]_i_7 
       (.I0(\sf_fu_934_reg[31]_0 [8]),
        .I1(\sf_fu_934_reg[31]_0 [15]),
        .I2(\sf_fu_934_reg[31]_0 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\sf_fu_934_reg[31]_0 [14]),
        .O(\icmp_ln272_reg_10579[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln272_reg_10579[0]_i_8 
       (.I0(\sf_fu_934_reg[31]_0 [30]),
        .I1(\sf_fu_934_reg[31]_0 [19]),
        .I2(\sf_fu_934_reg[31]_0 [27]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\sf_fu_934_reg[31]_0 [10]),
        .O(\icmp_ln272_reg_10579[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln290_reg_11181[0]_i_1 
       (.I0(\icmp_ln290_reg_11181[0]_i_2_n_3 ),
        .I1(\icmp_ln290_reg_11181_reg[0] ),
        .I2(\icmp_ln290_reg_11181_reg[0]_0 ),
        .I3(\icmp_ln290_reg_11181_reg[0]_1 ),
        .O(icmp_ln290_fu_5107_p2));
  LUT5 #(
    .INIT(32'h00000200)) 
    \icmp_ln290_reg_11181[0]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\icmp_ln290_reg_11181_reg[0]_2 ),
        .I2(\sf_fu_934_reg[31] [2]),
        .I3(\sf_fu_934_reg[31] [3]),
        .I4(\sf_fu_934_reg[31] [11]),
        .O(\icmp_ln290_reg_11181[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \inputBuf_V_100_fu_1394[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .O(\sf_fu_934_reg[1]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_101_fu_1398[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_102_fu_1402[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_27 ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \inputBuf_V_103_fu_1406[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_103_fu_1406[26]_i_2_n_3 ),
        .I2(\inputBuf_V_103_fu_1406[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [1]),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .I5(ap_sig_allocacmp_sf_1[0]),
        .O(\sf_fu_934_reg[1]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \inputBuf_V_103_fu_1406[26]_i_2 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\sf_fu_934_reg[31]_0 [5]),
        .I3(\sf_fu_934_reg[31]_0 [6]),
        .O(\inputBuf_V_103_fu_1406[26]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \inputBuf_V_103_fu_1406[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_103_fu_1406[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \inputBuf_V_10_fu_1034[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \inputBuf_V_11_fu_1038[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_12_fu_1042[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_13_fu_1046[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_14_fu_1050[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_15_fu_1054[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_16_fu_1058[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I4(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBBB)) 
    \inputBuf_V_16_fu_1058[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [3]),
        .I1(\sf_fu_934_reg[31]_0 [4]),
        .I2(ap_loop_init_int),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(\sf_fu_934_reg[31]_0 [5]),
        .I5(\sf_fu_934_reg[31]_0 [6]),
        .O(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_16_fu_1058[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_17_fu_1062[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I4(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \inputBuf_V_18_fu_1066[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \inputBuf_V_19_fu_1070[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_1_fu_998[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_20_fu_1074[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_21_fu_1078[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_22_fu_1082[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_23_fu_1086[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_24_fu_1090[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I4(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFD5FFFFFFFF)) 
    \inputBuf_V_24_fu_1090[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(\sf_fu_934_reg[31]_0 [5]),
        .I4(\sf_fu_934_reg[31]_0 [6]),
        .I5(\sf_fu_934_reg[31]_0 [3]),
        .O(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_25_fu_1094[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I4(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_26_fu_1098[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .I3(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_27_fu_1102[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .I3(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_28_fu_1106[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_29_fu_1110[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \inputBuf_V_2_fu_1002[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_30_fu_1114[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .I4(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_31_fu_1118[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_24_fu_1090[26]_i_2_n_3 ),
        .I4(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_32_fu_1122[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_32_fu_1122[26]_i_3_n_3 ),
        .I4(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_23 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_32_fu_1122[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFF)) 
    \inputBuf_V_32_fu_1122[26]_i_3 
       (.I0(ap_sig_allocacmp_sf_1[3]),
        .I1(\sf_fu_934_reg[31]_0 [6]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\sf_fu_934_reg[31]_0 [5]),
        .I5(\sf_fu_934_reg[31]_0 [4]),
        .O(\inputBuf_V_32_fu_1122[26]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_32_fu_1122[26]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_33_fu_1126[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_32_fu_1122[26]_i_3_n_3 ),
        .I4(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \inputBuf_V_34_fu_1130[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \inputBuf_V_35_fu_1134[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \inputBuf_V_36_fu_1138[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I3(\inputBuf_V_36_fu_1138[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_31 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \inputBuf_V_36_fu_1138[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [6]),
        .I4(ap_sig_allocacmp_sf_1[3]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_36_fu_1138[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_37_fu_1142[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_36_fu_1138[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inputBuf_V_38_fu_1146[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_36_fu_1138[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \inputBuf_V_39_fu_1150[26]_i_1 
       (.I0(\inputBuf_V_36_fu_1138[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I3(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_934_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \inputBuf_V_3_fu_1006[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_40_fu_1154[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_40_fu_1154[26]_i_2_n_3 ),
        .I4(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[2]_11 ));
  LUT6 #(
    .INIT(64'hFFFFEAFFFFFFFFFF)) 
    \inputBuf_V_40_fu_1154[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\sf_fu_934_reg[31]_0 [5]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_40_fu_1154[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_41_fu_1158[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_40_fu_1154[26]_i_2_n_3 ),
        .I4(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \inputBuf_V_42_fu_1162[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_40_fu_1154[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \inputBuf_V_43_fu_1166[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_40_fu_1154[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \inputBuf_V_44_fu_1170[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(\inputBuf_V_44_fu_1170[26]_i_2_n_3 ),
        .O(\B_V_data_1_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \inputBuf_V_44_fu_1170[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[3]),
        .I1(\sf_fu_934_reg[31]_0 [4]),
        .I2(\sf_fu_934_reg[31]_0 [5]),
        .I3(\i_fu_938[18]_i_9_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [6]),
        .I5(\sf_fu_934_reg[31]_0 [2]),
        .O(\inputBuf_V_44_fu_1170[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inputBuf_V_45_fu_1174[26]_i_1 
       (.I0(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_44_fu_1170[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_46_fu_1178[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(\inputBuf_V_44_fu_1170[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \inputBuf_V_47_fu_1182[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(\inputBuf_V_44_fu_1170[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \inputBuf_V_48_fu_1186[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\inputBuf_V_48_fu_1186[26]_i_4_n_3 ),
        .O(\B_V_data_1_state_reg[0]_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_48_fu_1186[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_48_fu_1186[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \inputBuf_V_48_fu_1186[26]_i_4 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [6]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_48_fu_1186[26]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inputBuf_V_49_fu_1190[26]_i_1 
       (.I0(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_48_fu_1186[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_4_fu_1010[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_50_fu_1194[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\inputBuf_V_48_fu_1186[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \inputBuf_V_51_fu_1198[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\inputBuf_V_48_fu_1186[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_52_fu_1202[26]_i_1 
       (.I0(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_52_fu_1202[26]_i_2_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_20 ));
  LUT6 #(
    .INIT(64'hFFFBFBFBFFFFFFFF)) 
    \inputBuf_V_52_fu_1202[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[3]),
        .I1(\sf_fu_934_reg[31]_0 [4]),
        .I2(\sf_fu_934_reg[31]_0 [6]),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\sf_fu_934_reg[31]_0 [5]),
        .O(\inputBuf_V_52_fu_1202[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_53_fu_1206[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_52_fu_1202[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_54_fu_1210[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(ap_sig_allocacmp_sf_1[2]),
        .I2(\inputBuf_V_52_fu_1202[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [1]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_55_fu_1214[26]_i_1 
       (.I0(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_52_fu_1202[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_12 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \inputBuf_V_56_fu_1218[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_14 ));
  LUT6 #(
    .INIT(64'hFDDDFFFFFFFFFFFF)) 
    \inputBuf_V_56_fu_1218[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(\sf_fu_934_reg[31]_0 [6]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\sf_fu_934_reg[31]_0 [5]),
        .I5(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_57_fu_1222[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_58_fu_1226[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I2(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\sf_fu_934_reg[31]_0 [0]),
        .O(\sf_fu_934_reg[2]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \inputBuf_V_59_fu_1230[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [0]),
        .I4(\B_V_data_1_state_reg[0] ),
        .O(\sf_fu_934_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_5_fu_1014[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_60_fu_1234[26]_i_1 
       (.I0(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_61_fu_1238[26]_i_1 
       (.I0(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_62_fu_1242[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_63_fu_1246[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(\inputBuf_V_56_fu_1218[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \inputBuf_V_64_fu_1250[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\inputBuf_V_64_fu_1250[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD5)) 
    \inputBuf_V_64_fu_1250[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(\sf_fu_934_reg[31]_0 [5]),
        .I4(ap_sig_allocacmp_sf_1[3]),
        .I5(\sf_fu_934_reg[31]_0 [4]),
        .O(\inputBuf_V_64_fu_1250[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_64_fu_1250[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_64_fu_1250[26]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \inputBuf_V_65_fu_1254[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_65_fu_1254[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \inputBuf_V_66_fu_1258[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\inputBuf_V_64_fu_1250[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [0]),
        .O(\sf_fu_934_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \inputBuf_V_67_fu_1262[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\inputBuf_V_64_fu_1250[26]_i_2_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [0]),
        .O(\sf_fu_934_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_68_fu_1266[26]_i_1 
       (.I0(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_68_fu_1266[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_19 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \inputBuf_V_68_fu_1266[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_sig_allocacmp_sf_1[3]),
        .I2(\sf_fu_934_reg[31]_0 [5]),
        .I3(\i_fu_938[18]_i_9_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [6]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_68_fu_1266[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inputBuf_V_69_fu_1270[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_68_fu_1266[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_6_fu_1018[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_70_fu_1274[26]_i_1 
       (.I0(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_68_fu_1266[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \inputBuf_V_71_fu_1278[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_68_fu_1266[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \inputBuf_V_72_fu_1282[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFDFDF)) 
    \inputBuf_V_72_fu_1282[26]_i_2 
       (.I0(ap_sig_allocacmp_sf_1[3]),
        .I1(\sf_fu_934_reg[31]_0 [4]),
        .I2(\sf_fu_934_reg[31]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\sf_fu_934_reg[31]_0 [5]),
        .O(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \inputBuf_V_73_fu_1286[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \inputBuf_V_74_fu_1290[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \inputBuf_V_75_fu_1294[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \inputBuf_V_76_fu_1298[26]_i_1 
       (.I0(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[2]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \inputBuf_V_77_fu_1302[26]_i_1 
       (.I0(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I3(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_78_fu_1306[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_79_fu_1310[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(\inputBuf_V_72_fu_1282[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_7_fu_1022[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[2]),
        .O(\sf_fu_934_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \inputBuf_V_80_fu_1314[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_80_fu_1314[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_80_fu_1314[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_80_fu_1314[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \inputBuf_V_80_fu_1314[26]_i_4 
       (.I0(ap_sig_allocacmp_sf_1[2]),
        .I1(\sf_fu_934_reg[31]_0 [6]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [5]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_80_fu_1314[26]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \inputBuf_V_81_fu_1318[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_80_fu_1314[26]_i_4_n_3 ),
        .I3(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_82_fu_1322[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(\inputBuf_V_80_fu_1314[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \inputBuf_V_83_fu_1326[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(\inputBuf_V_80_fu_1314[26]_i_4_n_3 ),
        .O(\sf_fu_934_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \inputBuf_V_84_fu_1330[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_84_fu_1330[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [1]),
        .O(\sf_fu_934_reg[1]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \inputBuf_V_84_fu_1330[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(\i_fu_938[18]_i_9_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [5]),
        .I3(\sf_fu_934_reg[31]_0 [4]),
        .I4(ap_sig_allocacmp_sf_1[3]),
        .I5(ap_sig_allocacmp_sf_1[2]),
        .O(\inputBuf_V_84_fu_1330[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inputBuf_V_85_fu_1334[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\sf_fu_934_reg[31]_0 [1]),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(\inputBuf_V_84_fu_1330[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \inputBuf_V_86_fu_1338[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_84_fu_1330[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \inputBuf_V_87_fu_1342[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [1]),
        .I3(\inputBuf_V_84_fu_1330[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_88_fu_1346[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hFDDDFFFFFFFFFFFF)) 
    \inputBuf_V_88_fu_1346[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\sf_fu_934_reg[31]_0 [6]),
        .I5(ap_sig_allocacmp_sf_1[3]),
        .O(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_89_fu_1350[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_8_fu_1026[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I4(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F2AFFFF)) 
    \inputBuf_V_8_fu_1026[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I3(\sf_fu_934_reg[31]_0 [5]),
        .I4(ap_sig_allocacmp_sf_1[3]),
        .I5(\sf_fu_934_reg[31]_0 [4]),
        .O(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \inputBuf_V_90_fu_1354[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I4(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_91_fu_1358[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I4(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \inputBuf_V_92_fu_1362[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[2]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \inputBuf_V_93_fu_1366[26]_i_1 
       (.I0(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I3(\sf_fu_934_reg[31]_0 [2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \inputBuf_V_94_fu_1370[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I4(\sf_fu_934_reg[31]_0 [2]),
        .O(\sf_fu_934_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \inputBuf_V_95_fu_1374[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\sf_fu_934_reg[31]_0 [0]),
        .I2(\sf_fu_934_reg[31]_0 [2]),
        .I3(\inputBuf_V_88_fu_1346[26]_i_2_n_3 ),
        .I4(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \inputBuf_V_96_fu_1378[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[1]),
        .O(\sf_fu_934_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF777)) 
    \inputBuf_V_96_fu_1378[26]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(ap_sig_allocacmp_sf_1[3]),
        .I5(\sf_fu_934_reg[31]_0 [4]),
        .O(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_96_fu_1378[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_97_fu_1382[26]_i_1 
       (.I0(ap_sig_allocacmp_sf_1[0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .I4(ap_sig_allocacmp_sf_1[1]),
        .O(\sf_fu_934_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \inputBuf_V_98_fu_1386[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \inputBuf_V_99_fu_1390[26]_i_1 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(ap_sig_allocacmp_sf_1[2]),
        .I4(\inputBuf_V_96_fu_1378[26]_i_2_n_3 ),
        .O(\sf_fu_934_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inputBuf_V_9_fu_1030[26]_i_1 
       (.I0(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_8_fu_1026[26]_i_2_n_3 ),
        .I4(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .O(\sf_fu_934_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \inputBuf_V_fu_994[26]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I2(ap_sig_allocacmp_sf_1[2]),
        .I3(\inputBuf_V_fu_994[26]_i_5_n_3 ),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .O(\B_V_data_1_state_reg[0]_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_994[26]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_fu_994[26]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_994[26]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[2]));
  LUT6 #(
    .INIT(64'hCCFFFFFFCCFEFEFE)) 
    \inputBuf_V_fu_994[26]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_sig_allocacmp_sf_1[3]),
        .I2(\sf_fu_934_reg[31]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I5(\sf_fu_934_reg[31]_0 [5]),
        .O(\inputBuf_V_fu_994[26]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_994[26]_i_6 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\inputBuf_V_fu_994[26]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inputBuf_V_fu_994[26]_i_7 
       (.I0(\sf_fu_934_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    \nf_1_fu_1410[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\nf_1_fu_1410_reg[31]_0 [0]),
        .O(\nf_1_fu_1410_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[12]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[12]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[12]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[12]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[16]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[16]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[16]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[16]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[20]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[20]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[20]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[20]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[24]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[24]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[24]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[24]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[28]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[28]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[28]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[28]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[25]));
  LUT6 #(
    .INIT(64'h00000000FF040404)) 
    \nf_1_fu_1410[31]_i_1 
       (.I0(icmp_ln249_fu_2855_p2),
        .I1(icmp_ln290_fu_5107_p2),
        .I2(\nf_1_fu_1410[31]_i_3_n_3 ),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\ap_CS_iter1_fsm[1]_i_2_n_3 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_1_fu_1410[31]_i_3 
       (.I0(\nf_1_fu_1410[31]_i_7_n_3 ),
        .I1(\nf_1_fu_1410_reg[0] ),
        .I2(\nf_1_fu_1410_reg[0]_0 ),
        .I3(\nf_1_fu_1410_reg[0]_1 ),
        .O(\nf_1_fu_1410[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[31]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[31]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[31]_i_6 
       (.I0(\nf_1_fu_1410_reg[31]_0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \nf_1_fu_1410[31]_i_7 
       (.I0(\nf_1_fu_1410[31]_i_3_0 ),
        .I1(\nf_1_fu_1410_reg[31] [2]),
        .I2(\nf_1_fu_1410_reg[31] [5]),
        .I3(\nf_1_fu_1410_reg[31] [1]),
        .I4(\i_fu_938[18]_i_9_n_3 ),
        .I5(\nf_1_fu_1410_reg[31]_0 [0]),
        .O(\nf_1_fu_1410[31]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[4]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[4]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[4]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[4]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[4]_i_6 
       (.I0(\nf_1_fu_1410_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[8]_i_2 
       (.I0(\nf_1_fu_1410_reg[31]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[8]_i_3 
       (.I0(\nf_1_fu_1410_reg[31]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[8]_i_4 
       (.I0(\nf_1_fu_1410_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \nf_1_fu_1410[8]_i_5 
       (.I0(\nf_1_fu_1410_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_nf_2[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[12]_i_1 
       (.CI(\nf_1_fu_1410_reg[8]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[12]_i_1_n_3 ,\nf_1_fu_1410_reg[12]_i_1_n_4 ,\nf_1_fu_1410_reg[12]_i_1_n_5 ,\nf_1_fu_1410_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [12:9]),
        .S(ap_sig_allocacmp_nf_2[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[16]_i_1 
       (.CI(\nf_1_fu_1410_reg[12]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[16]_i_1_n_3 ,\nf_1_fu_1410_reg[16]_i_1_n_4 ,\nf_1_fu_1410_reg[16]_i_1_n_5 ,\nf_1_fu_1410_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [16:13]),
        .S(ap_sig_allocacmp_nf_2[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[20]_i_1 
       (.CI(\nf_1_fu_1410_reg[16]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[20]_i_1_n_3 ,\nf_1_fu_1410_reg[20]_i_1_n_4 ,\nf_1_fu_1410_reg[20]_i_1_n_5 ,\nf_1_fu_1410_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [20:17]),
        .S(ap_sig_allocacmp_nf_2[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[24]_i_1 
       (.CI(\nf_1_fu_1410_reg[20]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[24]_i_1_n_3 ,\nf_1_fu_1410_reg[24]_i_1_n_4 ,\nf_1_fu_1410_reg[24]_i_1_n_5 ,\nf_1_fu_1410_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [24:21]),
        .S(ap_sig_allocacmp_nf_2[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[28]_i_1 
       (.CI(\nf_1_fu_1410_reg[24]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[28]_i_1_n_3 ,\nf_1_fu_1410_reg[28]_i_1_n_4 ,\nf_1_fu_1410_reg[28]_i_1_n_5 ,\nf_1_fu_1410_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [28:25]),
        .S(ap_sig_allocacmp_nf_2[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[31]_i_2 
       (.CI(\nf_1_fu_1410_reg[28]_i_1_n_3 ),
        .CO({\NLW_nf_1_fu_1410_reg[31]_i_2_CO_UNCONNECTED [3:2],\nf_1_fu_1410_reg[31]_i_2_n_5 ,\nf_1_fu_1410_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nf_1_fu_1410_reg[31]_i_2_O_UNCONNECTED [3],\nf_1_fu_1410_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_nf_2[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\nf_1_fu_1410_reg[4]_i_1_n_3 ,\nf_1_fu_1410_reg[4]_i_1_n_4 ,\nf_1_fu_1410_reg[4]_i_1_n_5 ,\nf_1_fu_1410_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_nf_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [4:1]),
        .S(ap_sig_allocacmp_nf_2[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_1_fu_1410_reg[8]_i_1 
       (.CI(\nf_1_fu_1410_reg[4]_i_1_n_3 ),
        .CO({\nf_1_fu_1410_reg[8]_i_1_n_3 ,\nf_1_fu_1410_reg[8]_i_1_n_4 ,\nf_1_fu_1410_reg[8]_i_1_n_5 ,\nf_1_fu_1410_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\nf_1_fu_1410_reg[31] [8:5]),
        .S(ap_sig_allocacmp_nf_2[8:5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg[2]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [2]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg[14]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [14]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [14]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_100
       (.I0(p_reg_reg_i_50__0_0[2]),
        .I1(p_reg_reg_i_50__0_1[2]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_100__0
       (.I0(p_reg_reg_i_50__0_0[26]),
        .I1(p_reg_reg_i_50__0_1[26]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[26]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_100__1
       (.I0(p_reg_reg_i_50__0_4[14]),
        .I1(p_reg_reg_i_50__0_5[14]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[14]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_101
       (.I0(p_reg_reg_i_50__0_0[14]),
        .I1(p_reg_reg_i_50__0_1[14]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[14]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_101__0
       (.I0(p_reg_reg_i_51__1_4[2]),
        .I1(p_reg_reg_i_51__1_5[2]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[2]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_101__1
       (.I0(p_reg_reg_i_51__1_4[26]),
        .I1(p_reg_reg_i_51__1_5[26]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[26]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_102
       (.I0(p_reg_reg_i_51__1_0[2]),
        .I1(p_reg_reg_i_51__1_1[2]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[2]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_102__0
       (.I0(p_reg_reg_i_51__1_0[26]),
        .I1(p_reg_reg_i_51__1_1[26]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[26]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_102__1
       (.I0(p_reg_reg_i_51__1_4[14]),
        .I1(p_reg_reg_i_51__1_5[14]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[14]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_103
       (.I0(p_reg_reg_i_52__0_4[2]),
        .I1(p_reg_reg_i_52__0_5[2]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[2]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_103__0
       (.I0(p_reg_reg_i_52__0_4[26]),
        .I1(p_reg_reg_i_52__0_5[26]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[26]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_103__1
       (.I0(p_reg_reg_i_51__1_0[14]),
        .I1(p_reg_reg_i_51__1_1[14]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[14]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_104
       (.I0(p_reg_reg_i_52__0_0[2]),
        .I1(p_reg_reg_i_52__0_1[2]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[2]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_104__0
       (.I0(p_reg_reg_i_52__0_0[26]),
        .I1(p_reg_reg_i_52__0_1[26]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[26]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_104__1
       (.I0(p_reg_reg_i_52__0_4[14]),
        .I1(p_reg_reg_i_52__0_5[14]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[14]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_105
       (.I0(p_reg_reg_i_41__1_4[1]),
        .I1(p_reg_reg_i_41__1_5[1]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[1]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_105__0
       (.I0(p_reg_reg_i_41__1_4[25]),
        .I1(p_reg_reg_i_41__1_5[25]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[25]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_105__1
       (.I0(p_reg_reg_i_52__0_0[14]),
        .I1(p_reg_reg_i_52__0_1[14]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[14]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_106
       (.I0(p_reg_reg_i_41__1_0[1]),
        .I1(p_reg_reg_i_41__1_1[1]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[1]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_106__0
       (.I0(p_reg_reg_i_41__1_0[25]),
        .I1(p_reg_reg_i_41__1_1[25]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[25]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_106__1
       (.I0(p_reg_reg_i_41__1_4[13]),
        .I1(p_reg_reg_i_41__1_5[13]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[13]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_107
       (.I0(p_reg_reg_i_42__0_4[1]),
        .I1(p_reg_reg_i_42__0_5[1]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[1]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_107__0
       (.I0(p_reg_reg_i_42__0_4[25]),
        .I1(p_reg_reg_i_42__0_5[25]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[25]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_107__1
       (.I0(p_reg_reg_i_41__1_0[13]),
        .I1(p_reg_reg_i_41__1_1[13]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[13]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_108
       (.I0(p_reg_reg_i_42__0_0[1]),
        .I1(p_reg_reg_i_42__0_1[1]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[1]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_108__0
       (.I0(p_reg_reg_i_42__0_0[25]),
        .I1(p_reg_reg_i_42__0_1[25]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[25]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_108__1
       (.I0(p_reg_reg_i_42__0_4[13]),
        .I1(p_reg_reg_i_42__0_5[13]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[13]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_109
       (.I0(p_reg_reg_i_42__0_0[13]),
        .I1(p_reg_reg_i_42__0_1[13]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[13]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_109__0
       (.I0(p_reg_reg_i_43__1_4[1]),
        .I1(p_reg_reg_i_43__1_5[1]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[1]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_109__1
       (.I0(p_reg_reg_i_43__1_4[25]),
        .I1(p_reg_reg_i_43__1_5[25]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[25]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg[25]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [25]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [25]),
        .O(\B_V_data_1_payload_B_reg[26] [1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg[13]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [13]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [13]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_110
       (.I0(p_reg_reg_i_43__1_0[1]),
        .I1(p_reg_reg_i_43__1_1[1]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[1]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_110__0
       (.I0(p_reg_reg_i_43__1_0[25]),
        .I1(p_reg_reg_i_43__1_1[25]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[25]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_110__1
       (.I0(p_reg_reg_i_43__1_4[13]),
        .I1(p_reg_reg_i_43__1_5[13]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[13]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_111
       (.I0(p_reg_reg_i_44__0_4[1]),
        .I1(p_reg_reg_i_44__0_5[1]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[1]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_111__0
       (.I0(p_reg_reg_i_44__0_4[25]),
        .I1(p_reg_reg_i_44__0_5[25]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[25]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_111__1
       (.I0(p_reg_reg_i_43__1_0[13]),
        .I1(p_reg_reg_i_43__1_1[13]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[13]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_112
       (.I0(p_reg_reg_i_44__0_0[1]),
        .I1(p_reg_reg_i_44__0_1[1]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[1]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_112__0
       (.I0(p_reg_reg_i_44__0_0[25]),
        .I1(p_reg_reg_i_44__0_1[25]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[25]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_112__1
       (.I0(p_reg_reg_i_44__0_4[13]),
        .I1(p_reg_reg_i_44__0_5[13]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[13]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_113
       (.I0(p_reg_reg_i_45__0_4[1]),
        .I1(p_reg_reg_i_45__0_5[1]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[1]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_113__0
       (.I0(p_reg_reg_i_45__0_4[25]),
        .I1(p_reg_reg_i_45__0_5[25]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[25]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_113__1
       (.I0(p_reg_reg_i_44__0_0[13]),
        .I1(p_reg_reg_i_44__0_1[13]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[13]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_114
       (.I0(p_reg_reg_i_45__0_0[1]),
        .I1(p_reg_reg_i_45__0_1[1]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[1]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_114__0
       (.I0(p_reg_reg_i_45__0_0[25]),
        .I1(p_reg_reg_i_45__0_1[25]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[25]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_114__1
       (.I0(p_reg_reg_i_45__0_4[13]),
        .I1(p_reg_reg_i_45__0_5[13]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[13]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_115
       (.I0(p_reg_reg_i_46__0_4[1]),
        .I1(p_reg_reg_i_46__0_5[1]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[1]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_115__0
       (.I0(p_reg_reg_i_46__0_4[25]),
        .I1(p_reg_reg_i_46__0_5[25]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[25]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_115__1
       (.I0(p_reg_reg_i_45__0_0[13]),
        .I1(p_reg_reg_i_45__0_1[13]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[13]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_116
       (.I0(p_reg_reg_i_46__0_0[1]),
        .I1(p_reg_reg_i_46__0_1[1]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[1]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_116__0
       (.I0(p_reg_reg_i_46__0_0[25]),
        .I1(p_reg_reg_i_46__0_1[25]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[25]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_116__1
       (.I0(p_reg_reg_i_46__0_4[13]),
        .I1(p_reg_reg_i_46__0_5[13]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[13]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_117
       (.I0(p_reg_reg_i_46__0_0[13]),
        .I1(p_reg_reg_i_46__0_1[13]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[13]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_117__0
       (.I0(p_reg_reg_i_47__1_4[1]),
        .I1(p_reg_reg_i_47__1_5[1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[1]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_117__1
       (.I0(p_reg_reg_i_47__1_4[25]),
        .I1(p_reg_reg_i_47__1_5[25]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[25]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_118
       (.I0(p_reg_reg_i_47__1_0[1]),
        .I1(p_reg_reg_i_47__1_1[1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[1]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_118__0
       (.I0(p_reg_reg_i_47__1_0[25]),
        .I1(p_reg_reg_i_47__1_1[25]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[25]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_118__1
       (.I0(p_reg_reg_i_47__1_4[13]),
        .I1(p_reg_reg_i_47__1_5[13]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[13]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_119
       (.I0(p_reg_reg_i_48__0_4[1]),
        .I1(p_reg_reg_i_48__0_5[1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[1]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_119__0
       (.I0(p_reg_reg_i_48__0_4[25]),
        .I1(p_reg_reg_i_48__0_5[25]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[25]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_119__1
       (.I0(p_reg_reg_i_47__1_0[13]),
        .I1(p_reg_reg_i_47__1_1[13]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[13]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg[24]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [24]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [24]),
        .O(\B_V_data_1_payload_B_reg[26] [0]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_12
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [2]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [2]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [2]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_120
       (.I0(p_reg_reg_i_48__0_0[1]),
        .I1(p_reg_reg_i_48__0_1[1]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[1]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_120__0
       (.I0(p_reg_reg_i_48__0_0[25]),
        .I1(p_reg_reg_i_48__0_1[25]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[25]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_120__1
       (.I0(p_reg_reg_i_48__0_4[13]),
        .I1(p_reg_reg_i_48__0_5[13]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[13]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_121
       (.I0(p_reg_reg_i_48__0_0[13]),
        .I1(p_reg_reg_i_48__0_1[13]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[13]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_121__0
       (.I0(p_reg_reg_i_49__1_4[1]),
        .I1(p_reg_reg_i_49__1_5[1]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_121__1
       (.I0(p_reg_reg_i_49__1_4[25]),
        .I1(p_reg_reg_i_49__1_5[25]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[25]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_122
       (.I0(p_reg_reg_i_49__1_0[1]),
        .I1(p_reg_reg_i_49__1_1[1]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_122__0
       (.I0(p_reg_reg_i_49__1_0[25]),
        .I1(p_reg_reg_i_49__1_1[25]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[25]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_122__1
       (.I0(p_reg_reg_i_49__1_4[13]),
        .I1(p_reg_reg_i_49__1_5[13]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[13]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_123
       (.I0(p_reg_reg_i_50__0_4[1]),
        .I1(p_reg_reg_i_50__0_5[1]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_123__0
       (.I0(p_reg_reg_i_50__0_4[25]),
        .I1(p_reg_reg_i_50__0_5[25]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[25]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_123__1
       (.I0(p_reg_reg_i_49__1_0[13]),
        .I1(p_reg_reg_i_49__1_1[13]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[13]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_124
       (.I0(p_reg_reg_i_50__0_0[1]),
        .I1(p_reg_reg_i_50__0_1[1]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_124__0
       (.I0(p_reg_reg_i_50__0_0[25]),
        .I1(p_reg_reg_i_50__0_1[25]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[25]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_124__1
       (.I0(p_reg_reg_i_50__0_4[13]),
        .I1(p_reg_reg_i_50__0_5[13]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[13]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_125
       (.I0(p_reg_reg_i_50__0_0[13]),
        .I1(p_reg_reg_i_50__0_1[13]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[13]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_125__0
       (.I0(p_reg_reg_i_51__1_4[1]),
        .I1(p_reg_reg_i_51__1_5[1]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[1]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_125__1
       (.I0(p_reg_reg_i_51__1_4[25]),
        .I1(p_reg_reg_i_51__1_5[25]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[25]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_126
       (.I0(p_reg_reg_i_51__1_0[1]),
        .I1(p_reg_reg_i_51__1_1[1]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[1]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_126__0
       (.I0(p_reg_reg_i_51__1_0[25]),
        .I1(p_reg_reg_i_51__1_1[25]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[25]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_126__1
       (.I0(p_reg_reg_i_51__1_4[13]),
        .I1(p_reg_reg_i_51__1_5[13]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[13]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_127
       (.I0(p_reg_reg_i_52__0_4[1]),
        .I1(p_reg_reg_i_52__0_5[1]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[1]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_127__0
       (.I0(p_reg_reg_i_52__0_4[25]),
        .I1(p_reg_reg_i_52__0_5[25]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[25]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_127__1
       (.I0(p_reg_reg_i_51__1_0[13]),
        .I1(p_reg_reg_i_51__1_1[13]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[13]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_128
       (.I0(p_reg_reg_i_52__0_0[1]),
        .I1(p_reg_reg_i_52__0_1[1]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[1]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_128__0
       (.I0(p_reg_reg_i_52__0_0[25]),
        .I1(p_reg_reg_i_52__0_1[25]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[25]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_128__1
       (.I0(p_reg_reg_i_52__0_4[13]),
        .I1(p_reg_reg_i_52__0_5[13]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[13]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_129
       (.I0(p_reg_reg_i_41__1_4[0]),
        .I1(p_reg_reg_i_41__1_5[0]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[0]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_129__0
       (.I0(p_reg_reg_i_41__1_4[24]),
        .I1(p_reg_reg_i_41__1_5[24]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[24]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_129__1
       (.I0(p_reg_reg_i_52__0_0[13]),
        .I1(p_reg_reg_i_52__0_1[13]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[13]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [13]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_12__0
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [26]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [26]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [26]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_12__1
       (.I0(p_reg_reg[12]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [12]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [12]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [2]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [2]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [2]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_130
       (.I0(p_reg_reg_i_41__1_0[0]),
        .I1(p_reg_reg_i_41__1_1[0]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[0]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_130__0
       (.I0(p_reg_reg_i_41__1_0[24]),
        .I1(p_reg_reg_i_41__1_1[24]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[24]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_130__1
       (.I0(p_reg_reg_i_41__1_4[12]),
        .I1(p_reg_reg_i_41__1_5[12]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[12]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_131
       (.I0(p_reg_reg_i_42__0_4[0]),
        .I1(p_reg_reg_i_42__0_5[0]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[0]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_131__0
       (.I0(p_reg_reg_i_42__0_4[24]),
        .I1(p_reg_reg_i_42__0_5[24]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[24]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_131__1
       (.I0(p_reg_reg_i_41__1_0[12]),
        .I1(p_reg_reg_i_41__1_1[12]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[12]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_132
       (.I0(p_reg_reg_i_42__0_0[0]),
        .I1(p_reg_reg_i_42__0_1[0]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[0]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_132__0
       (.I0(p_reg_reg_i_42__0_0[24]),
        .I1(p_reg_reg_i_42__0_1[24]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[24]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_132__1
       (.I0(p_reg_reg_i_42__0_4[12]),
        .I1(p_reg_reg_i_42__0_5[12]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[12]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_133
       (.I0(p_reg_reg_i_42__0_0[12]),
        .I1(p_reg_reg_i_42__0_1[12]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[12]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_133__0
       (.I0(p_reg_reg_i_43__1_4[0]),
        .I1(p_reg_reg_i_43__1_5[0]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_43__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_133__1
       (.I0(p_reg_reg_i_43__1_4[24]),
        .I1(p_reg_reg_i_43__1_5[24]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[24]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_134
       (.I0(p_reg_reg_i_43__1_0[0]),
        .I1(p_reg_reg_i_43__1_1[0]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_43__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_134__0
       (.I0(p_reg_reg_i_43__1_0[24]),
        .I1(p_reg_reg_i_43__1_1[24]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[24]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_134__1
       (.I0(p_reg_reg_i_43__1_4[12]),
        .I1(p_reg_reg_i_43__1_5[12]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[12]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_135
       (.I0(p_reg_reg_i_44__0_4[0]),
        .I1(p_reg_reg_i_44__0_5[0]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[0]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_135__0
       (.I0(p_reg_reg_i_44__0_4[24]),
        .I1(p_reg_reg_i_44__0_5[24]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[24]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_135__1
       (.I0(p_reg_reg_i_43__1_0[12]),
        .I1(p_reg_reg_i_43__1_1[12]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[12]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_136
       (.I0(p_reg_reg_i_44__0_0[0]),
        .I1(p_reg_reg_i_44__0_1[0]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[0]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_136__0
       (.I0(p_reg_reg_i_44__0_0[24]),
        .I1(p_reg_reg_i_44__0_1[24]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[24]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_136__1
       (.I0(p_reg_reg_i_44__0_4[12]),
        .I1(p_reg_reg_i_44__0_5[12]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[12]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_137
       (.I0(p_reg_reg_i_45__0_4[0]),
        .I1(p_reg_reg_i_45__0_5[0]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[0]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_137__0
       (.I0(p_reg_reg_i_45__0_4[24]),
        .I1(p_reg_reg_i_45__0_5[24]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[24]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_137__1
       (.I0(p_reg_reg_i_44__0_0[12]),
        .I1(p_reg_reg_i_44__0_1[12]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[12]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_138
       (.I0(p_reg_reg_i_45__0_0[0]),
        .I1(p_reg_reg_i_45__0_1[0]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[0]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_138__0
       (.I0(p_reg_reg_i_45__0_0[24]),
        .I1(p_reg_reg_i_45__0_1[24]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[24]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_138__1
       (.I0(p_reg_reg_i_45__0_4[12]),
        .I1(p_reg_reg_i_45__0_5[12]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[12]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_139
       (.I0(p_reg_reg_i_46__0_4[0]),
        .I1(p_reg_reg_i_46__0_5[0]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[0]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_139__0
       (.I0(p_reg_reg_i_46__0_4[24]),
        .I1(p_reg_reg_i_46__0_5[24]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[24]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_139__1
       (.I0(p_reg_reg_i_45__0_0[12]),
        .I1(p_reg_reg_i_45__0_1[12]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[12]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_13__0
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [26]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [26]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [26]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [26]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_13__1
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [14]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [14]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [14]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_14
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [14]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [14]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [14]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_140
       (.I0(p_reg_reg_i_46__0_0[0]),
        .I1(p_reg_reg_i_46__0_1[0]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[0]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_140__0
       (.I0(p_reg_reg_i_46__0_0[24]),
        .I1(p_reg_reg_i_46__0_1[24]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[24]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_140__1
       (.I0(p_reg_reg_i_46__0_4[12]),
        .I1(p_reg_reg_i_46__0_5[12]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[12]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_141
       (.I0(p_reg_reg_i_46__0_0[12]),
        .I1(p_reg_reg_i_46__0_1[12]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[12]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_141__0
       (.I0(p_reg_reg_i_47__1_4[0]),
        .I1(p_reg_reg_i_47__1_5[0]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[0]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_141__1
       (.I0(p_reg_reg_i_47__1_4[24]),
        .I1(p_reg_reg_i_47__1_5[24]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[24]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_142
       (.I0(p_reg_reg_i_47__1_0[0]),
        .I1(p_reg_reg_i_47__1_1[0]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[0]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_142__0
       (.I0(p_reg_reg_i_47__1_0[24]),
        .I1(p_reg_reg_i_47__1_1[24]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[24]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_142__1
       (.I0(p_reg_reg_i_47__1_4[12]),
        .I1(p_reg_reg_i_47__1_5[12]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[12]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_143
       (.I0(p_reg_reg_i_48__0_4[0]),
        .I1(p_reg_reg_i_48__0_5[0]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[0]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_143__0
       (.I0(p_reg_reg_i_48__0_4[24]),
        .I1(p_reg_reg_i_48__0_5[24]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[24]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_143__1
       (.I0(p_reg_reg_i_47__1_0[12]),
        .I1(p_reg_reg_i_47__1_1[12]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[12]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_144
       (.I0(p_reg_reg_i_48__0_0[0]),
        .I1(p_reg_reg_i_48__0_1[0]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[0]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_144__0
       (.I0(p_reg_reg_i_48__0_0[24]),
        .I1(p_reg_reg_i_48__0_1[24]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[24]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_144__1
       (.I0(p_reg_reg_i_48__0_4[12]),
        .I1(p_reg_reg_i_48__0_5[12]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[12]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_145
       (.I0(p_reg_reg_i_48__0_0[12]),
        .I1(p_reg_reg_i_48__0_1[12]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[12]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_145__0
       (.I0(p_reg_reg_i_49__1_4[0]),
        .I1(p_reg_reg_i_49__1_5[0]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_145__1
       (.I0(p_reg_reg_i_49__1_4[24]),
        .I1(p_reg_reg_i_49__1_5[24]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[24]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_146
       (.I0(p_reg_reg_i_49__1_0[0]),
        .I1(p_reg_reg_i_49__1_1[0]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_146__0
       (.I0(p_reg_reg_i_49__1_0[24]),
        .I1(p_reg_reg_i_49__1_1[24]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[24]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_146__1
       (.I0(p_reg_reg_i_49__1_4[12]),
        .I1(p_reg_reg_i_49__1_5[12]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[12]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_147
       (.I0(p_reg_reg_i_50__0_4[0]),
        .I1(p_reg_reg_i_50__0_5[0]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_147__0
       (.I0(p_reg_reg_i_50__0_4[24]),
        .I1(p_reg_reg_i_50__0_5[24]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[24]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_147__1
       (.I0(p_reg_reg_i_49__1_0[12]),
        .I1(p_reg_reg_i_49__1_1[12]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[12]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_148
       (.I0(p_reg_reg_i_50__0_0[0]),
        .I1(p_reg_reg_i_50__0_1[0]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_148__0
       (.I0(p_reg_reg_i_50__0_0[24]),
        .I1(p_reg_reg_i_50__0_1[24]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[24]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_148__1
       (.I0(p_reg_reg_i_50__0_4[12]),
        .I1(p_reg_reg_i_50__0_5[12]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[12]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_149
       (.I0(p_reg_reg_i_50__0_0[12]),
        .I1(p_reg_reg_i_50__0_1[12]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_2[12]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_7 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_149__0
       (.I0(p_reg_reg_i_51__1_4[0]),
        .I1(p_reg_reg_i_51__1_5[0]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[0]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_51__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_149__1
       (.I0(p_reg_reg_i_51__1_4[24]),
        .I1(p_reg_reg_i_51__1_5[24]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[24]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [24]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_14__0
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [1]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [1]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [1]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [1]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_14__1
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [25]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [25]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [25]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_15
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [1]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [1]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [1]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_150
       (.I0(p_reg_reg_i_51__1_0[0]),
        .I1(p_reg_reg_i_51__1_1[0]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[0]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_51__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_150__0
       (.I0(p_reg_reg_i_51__1_0[24]),
        .I1(p_reg_reg_i_51__1_1[24]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[24]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_150__1
       (.I0(p_reg_reg_i_51__1_4[12]),
        .I1(p_reg_reg_i_51__1_5[12]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_6[12]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_151
       (.I0(p_reg_reg_i_52__0_4[0]),
        .I1(p_reg_reg_i_52__0_5[0]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[0]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_52__0_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_151__0
       (.I0(p_reg_reg_i_52__0_4[24]),
        .I1(p_reg_reg_i_52__0_5[24]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[24]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_151__1
       (.I0(p_reg_reg_i_51__1_0[12]),
        .I1(p_reg_reg_i_51__1_1[12]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_51__1_2[12]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_51__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_152
       (.I0(p_reg_reg_i_52__0_0[0]),
        .I1(p_reg_reg_i_52__0_1[0]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[0]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_52__0_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_152__0
       (.I0(p_reg_reg_i_52__0_0[24]),
        .I1(p_reg_reg_i_52__0_1[24]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[24]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_152__1
       (.I0(p_reg_reg_i_52__0_4[12]),
        .I1(p_reg_reg_i_52__0_5[12]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_6[12]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_2 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_153
       (.I0(p_reg_reg_i_52__0_0[12]),
        .I1(p_reg_reg_i_52__0_1[12]),
        .I2(\inputBuf_V_fu_994[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_52__0_2[12]),
        .I4(\inputBuf_V_65_fu_1254[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_52__0_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_3 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_15__0
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [25]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [25]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [25]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [25]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_15__1
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [13]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [13]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [13]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_16
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [13]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [13]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [13]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [13]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_16__0
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [0]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [0]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [0]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [0]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_16__1
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [24]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [24]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [24]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_17
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [0]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [0]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [0]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_17__0
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [24]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [24]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [24]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [24]));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    p_reg_reg_i_17__1
       (.I0(\mux_1047_27_1_1_U1/mux_5_3 [12]),
        .I1(\sf_fu_934_reg[31]_0 [5]),
        .I2(\i_fu_938[18]_i_9_n_3 ),
        .I3(\mux_1047_27_1_1_U1/mux_4_5 [12]),
        .I4(\sf_fu_934_reg[31]_0 [4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_4 [12]),
        .O(\mux_1047_27_1_1_U1/mux_6_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_18
       (.I0(\mux_1047_27_1_1_U1/mux_4_3 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_4_2 [12]),
        .I2(ap_sig_allocacmp_sf_1[5]),
        .I3(\mux_1047_27_1_1_U1/mux_4_1 [12]),
        .I4(ap_sig_allocacmp_sf_1[4]),
        .I5(\mux_1047_27_1_1_U1/mux_4_0 [12]),
        .O(\mux_1047_27_1_1_U1/mux_6_0 [12]));
  MUXF7 p_reg_reg_i_18__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [2]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_18__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [26]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_19
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [14]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 p_reg_reg_i_19__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_19__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_2
       (.I0(p_reg_reg[1]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [1]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [1]),
        .O(B[1]));
  MUXF8 p_reg_reg_i_20
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_20__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_20__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_21
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_21__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_21__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_22__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_23
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_23__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_23__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_24
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_24__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [2]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [2]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_24__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [26]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [26]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_25
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [1]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_25__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [25]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 p_reg_reg_i_25__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [14]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [14]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_26
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [13]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 p_reg_reg_i_26__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_26__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_27
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_27__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_27__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_28
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_28__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_28__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_29
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_29__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_29__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg[0]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [0]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [0]),
        .O(B[0]));
  MUXF8 p_reg_reg_i_30
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_30__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_30__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_31
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_31__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [1]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [1]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_31__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [25]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [25]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_32
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [0]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_32__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [24]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF8 p_reg_reg_i_32__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [13]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [13]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF7 p_reg_reg_i_33
       (.I0(\mux_1047_27_1_1_U1/mux_2_24 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_25 [12]),
        .O(\mux_1047_27_1_1_U1/mux_5_3 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF8 p_reg_reg_i_33__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_33__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_34
       (.I0(\mux_1047_27_1_1_U1/mux_3_10 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_11 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_5 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_34__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_34__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_35
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_35__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_35__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_8 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_9 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_4 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_36
       (.I0(\mux_1047_27_1_1_U1/mux_3_6 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_7 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_3 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_36__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_36__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_37
       (.I0(\mux_1047_27_1_1_U1/mux_3_4 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_5 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_2 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_37__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_37__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_38
       (.I0(\mux_1047_27_1_1_U1/mux_3_2 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_3 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_1 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_38__0
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [0]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [0]),
        .S(ap_sig_allocacmp_sf_1[3]));
  MUXF8 p_reg_reg_i_38__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [24]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [24]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_i_18__1_4[2]),
        .I1(p_reg_reg_i_18__1_5[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39__0
       (.I0(p_reg_reg_i_18__1_4[26]),
        .I1(p_reg_reg_i_18__1_5[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [26]));
  MUXF8 p_reg_reg_i_39__1
       (.I0(\mux_1047_27_1_1_U1/mux_3_0 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_3_1 [12]),
        .O(\mux_1047_27_1_1_U1/mux_4_0 [12]),
        .S(ap_sig_allocacmp_sf_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_i_18__1_0[2]),
        .I1(p_reg_reg_i_18__1_1[2]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40__0
       (.I0(p_reg_reg_i_18__1_0[26]),
        .I1(p_reg_reg_i_18__1_1[26]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[26]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40__1
       (.I0(p_reg_reg_i_18__1_4[14]),
        .I1(p_reg_reg_i_18__1_5[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_i_18__1_0[14]),
        .I1(p_reg_reg_i_18__1_1[14]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[14]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [14]));
  MUXF7 p_reg_reg_i_41__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_41__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_42
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_42__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_42__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_43
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_43__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_43__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_44
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_44__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_44__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_45
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_45__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_45__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_46
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_46__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_46__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_47
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_47__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_47__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_48
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_48__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_48__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_49
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_49__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_49__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_50
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_50__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_50__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_51
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_51__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_51__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_52
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [2]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [2]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [2]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_52__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [26]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [26]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [26]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_52__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_i_18__1_4[1]),
        .I1(p_reg_reg_i_18__1_5[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_i_18__1_4[25]),
        .I1(p_reg_reg_i_18__1_5[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [25]));
  MUXF7 p_reg_reg_i_53__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [14]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [14]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [14]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_18__1_0[1]),
        .I1(p_reg_reg_i_18__1_1[1]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[1]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[1]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54__0
       (.I0(p_reg_reg_i_18__1_0[25]),
        .I1(p_reg_reg_i_18__1_1[25]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[25]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[25]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54__1
       (.I0(p_reg_reg_i_18__1_4[13]),
        .I1(p_reg_reg_i_18__1_5[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55
       (.I0(p_reg_reg_i_18__1_0[13]),
        .I1(p_reg_reg_i_18__1_1[13]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[13]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[13]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [13]));
  MUXF7 p_reg_reg_i_55__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_55__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_56
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_56__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_56__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_57
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_57__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_57__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_58
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_58__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_58__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_59
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_59__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_59__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_60
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_60__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_60__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_61
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_61__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_61__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_62
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_62__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_62__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_63
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_63__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_63__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_64
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_64__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_64__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_65
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_65__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_65__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_66
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [1]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [1]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [1]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_66__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [25]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [25]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [25]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_66__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_67
       (.I0(p_reg_reg_i_18__1_4[0]),
        .I1(p_reg_reg_i_18__1_5[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_67__0
       (.I0(p_reg_reg_i_18__1_4[24]),
        .I1(p_reg_reg_i_18__1_5[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [24]));
  MUXF7 p_reg_reg_i_67__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [13]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [13]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [13]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68
       (.I0(p_reg_reg_i_18__1_0[0]),
        .I1(p_reg_reg_i_18__1_1[0]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[0]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[0]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68__0
       (.I0(p_reg_reg_i_18__1_0[24]),
        .I1(p_reg_reg_i_18__1_1[24]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[24]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[24]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_68__1
       (.I0(p_reg_reg_i_18__1_4[12]),
        .I1(p_reg_reg_i_18__1_5[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_6[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_7[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_24 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_69
       (.I0(p_reg_reg_i_18__1_0[12]),
        .I1(p_reg_reg_i_18__1_1[12]),
        .I2(ap_sig_allocacmp_sf_1[1]),
        .I3(p_reg_reg_i_18__1_2[12]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_18__1_3[12]),
        .O(\mux_1047_27_1_1_U1/mux_2_25 [12]));
  MUXF7 p_reg_reg_i_69__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_69__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_70
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_70__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_70__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_20 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_21 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_10 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_71
       (.I0(\mux_1047_27_1_1_U1/mux_2_22 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_23 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_11 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_71__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_71__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_72
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_72__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_72__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_16 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_17 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_8 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_73
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_73__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_73__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_18 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_19 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_9 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_74
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_74__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_74__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_12 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_13 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_6 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_75
       (.I0(\mux_1047_27_1_1_U1/mux_2_14 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_15 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_7 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_75__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_75__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_76
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_76__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_76__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_8 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_9 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_4 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_77
       (.I0(\mux_1047_27_1_1_U1/mux_2_10 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_11 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_5 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_77__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_77__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_78
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_78__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_78__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_4 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_5 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_2 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_79
       (.I0(\mux_1047_27_1_1_U1/mux_2_6 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_7 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_3 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  MUXF7 p_reg_reg_i_79__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_79__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_80
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [0]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [0]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [0]),
        .S(ap_sig_allocacmp_sf_1[2]));
  MUXF7 p_reg_reg_i_80__0
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [24]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [24]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [24]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[23]_i_14_n_3 ));
  MUXF7 p_reg_reg_i_80__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_0 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_1 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_0 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_81
       (.I0(p_reg_reg_i_41__1_4[2]),
        .I1(p_reg_reg_i_41__1_5[2]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_81__0
       (.I0(p_reg_reg_i_41__1_4[26]),
        .I1(p_reg_reg_i_41__1_5[26]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[26]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [26]));
  MUXF7 p_reg_reg_i_81__1
       (.I0(\mux_1047_27_1_1_U1/mux_2_2 [12]),
        .I1(\mux_1047_27_1_1_U1/mux_2_3 [12]),
        .O(\mux_1047_27_1_1_U1/mux_3_1 [12]),
        .S(\ap_phi_reg_pp0_iter1_inElem_1_reg_2616[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82
       (.I0(p_reg_reg_i_41__1_0[2]),
        .I1(p_reg_reg_i_41__1_1[2]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82__0
       (.I0(p_reg_reg_i_41__1_0[26]),
        .I1(p_reg_reg_i_41__1_1[26]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[26]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_82__1
       (.I0(p_reg_reg_i_41__1_4[14]),
        .I1(p_reg_reg_i_41__1_5[14]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_6[14]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_20 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83
       (.I0(p_reg_reg_i_42__0_4[2]),
        .I1(p_reg_reg_i_42__0_5[2]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83__0
       (.I0(p_reg_reg_i_42__0_4[26]),
        .I1(p_reg_reg_i_42__0_5[26]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[26]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_83__1
       (.I0(p_reg_reg_i_41__1_0[14]),
        .I1(p_reg_reg_i_41__1_1[14]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_41__1_2[14]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_41__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_21 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84
       (.I0(p_reg_reg_i_42__0_0[2]),
        .I1(p_reg_reg_i_42__0_1[2]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[2]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84__0
       (.I0(p_reg_reg_i_42__0_0[26]),
        .I1(p_reg_reg_i_42__0_1[26]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[26]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_84__1
       (.I0(p_reg_reg_i_42__0_4[14]),
        .I1(p_reg_reg_i_42__0_5[14]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_6[14]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_22 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85
       (.I0(p_reg_reg_i_42__0_0[14]),
        .I1(p_reg_reg_i_42__0_1[14]),
        .I2(\inputBuf_V_80_fu_1314[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_42__0_2[14]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_42__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_23 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85__0
       (.I0(p_reg_reg_i_43__1_4[2]),
        .I1(p_reg_reg_i_43__1_5[2]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[2]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_85__1
       (.I0(p_reg_reg_i_43__1_4[26]),
        .I1(p_reg_reg_i_43__1_5[26]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[26]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86
       (.I0(p_reg_reg_i_43__1_0[2]),
        .I1(p_reg_reg_i_43__1_1[2]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[2]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86__0
       (.I0(p_reg_reg_i_43__1_0[26]),
        .I1(p_reg_reg_i_43__1_1[26]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[26]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_86__1
       (.I0(p_reg_reg_i_43__1_4[14]),
        .I1(p_reg_reg_i_43__1_5[14]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_6[14]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_16 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_87
       (.I0(p_reg_reg_i_44__0_4[2]),
        .I1(p_reg_reg_i_44__0_5[2]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[2]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_87__0
       (.I0(p_reg_reg_i_44__0_4[26]),
        .I1(p_reg_reg_i_44__0_5[26]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[26]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_87__1
       (.I0(p_reg_reg_i_43__1_0[14]),
        .I1(p_reg_reg_i_43__1_1[14]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_43__1_2[14]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_43__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_17 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_88
       (.I0(p_reg_reg_i_44__0_0[2]),
        .I1(p_reg_reg_i_44__0_1[2]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[2]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_88__0
       (.I0(p_reg_reg_i_44__0_0[26]),
        .I1(p_reg_reg_i_44__0_1[26]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[26]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_88__1
       (.I0(p_reg_reg_i_44__0_4[14]),
        .I1(p_reg_reg_i_44__0_5[14]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_6[14]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_18 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_89
       (.I0(p_reg_reg_i_45__0_4[2]),
        .I1(p_reg_reg_i_45__0_5[2]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[2]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_89__0
       (.I0(p_reg_reg_i_45__0_4[26]),
        .I1(p_reg_reg_i_45__0_5[26]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[26]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_89__1
       (.I0(p_reg_reg_i_44__0_0[14]),
        .I1(p_reg_reg_i_44__0_1[14]),
        .I2(\inputBuf_V_64_fu_1250[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_44__0_2[14]),
        .I4(\inputBuf_V_64_fu_1250[26]_i_4_n_3 ),
        .I5(p_reg_reg_i_44__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_19 [14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg[26]),
        .I1(\i_fu_938[18]_i_5_n_3 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\mux_1047_27_1_1_U1/mux_6_1 [26]),
        .I4(ap_sig_allocacmp_sf_1[6]),
        .I5(\mux_1047_27_1_1_U1/mux_6_0 [26]),
        .O(\B_V_data_1_payload_B_reg[26] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_90
       (.I0(p_reg_reg_i_45__0_0[2]),
        .I1(p_reg_reg_i_45__0_1[2]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[2]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_90__0
       (.I0(p_reg_reg_i_45__0_0[26]),
        .I1(p_reg_reg_i_45__0_1[26]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[26]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_90__1
       (.I0(p_reg_reg_i_45__0_4[14]),
        .I1(p_reg_reg_i_45__0_5[14]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_6[14]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_12 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_91
       (.I0(p_reg_reg_i_46__0_4[2]),
        .I1(p_reg_reg_i_46__0_5[2]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[2]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_91__0
       (.I0(p_reg_reg_i_46__0_4[26]),
        .I1(p_reg_reg_i_46__0_5[26]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[26]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_91__1
       (.I0(p_reg_reg_i_45__0_0[14]),
        .I1(p_reg_reg_i_45__0_1[14]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_45__0_2[14]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_45__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_13 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_92
       (.I0(p_reg_reg_i_46__0_0[2]),
        .I1(p_reg_reg_i_46__0_1[2]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[2]),
        .I4(\inputBuf_V_48_fu_1186[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_92__0
       (.I0(p_reg_reg_i_46__0_0[26]),
        .I1(p_reg_reg_i_46__0_1[26]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[26]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_92__1
       (.I0(p_reg_reg_i_46__0_4[14]),
        .I1(p_reg_reg_i_46__0_5[14]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_6[14]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_14 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_93
       (.I0(p_reg_reg_i_46__0_0[14]),
        .I1(p_reg_reg_i_46__0_1[14]),
        .I2(\inputBuf_V_48_fu_1186[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_46__0_2[14]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_46__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_15 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_93__0
       (.I0(p_reg_reg_i_47__1_4[2]),
        .I1(p_reg_reg_i_47__1_5[2]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_93__1
       (.I0(p_reg_reg_i_47__1_4[26]),
        .I1(p_reg_reg_i_47__1_5[26]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[26]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_94
       (.I0(p_reg_reg_i_47__1_0[2]),
        .I1(p_reg_reg_i_47__1_1[2]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_47__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_94__0
       (.I0(p_reg_reg_i_47__1_0[26]),
        .I1(p_reg_reg_i_47__1_1[26]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[26]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_94__1
       (.I0(p_reg_reg_i_47__1_4[14]),
        .I1(p_reg_reg_i_47__1_5[14]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_6[14]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_8 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_95
       (.I0(p_reg_reg_i_48__0_4[2]),
        .I1(p_reg_reg_i_48__0_5[2]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_95__0
       (.I0(p_reg_reg_i_48__0_4[26]),
        .I1(p_reg_reg_i_48__0_5[26]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[26]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_95__1
       (.I0(p_reg_reg_i_47__1_0[14]),
        .I1(p_reg_reg_i_47__1_1[14]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_47__1_2[14]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_47__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_9 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_96
       (.I0(p_reg_reg_i_48__0_0[2]),
        .I1(p_reg_reg_i_48__0_1[2]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[2]),
        .I4(\inputBuf_V_32_fu_1122[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_48__0_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_96__0
       (.I0(p_reg_reg_i_48__0_0[26]),
        .I1(p_reg_reg_i_48__0_1[26]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[26]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_96__1
       (.I0(p_reg_reg_i_48__0_4[14]),
        .I1(p_reg_reg_i_48__0_5[14]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_6[14]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_10 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_97
       (.I0(p_reg_reg_i_48__0_0[14]),
        .I1(p_reg_reg_i_48__0_1[14]),
        .I2(\inputBuf_V_32_fu_1122[26]_i_4_n_3 ),
        .I3(p_reg_reg_i_48__0_2[14]),
        .I4(\inputBuf_V_fu_994[26]_i_6_n_3 ),
        .I5(p_reg_reg_i_48__0_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_11 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_97__0
       (.I0(p_reg_reg_i_49__1_4[2]),
        .I1(p_reg_reg_i_49__1_5[2]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_97__1
       (.I0(p_reg_reg_i_49__1_4[26]),
        .I1(p_reg_reg_i_49__1_5[26]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[26]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_98
       (.I0(p_reg_reg_i_49__1_0[2]),
        .I1(p_reg_reg_i_49__1_1[2]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_49__1_3[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_98__0
       (.I0(p_reg_reg_i_49__1_0[26]),
        .I1(p_reg_reg_i_49__1_1[26]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[26]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_98__1
       (.I0(p_reg_reg_i_49__1_4[14]),
        .I1(p_reg_reg_i_49__1_5[14]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_6[14]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_7[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_4 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_99
       (.I0(p_reg_reg_i_50__0_4[2]),
        .I1(p_reg_reg_i_50__0_5[2]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[2]),
        .I4(ap_sig_allocacmp_sf_1[0]),
        .I5(p_reg_reg_i_50__0_7[2]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_99__0
       (.I0(p_reg_reg_i_50__0_4[26]),
        .I1(p_reg_reg_i_50__0_5[26]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_50__0_6[26]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_50__0_7[26]),
        .O(\mux_1047_27_1_1_U1/mux_2_6 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_99__1
       (.I0(p_reg_reg_i_49__1_0[14]),
        .I1(p_reg_reg_i_49__1_1[14]),
        .I2(\inputBuf_V_16_fu_1058[26]_i_3_n_3 ),
        .I3(p_reg_reg_i_49__1_2[14]),
        .I4(\inputBuf_V_80_fu_1314[26]_i_2_n_3 ),
        .I5(p_reg_reg_i_49__1_3[14]),
        .O(\mux_1047_27_1_1_U1/mux_2_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sf_fu_934[0]_i_1 
       (.I0(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\sf_fu_934_reg[31]_0 [0]),
        .O(\sf_fu_934_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[12]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[12]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[12]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[12]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[16]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[16]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[16]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[16]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[20]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[20]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[20]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[20]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[24]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[24]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [23]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[24]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[24]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[28]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[28]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [27]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[28]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[28]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [25]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sf_fu_934[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(icmp_ln290_fu_5107_p2),
        .O(\B_V_data_1_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sf_fu_934[31]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(icmp_ln290_fu_5107_p2),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[31]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [31]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[31]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[31]_i_6 
       (.I0(\sf_fu_934_reg[31]_0 [29]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[4]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[4]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[4]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[4]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[4]_i_6 
       (.I0(\sf_fu_934_reg[31]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[8]_i_2 
       (.I0(\sf_fu_934_reg[31]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[8]_i_3 
       (.I0(\sf_fu_934_reg[31]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_sf_1__0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[8]_i_4 
       (.I0(\sf_fu_934_reg[31]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sf_fu_934[8]_i_5 
       (.I0(\sf_fu_934_reg[31]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg),
        .O(\sf_fu_934[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[12]_i_1 
       (.CI(\sf_fu_934_reg[8]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[12]_i_1_n_3 ,\sf_fu_934_reg[12]_i_1_n_4 ,\sf_fu_934_reg[12]_i_1_n_5 ,\sf_fu_934_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [12:9]),
        .S(ap_sig_allocacmp_sf_1__0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[16]_i_1 
       (.CI(\sf_fu_934_reg[12]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[16]_i_1_n_3 ,\sf_fu_934_reg[16]_i_1_n_4 ,\sf_fu_934_reg[16]_i_1_n_5 ,\sf_fu_934_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [16:13]),
        .S(ap_sig_allocacmp_sf_1__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[20]_i_1 
       (.CI(\sf_fu_934_reg[16]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[20]_i_1_n_3 ,\sf_fu_934_reg[20]_i_1_n_4 ,\sf_fu_934_reg[20]_i_1_n_5 ,\sf_fu_934_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [20:17]),
        .S(ap_sig_allocacmp_sf_1__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[24]_i_1 
       (.CI(\sf_fu_934_reg[20]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[24]_i_1_n_3 ,\sf_fu_934_reg[24]_i_1_n_4 ,\sf_fu_934_reg[24]_i_1_n_5 ,\sf_fu_934_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [24:21]),
        .S(ap_sig_allocacmp_sf_1__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[28]_i_1 
       (.CI(\sf_fu_934_reg[24]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[28]_i_1_n_3 ,\sf_fu_934_reg[28]_i_1_n_4 ,\sf_fu_934_reg[28]_i_1_n_5 ,\sf_fu_934_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [28:25]),
        .S(ap_sig_allocacmp_sf_1__0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[31]_i_3 
       (.CI(\sf_fu_934_reg[28]_i_1_n_3 ),
        .CO({\NLW_sf_fu_934_reg[31]_i_3_CO_UNCONNECTED [3:2],\sf_fu_934_reg[31]_i_3_n_5 ,\sf_fu_934_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sf_fu_934_reg[31]_i_3_O_UNCONNECTED [3],\sf_fu_934_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_sf_1__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sf_fu_934_reg[4]_i_1_n_3 ,\sf_fu_934_reg[4]_i_1_n_4 ,\sf_fu_934_reg[4]_i_1_n_5 ,\sf_fu_934_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_sf_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [4:1]),
        .S({\sf_fu_934[4]_i_3_n_3 ,\sf_fu_934[4]_i_4_n_3 ,\sf_fu_934[4]_i_5_n_3 ,\sf_fu_934[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sf_fu_934_reg[8]_i_1 
       (.CI(\sf_fu_934_reg[4]_i_1_n_3 ),
        .CO({\sf_fu_934_reg[8]_i_1_n_3 ,\sf_fu_934_reg[8]_i_1_n_4 ,\sf_fu_934_reg[8]_i_1_n_5 ,\sf_fu_934_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sf_fu_934_reg[31] [8:5]),
        .S({ap_sig_allocacmp_sf_1__0[8:7],\sf_fu_934[8]_i_4_n_3 ,\sf_fu_934[8]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_187 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_0
   (P,
    \ap_CS_iter3_fsm_reg[1] ,
    p_reg_reg,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_1,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3);
  output [11:0]P;
  output \ap_CS_iter3_fsm_reg[1] ;
  input p_reg_reg;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_1;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_CS_iter2_fsm_state3;
  wire \ap_CS_iter3_fsm_reg[1] ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_186 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .\ap_CS_iter3_fsm_reg[1] (\ap_CS_iter3_fsm_reg[1] ),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_1
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_185 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_10
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_176 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_11
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_175 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_12
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_174 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_13
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_173 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_14
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_172 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_15
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_171 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_16
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_170 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_17
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_169 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_18
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_168 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_19
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_167 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_2
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_184 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_20
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_166 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_21
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_165 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_22
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_164 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_23
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_163 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_24
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_162 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_25
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_161 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_26
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_160 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_27
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_159 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_28
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_158 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_29
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_157 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_3
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_183 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_30
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_156 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_31
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_155 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_32
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_154 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_33
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_153 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_34
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_152 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_35
   (D,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_151 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_36
   (P,
    p_reg_reg,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_0);
  output [11:0]P;
  input p_reg_reg;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_0;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_150 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .grp_fu_9049_ce(grp_fu_9049_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_37
   (P,
    grp_fu_9049_ce,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_938_reg[8] ,
    p_reg_reg,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \i_fu_938[18]_i_4 ,
    \i_fu_938[18]_i_4_0 ,
    \i_fu_938[18]_i_4_1 ,
    \i_fu_938[18]_i_4_2 ,
    \i_fu_938[18]_i_4_3 ,
    \i_fu_938[18]_i_4_4 );
  output [11:0]P;
  output grp_fu_9049_ce;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_938_reg[8] ;
  input p_reg_reg;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \i_fu_938[18]_i_4 ;
  input \i_fu_938[18]_i_4_0 ;
  input \i_fu_938[18]_i_4_1 ;
  input \i_fu_938[18]_i_4_2 ;
  input \i_fu_938[18]_i_4_3 ;
  input \i_fu_938[18]_i_4_4 ;

  wire [11:0]P;
  wire [0:0]Q;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire \i_fu_938[18]_i_4 ;
  wire \i_fu_938[18]_i_4_0 ;
  wire \i_fu_938[18]_i_4_1 ;
  wire \i_fu_938[18]_i_4_2 ;
  wire \i_fu_938[18]_i_4_3 ;
  wire \i_fu_938[18]_i_4_4 ;
  wire \i_fu_938_reg[8] ;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .Q(Q),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .\ap_CS_iter3_fsm_reg[1] (grp_fu_9049_ce),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter7_fsm_reg[1] (\ap_CS_iter7_fsm_reg[1] ),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .\i_fu_938[18]_i_4 (\i_fu_938[18]_i_4 ),
        .\i_fu_938[18]_i_4_0 (\i_fu_938[18]_i_4_0 ),
        .\i_fu_938[18]_i_4_1 (\i_fu_938[18]_i_4_1 ),
        .\i_fu_938[18]_i_4_2 (\i_fu_938[18]_i_4_2 ),
        .\i_fu_938[18]_i_4_3 (\i_fu_938[18]_i_4_3 ),
        .\i_fu_938[18]_i_4_4 (\i_fu_938[18]_i_4_4 ),
        .\i_fu_938_reg[8] (\i_fu_938_reg[8] ),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_4
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_182 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_5
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_181 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_6
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_180 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_7
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_179 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_8
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_178 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_9
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_177 MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U
       (.A(A),
        .P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .weights_V_TDATA(weights_V_TDATA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
   (P,
    \ap_CS_iter3_fsm_reg[1] ,
    \ap_CS_iter7_fsm_reg[1] ,
    \i_fu_938_reg[8] ,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_NS_iter2_fsm1118_out,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    ap_CS_iter7_fsm_state8,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    out_V_TREADY_int_regslice,
    Q,
    \i_fu_938[18]_i_4 ,
    \i_fu_938[18]_i_4_0 ,
    \i_fu_938[18]_i_4_1 ,
    \i_fu_938[18]_i_4_2 ,
    \i_fu_938[18]_i_4_3 ,
    \i_fu_938[18]_i_4_4 );
  output [11:0]P;
  output \ap_CS_iter3_fsm_reg[1] ;
  output \ap_CS_iter7_fsm_reg[1] ;
  output \i_fu_938_reg[8] ;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;
  input ap_NS_iter2_fsm1118_out;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input ap_CS_iter7_fsm_state8;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input out_V_TREADY_int_regslice;
  input [0:0]Q;
  input \i_fu_938[18]_i_4 ;
  input \i_fu_938[18]_i_4_0 ;
  input \i_fu_938[18]_i_4_1 ;
  input \i_fu_938[18]_i_4_2 ;
  input \i_fu_938[18]_i_4_3 ;
  input \i_fu_938[18]_i_4_4 ;

  wire [11:0]P;
  wire [0:0]Q;
  wire ap_CS_iter2_fsm_state3;
  wire \ap_CS_iter3_fsm_reg[1] ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter7_fsm_reg[1] ;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire \i_fu_938[18]_i_4 ;
  wire \i_fu_938[18]_i_4_0 ;
  wire \i_fu_938[18]_i_4_1 ;
  wire \i_fu_938[18]_i_4_2 ;
  wire \i_fu_938[18]_i_4_3 ;
  wire \i_fu_938[18]_i_4_4 ;
  wire \i_fu_938_reg[8] ;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00202020)) 
    \ap_CS_iter1_fsm[1]_i_3 
       (.I0(ap_CS_iter7_fsm_state8),
        .I1(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I2(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I3(out_V_TREADY_int_regslice),
        .I4(Q),
        .O(\ap_CS_iter7_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \i_fu_938[18]_i_10 
       (.I0(\i_fu_938[18]_i_4 ),
        .I1(\i_fu_938[18]_i_4_0 ),
        .I2(\i_fu_938[18]_i_4_1 ),
        .I3(\i_fu_938[18]_i_4_2 ),
        .I4(\i_fu_938[18]_i_4_3 ),
        .I5(\i_fu_938[18]_i_4_4 ),
        .O(\i_fu_938_reg[8] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(\ap_CS_iter3_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(\ap_CS_iter3_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter3_fsm_reg[1] ),
        .CEP(\ap_CS_iter3_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hAFAFAFAE)) 
    p_reg_reg_i_1__0
       (.I0(ap_NS_iter2_fsm1118_out),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(\ap_CS_iter7_fsm_reg[1] ),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter3_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_150
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_151
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_152
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_153
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_154
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_155
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_156
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_157
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_158
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_159
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_160
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_161
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_162
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_163
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_164
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_165
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_166
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_167
   (P,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_1,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_1;
  input [10:0]p_reg_reg_2;

  wire [11:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_168
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_169
   (D,
    p_reg_reg_0,
    grp_fu_9049_ce,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input grp_fu_9049_ce;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire grp_fu_9049_ce;
  wire p_reg_reg_0;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9049_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(grp_fu_9049_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9049_ce),
        .CEP(grp_fu_9049_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_170
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_171
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_172
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_173
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_174
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_175
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_176
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_177
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_178
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_179
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_180
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_181
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_182
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_183
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_2);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_2;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [10:0]p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2[10],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_184
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_185
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    weights_V_TDATA,
    p_reg_reg_2,
    p_reg_reg_3);
  output [11:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]p_reg_reg_2;
  input [10:0]p_reg_reg_3;

  wire [11:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [10:0]p_reg_reg_3;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3[10],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_186
   (P,
    \ap_CS_iter3_fsm_reg[1] ,
    p_reg_reg_0,
    ap_clk,
    weights_V_TDATA,
    A,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_2,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3);
  output [11:0]P;
  output \ap_CS_iter3_fsm_reg[1] ;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]weights_V_TDATA;
  input [2:0]A;
  input [10:0]p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_2;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;

  wire [2:0]A;
  wire [11:0]P;
  wire ap_CS_iter2_fsm_state3;
  wire \ap_CS_iter3_fsm_reg[1] ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(\ap_CS_iter3_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(\ap_CS_iter3_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter3_fsm_reg[1] ),
        .CEP(\ap_CS_iter3_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hAFAFAFAE)) 
    p_reg_reg_i_1__16
       (.I0(ap_NS_iter2_fsm1118_out),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(p_reg_reg_2),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter3_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_187
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    weights_V_TDATA,
    P);
  output [11:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [2:0]B;
  input [7:0]weights_V_TDATA;
  input [10:0]P;

  wire [2:0]B;
  wire [11:0]D;
  wire [10:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]weights_V_TDATA;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA[7],weights_V_TDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P[10],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_97_reg_12267_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_97_reg_12267_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_97_reg_12267_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_149 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_97_reg_12267_reg[13] (\add_ln840_97_reg_12267_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_38
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_148 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_39
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_106_reg_12277_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_106_reg_12277_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_106_reg_12277_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_147 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_106_reg_12277_reg[13] (\add_ln840_106_reg_12277_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_40
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_146 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_41
   (P,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    S,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_115_reg_12287_reg[13] ,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_1,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_10454);
  output [11:0]P;
  output r_V_1_reg_112070;
  output grp_fu_9387_ce;
  output [0:0]S;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_115_reg_12287_reg[13] ;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_1;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_10454;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_115_reg_12287_reg[13] ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire icmp_ln249_reg_10454;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_145 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_115_reg_12287_reg[13] (\add_ln840_115_reg_12287_reg[13] ),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter5_fsm_reg[1] (grp_fu_9387_ce),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .icmp_ln249_reg_10454(icmp_ln249_reg_10454),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_42
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_144 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_43
   (P,
    S,
    p_reg_reg,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_7_reg_12167_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_7_reg_12167_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_12167_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_143 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_7_reg_12167_reg[13] (\add_ln840_7_reg_12167_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_44
   (D,
    \icmp_ln249_reg_10454_reg[0] ,
    \ap_CS_iter5_fsm_reg[1] ,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_0,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_1,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_10454);
  output [12:0]D;
  output \icmp_ln249_reg_10454_reg[0] ;
  output \ap_CS_iter5_fsm_reg[1] ;
  output ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_0;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_1;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_10454;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter5_fsm_reg[1] ;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire icmp_ln249_reg_10454;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire \icmp_ln249_reg_10454_reg[0] ;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_142 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .\ap_CS_iter5_fsm_reg[1] (\ap_CS_iter5_fsm_reg[1] ),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter7_fsm_state8(ap_CS_iter7_fsm_state8),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .icmp_ln249_reg_10454(icmp_ln249_reg_10454),
        .icmp_ln249_reg_10454_pp0_iter6_reg(icmp_ln249_reg_10454_pp0_iter6_reg),
        .\icmp_ln249_reg_10454_reg[0] (\icmp_ln249_reg_10454_reg[0] ),
        .icmp_ln290_reg_11181_pp0_iter6_reg(icmp_ln290_reg_11181_pp0_iter6_reg),
        .out_V_TREADY_int_regslice(out_V_TREADY_int_regslice),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_45
   (P,
    S,
    p_reg_reg,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_16_reg_12177_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_16_reg_12177_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_12177_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_141 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_16_reg_12177_reg[13] (\add_ln840_16_reg_12177_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_46
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [12:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_140 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_47
   (P,
    S,
    p_reg_reg,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_25_reg_12187_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_25_reg_12187_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_12187_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_139 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_25_reg_12187_reg[13] (\add_ln840_25_reg_12187_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_48
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [12:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_138 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_49
   (P,
    S,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_34_reg_12197_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_34_reg_12197_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_12197_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_137 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_34_reg_12197_reg[13] (\add_ln840_34_reg_12197_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_50
   (D,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_136 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_51
   (P,
    S,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_43_reg_12207_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_43_reg_12207_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_43_reg_12207_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_135 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_43_reg_12207_reg[13] (\add_ln840_43_reg_12207_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_52
   (D,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_134 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_53
   (P,
    S,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_52_reg_12217_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_52_reg_12217_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_52_reg_12217_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_133 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_52_reg_12217_reg[13] (\add_ln840_52_reg_12217_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_54
   (D,
    p_reg_reg,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input p_reg_reg;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg;
  wire [2:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_132 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_55
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_61_reg_12227_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_61_reg_12227_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_61_reg_12227_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_131 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_61_reg_12227_reg[13] (\add_ln840_61_reg_12227_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_56
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_130 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_57
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_70_reg_12237_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_70_reg_12237_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_70_reg_12237_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_129 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_70_reg_12237_reg[13] (\add_ln840_70_reg_12237_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_58
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_128 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_59
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_79_reg_12247_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_79_reg_12247_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_79_reg_12247_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_127 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_79_reg_12247_reg[13] (\add_ln840_79_reg_12247_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_60
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_126 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_61
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    \add_ln840_88_reg_12257_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]p_reg_reg_0;
  input [0:0]\add_ln840_88_reg_12257_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_88_reg_12257_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire [11:0]p_reg_reg_0;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_125 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.P(P),
        .Q(Q),
        .S(S),
        .\add_ln840_88_reg_12257_reg[13] (\add_ln840_88_reg_12257_reg[13] ),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_62
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg;
  wire r_V_1_reg_112070;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_NS_iter2_fsm1118_out(ap_NS_iter2_fsm1118_out),
        .ap_clk(ap_clk),
        .grp_fu_9387_ce(grp_fu_9387_ce),
        .p_reg_reg_0(p_reg_reg),
        .r_V_1_reg_112070(r_V_1_reg_112070));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_125
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_88_reg_12257_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_88_reg_12257_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_88_reg_12257_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_88_reg_12257[13]_i_3 
       (.I0(\add_ln840_88_reg_12257_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_126
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_127
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_79_reg_12247_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_79_reg_12247_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_79_reg_12247_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_79_reg_12247[13]_i_3 
       (.I0(\add_ln840_79_reg_12247_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_128
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_129
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_70_reg_12237_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_70_reg_12237_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_70_reg_12237_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_70_reg_12237[13]_i_3 
       (.I0(\add_ln840_70_reg_12237_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_130
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_131
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_61_reg_12227_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_61_reg_12227_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_61_reg_12227_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_61_reg_12227[13]_i_3 
       (.I0(\add_ln840_61_reg_12227_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_132
   (D,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [12:0]D;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_133
   (P,
    S,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_52_reg_12217_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_52_reg_12217_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_52_reg_12217_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_52_reg_12217[13]_i_3 
       (.I0(\add_ln840_52_reg_12217_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_134
   (D,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [12:0]D;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_135
   (P,
    S,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_43_reg_12207_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_43_reg_12207_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_43_reg_12207_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_43_reg_12207[13]_i_3 
       (.I0(\add_ln840_43_reg_12207_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_136
   (D,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [12:0]D;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_137
   (P,
    S,
    p_reg_reg_0,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2,
    \add_ln840_34_reg_12197_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_1;
  input [11:0]p_reg_reg_2;
  input [0:0]\add_ln840_34_reg_12197_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_34_reg_12197_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire p_reg_reg_0;
  wire [2:0]p_reg_reg_1;
  wire [11:0]p_reg_reg_2;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_34_reg_12197[13]_i_3 
       (.I0(\add_ln840_34_reg_12197_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2[11],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_138
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [12:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_2;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_139
   (P,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    \add_ln840_25_reg_12187_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_2;
  input [11:0]p_reg_reg_3;
  input [0:0]\add_ln840_25_reg_12187_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_25_reg_12187_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [11:0]p_reg_reg_3;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_25_reg_12187[13]_i_3 
       (.I0(\add_ln840_25_reg_12187_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_140
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [12:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_2;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_141
   (P,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    \add_ln840_16_reg_12177_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_2;
  input [11:0]p_reg_reg_3;
  input [0:0]\add_ln840_16_reg_12177_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_16_reg_12177_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [11:0]p_reg_reg_3;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_16_reg_12177[13]_i_3 
       (.I0(\add_ln840_16_reg_12177_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_142
   (D,
    \icmp_ln249_reg_10454_reg[0] ,
    \ap_CS_iter5_fsm_reg[1] ,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P,
    ap_CS_iter1_fsm_state2,
    p_reg_reg_1,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_2,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_10454);
  output [12:0]D;
  output \icmp_ln249_reg_10454_reg[0] ;
  output \ap_CS_iter5_fsm_reg[1] ;
  output ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;
  input ap_CS_iter1_fsm_state2;
  input [0:0]p_reg_reg_1;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_2;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_10454;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter5_fsm_reg[1] ;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire icmp_ln249_reg_10454;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire \icmp_ln249_reg_10454_reg[0] ;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire [2:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    dout_i_1__0
       (.I0(ap_NS_iter2_fsm1118_out),
        .I1(icmp_ln249_reg_10454),
        .O(\icmp_ln249_reg_10454_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_10454_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(p_reg_reg_1),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter2_fsm1118_out));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln249_reg_10454_reg[0] ),
        .CEA2(\ap_CS_iter5_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(\ap_CS_iter5_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter5_fsm_reg[1] ),
        .CEP(\ap_CS_iter5_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__15
       (.I0(ap_CS_iter5_fsm_state6),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(p_reg_reg_2),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter5_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_143
   (P,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3,
    \add_ln840_7_reg_12167_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_2;
  input [11:0]p_reg_reg_3;
  input [0:0]\add_ln840_7_reg_12167_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_7_reg_12167_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [2:0]p_reg_reg_2;
  wire [11:0]p_reg_reg_3;
  wire p_reg_reg_n_96;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_7_reg_12167[13]_i_3 
       (.I0(\add_ln840_7_reg_12167_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3[11],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_144
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_145
   (P,
    r_V_1_reg_112070,
    \ap_CS_iter5_fsm_reg[1] ,
    S,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_115_reg_12287_reg[13] ,
    ap_CS_iter5_fsm_state6,
    ap_CS_iter3_fsm_state4,
    p_reg_reg_2,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter2_fsm_state3,
    icmp_ln249_reg_10454);
  output [11:0]P;
  output r_V_1_reg_112070;
  output \ap_CS_iter5_fsm_reg[1] ;
  output [0:0]S;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_115_reg_12287_reg[13] ;
  input ap_CS_iter5_fsm_state6;
  input ap_CS_iter3_fsm_state4;
  input p_reg_reg_2;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln249_reg_10454;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_115_reg_12287_reg[13] ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire \ap_CS_iter5_fsm_reg[1] ;
  wire ap_CS_iter5_fsm_state6;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire icmp_ln249_reg_10454;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_115_reg_12287[13]_i_3 
       (.I0(\add_ln840_115_reg_12287_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    dout_i_1
       (.I0(ap_NS_iter2_fsm1118_out),
        .I1(icmp_ln249_reg_10454),
        .O(r_V_1_reg_112070));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(\ap_CS_iter5_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(\ap_CS_iter5_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter5_fsm_reg[1] ),
        .CEP(\ap_CS_iter5_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    p_reg_reg_i_1__1
       (.I0(ap_CS_iter5_fsm_state6),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(p_reg_reg_2),
        .I3(ap_CS_iter4_fsm_state5),
        .I4(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_iter5_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_146
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_147
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_106_reg_12277_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_106_reg_12277_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_106_reg_12277_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_106_reg_12277[13]_i_3 
       (.I0(\add_ln840_106_reg_12277_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_148
   (D,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [12:0]D;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]P;

  wire [12:0]D;
  wire [11:0]P;
  wire [7:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P[11],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_149
   (P,
    S,
    r_V_1_reg_112070,
    grp_fu_9387_ce,
    ap_NS_iter2_fsm1118_out,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    \add_ln840_97_reg_12267_reg[13] );
  output [11:0]P;
  output [0:0]S;
  input r_V_1_reg_112070;
  input grp_fu_9387_ce;
  input ap_NS_iter2_fsm1118_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]p_reg_reg_0;
  input [11:0]p_reg_reg_1;
  input [0:0]\add_ln840_97_reg_12267_reg[13] ;

  wire [11:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln840_97_reg_12267_reg[13] ;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_clk;
  wire grp_fu_9387_ce;
  wire [2:0]p_reg_reg_0;
  wire [11:0]p_reg_reg_1;
  wire p_reg_reg_n_96;
  wire r_V_1_reg_112070;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln840_97_reg_12267[13]_i_3 
       (.I0(\add_ln840_97_reg_12267_reg[13] ),
        .I1(p_reg_reg_n_96),
        .O(S));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1[11],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_1_reg_112070),
        .CEA2(grp_fu_9387_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter2_fsm1118_out),
        .CEB2(grp_fu_9387_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9387_ce),
        .CEP(grp_fu_9387_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:13],p_reg_reg_n_96,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1
   (OPMODE,
    D,
    \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    \accu_V_26_reg_12747_reg[15] ,
    \accu_V_26_reg_12747_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    ap_CS_iter6_fsm_state7,
    icmp_ln272_reg_10579_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [17:0]D;
  output \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [12:0]\accu_V_26_reg_12747_reg[15] ;
  input [13:0]\accu_V_26_reg_12747_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;
  input ap_CS_iter6_fsm_state7;
  input icmp_ln272_reg_10579_pp0_iter4_reg;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_26_reg_12747_reg[15] ;
  wire [13:0]\accu_V_26_reg_12747_reg[15]_0 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ;
  wire icmp_ln272_reg_10579_pp0_iter4_reg;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_124 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_26_reg_12747_reg[15] (\accu_V_26_reg_12747_reg[15] ),
        .\accu_V_26_reg_12747_reg[15]_0 (\accu_V_26_reg_12747_reg[15]_0 ),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] (\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .icmp_ln272_reg_10579_pp0_iter4_reg(icmp_ln272_reg_10579_pp0_iter4_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_63
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_1_fu_946_reg[15] ,
    \accu_V_1_fu_946_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_1_fu_946_reg[15] ;
  input [13:0]\accu_V_1_fu_946_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_1_fu_946_reg[15] ;
  wire [13:0]\accu_V_1_fu_946_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_123 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_1_fu_946_reg[15] (\accu_V_1_fu_946_reg[15] ),
        .\accu_V_1_fu_946_reg[15]_0 (\accu_V_1_fu_946_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_64
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_28_reg_12769_reg[15] ,
    \accu_V_28_reg_12769_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_28_reg_12769_reg[15] ;
  input [13:0]\accu_V_28_reg_12769_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_28_reg_12769_reg[15] ;
  wire [13:0]\accu_V_28_reg_12769_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_122 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_28_reg_12769_reg[15] (\accu_V_28_reg_12769_reg[15] ),
        .\accu_V_28_reg_12769_reg[15]_0 (\accu_V_28_reg_12769_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_65
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_29_reg_12780_reg[15] ,
    \accu_V_29_reg_12780_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_29_reg_12780_reg[15] ;
  input [13:0]\accu_V_29_reg_12780_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_29_reg_12780_reg[15] ;
  wire [13:0]\accu_V_29_reg_12780_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_121 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_29_reg_12780_reg[15] (\accu_V_29_reg_12780_reg[15] ),
        .\accu_V_29_reg_12780_reg[15]_0 (\accu_V_29_reg_12780_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_66
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_30_reg_12791_reg[15] ,
    \accu_V_30_reg_12791_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_30_reg_12791_reg[15] ;
  input [13:0]\accu_V_30_reg_12791_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_30_reg_12791_reg[15] ;
  wire [13:0]\accu_V_30_reg_12791_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_120 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_30_reg_12791_reg[15] (\accu_V_30_reg_12791_reg[15] ),
        .\accu_V_30_reg_12791_reg[15]_0 (\accu_V_30_reg_12791_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_67
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_31_reg_12802_reg[15] ,
    \accu_V_31_reg_12802_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_31_reg_12802_reg[15] ;
  input [13:0]\accu_V_31_reg_12802_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_31_reg_12802_reg[15] ;
  wire [13:0]\accu_V_31_reg_12802_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_119 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_31_reg_12802_reg[15] (\accu_V_31_reg_12802_reg[15] ),
        .\accu_V_31_reg_12802_reg[15]_0 (\accu_V_31_reg_12802_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_68
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_32_reg_12813_reg[15] ,
    \accu_V_32_reg_12813_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_32_reg_12813_reg[15] ;
  input [13:0]\accu_V_32_reg_12813_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_32_reg_12813_reg[15] ;
  wire [13:0]\accu_V_32_reg_12813_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_118 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_32_reg_12813_reg[15] (\accu_V_32_reg_12813_reg[15] ),
        .\accu_V_32_reg_12813_reg[15]_0 (\accu_V_32_reg_12813_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_69
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_33_reg_12824_reg[15] ,
    \accu_V_33_reg_12824_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_33_reg_12824_reg[15] ;
  input [13:0]\accu_V_33_reg_12824_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_33_reg_12824_reg[15] ;
  wire [13:0]\accu_V_33_reg_12824_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_117 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_33_reg_12824_reg[15] (\accu_V_33_reg_12824_reg[15] ),
        .\accu_V_33_reg_12824_reg[15]_0 (\accu_V_33_reg_12824_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_70
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_34_reg_12835_reg[15] ,
    \accu_V_34_reg_12835_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_34_reg_12835_reg[15] ;
  input [13:0]\accu_V_34_reg_12835_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_34_reg_12835_reg[15] ;
  wire [13:0]\accu_V_34_reg_12835_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_116 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_34_reg_12835_reg[15] (\accu_V_34_reg_12835_reg[15] ),
        .\accu_V_34_reg_12835_reg[15]_0 (\accu_V_34_reg_12835_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_71
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_35_reg_12846_reg[15] ,
    \accu_V_35_reg_12846_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_35_reg_12846_reg[15] ;
  input [13:0]\accu_V_35_reg_12846_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_35_reg_12846_reg[15] ;
  wire [13:0]\accu_V_35_reg_12846_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_115 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_35_reg_12846_reg[15] (\accu_V_35_reg_12846_reg[15] ),
        .\accu_V_35_reg_12846_reg[15]_0 (\accu_V_35_reg_12846_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_72
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_10_fu_982_reg[15] ,
    \accu_V_10_fu_982_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_10_fu_982_reg[15] ;
  input [13:0]\accu_V_10_fu_982_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_10_fu_982_reg[15] ;
  wire [13:0]\accu_V_10_fu_982_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_114 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_10_fu_982_reg[15] (\accu_V_10_fu_982_reg[15] ),
        .\accu_V_10_fu_982_reg[15]_0 (\accu_V_10_fu_982_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_73
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_11_fu_986_reg[15] ,
    \accu_V_11_fu_986_reg[15]_0 ,
    p_reg_reg,
    p_reg_reg_0);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_11_fu_986_reg[15] ;
  input [13:0]\accu_V_11_fu_986_reg[15]_0 ;
  input [17:0]p_reg_reg;
  input p_reg_reg_0;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_11_fu_986_reg[15] ;
  wire [13:0]\accu_V_11_fu_986_reg[15]_0 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_113 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_11_fu_986_reg[15] (\accu_V_11_fu_986_reg[15] ),
        .\accu_V_11_fu_986_reg[15]_0 (\accu_V_11_fu_986_reg[15]_0 ),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .grp_fu_9608_ce(grp_fu_9608_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_74
   (grp_fu_9608_ce,
    D,
    ap_NS_iter3_fsm1117_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_12_fu_990_reg[15] ,
    \accu_V_12_fu_990_reg[15]_0 ,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_0,
    p_reg_reg_1);
  output grp_fu_9608_ce;
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_12_fu_990_reg[15] ;
  input [13:0]\accu_V_12_fu_990_reg[15]_0 ;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg;
  input ap_CS_iter5_fsm_state6;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire [12:0]\accu_V_12_fu_990_reg[15] ;
  wire [13:0]\accu_V_12_fu_990_reg[15]_0 ;
  wire ap_CS_iter3_fsm_state4;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire grp_fu_9608_ce;
  wire p_reg_reg;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U
       (.A(A),
        .D(D),
        .OPMODE(OPMODE),
        .Q(Q),
        .\accu_V_12_fu_990_reg[15] (\accu_V_12_fu_990_reg[15] ),
        .\accu_V_12_fu_990_reg[15]_0 (\accu_V_12_fu_990_reg[15]_0 ),
        .ap_CS_iter3_fsm_state4(ap_CS_iter3_fsm_state4),
        .\ap_CS_iter4_fsm_reg[1] (grp_fu_9608_ce),
        .ap_CS_iter4_fsm_state5(ap_CS_iter4_fsm_state5),
        .ap_CS_iter5_fsm_state6(ap_CS_iter5_fsm_state6),
        .ap_CS_iter6_fsm_state7(ap_CS_iter6_fsm_state7),
        .ap_NS_iter3_fsm1117_out(ap_NS_iter3_fsm1117_out),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2
   (\ap_CS_iter4_fsm_reg[1] ,
    D,
    ap_NS_iter3_fsm1117_out,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_12_fu_990_reg[15] ,
    \accu_V_12_fu_990_reg[15]_0 ,
    ap_CS_iter4_fsm_state5,
    ap_CS_iter3_fsm_state4,
    ap_CS_iter6_fsm_state7,
    p_reg_reg_0,
    ap_CS_iter5_fsm_state6,
    p_reg_reg_1,
    p_reg_reg_2);
  output \ap_CS_iter4_fsm_reg[1] ;
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_12_fu_990_reg[15] ;
  input [13:0]\accu_V_12_fu_990_reg[15]_0 ;
  input ap_CS_iter4_fsm_state5;
  input ap_CS_iter3_fsm_state4;
  input ap_CS_iter6_fsm_state7;
  input p_reg_reg_0;
  input ap_CS_iter5_fsm_state6;
  input [17:0]p_reg_reg_1;
  input p_reg_reg_2;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_12_fu_990[11]_i_2_n_3 ;
  wire \accu_V_12_fu_990[11]_i_3_n_3 ;
  wire \accu_V_12_fu_990[11]_i_4_n_3 ;
  wire \accu_V_12_fu_990[11]_i_5_n_3 ;
  wire \accu_V_12_fu_990[11]_i_6_n_3 ;
  wire \accu_V_12_fu_990[11]_i_7_n_3 ;
  wire \accu_V_12_fu_990[11]_i_8_n_3 ;
  wire \accu_V_12_fu_990[11]_i_9_n_3 ;
  wire \accu_V_12_fu_990[15]_i_2_n_3 ;
  wire \accu_V_12_fu_990[15]_i_3_n_3 ;
  wire \accu_V_12_fu_990[15]_i_4_n_3 ;
  wire \accu_V_12_fu_990[15]_i_5_n_3 ;
  wire \accu_V_12_fu_990[15]_i_6_n_3 ;
  wire \accu_V_12_fu_990[15]_i_7_n_3 ;
  wire \accu_V_12_fu_990[15]_i_8_n_3 ;
  wire \accu_V_12_fu_990[17]_i_2_n_3 ;
  wire \accu_V_12_fu_990[17]_i_3_n_3 ;
  wire \accu_V_12_fu_990[3]_i_2_n_3 ;
  wire \accu_V_12_fu_990[3]_i_3_n_3 ;
  wire \accu_V_12_fu_990[3]_i_4_n_3 ;
  wire \accu_V_12_fu_990[3]_i_5_n_3 ;
  wire \accu_V_12_fu_990[3]_i_6_n_3 ;
  wire \accu_V_12_fu_990[3]_i_7_n_3 ;
  wire \accu_V_12_fu_990[3]_i_8_n_3 ;
  wire \accu_V_12_fu_990[7]_i_2_n_3 ;
  wire \accu_V_12_fu_990[7]_i_3_n_3 ;
  wire \accu_V_12_fu_990[7]_i_4_n_3 ;
  wire \accu_V_12_fu_990[7]_i_5_n_3 ;
  wire \accu_V_12_fu_990[7]_i_6_n_3 ;
  wire \accu_V_12_fu_990[7]_i_7_n_3 ;
  wire \accu_V_12_fu_990[7]_i_8_n_3 ;
  wire \accu_V_12_fu_990[7]_i_9_n_3 ;
  wire \accu_V_12_fu_990_reg[11]_i_1_n_3 ;
  wire \accu_V_12_fu_990_reg[11]_i_1_n_4 ;
  wire \accu_V_12_fu_990_reg[11]_i_1_n_5 ;
  wire \accu_V_12_fu_990_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_12_fu_990_reg[15] ;
  wire [13:0]\accu_V_12_fu_990_reg[15]_0 ;
  wire \accu_V_12_fu_990_reg[15]_i_1_n_3 ;
  wire \accu_V_12_fu_990_reg[15]_i_1_n_4 ;
  wire \accu_V_12_fu_990_reg[15]_i_1_n_5 ;
  wire \accu_V_12_fu_990_reg[15]_i_1_n_6 ;
  wire \accu_V_12_fu_990_reg[17]_i_1_n_6 ;
  wire \accu_V_12_fu_990_reg[3]_i_1_n_3 ;
  wire \accu_V_12_fu_990_reg[3]_i_1_n_4 ;
  wire \accu_V_12_fu_990_reg[3]_i_1_n_5 ;
  wire \accu_V_12_fu_990_reg[3]_i_1_n_6 ;
  wire \accu_V_12_fu_990_reg[7]_i_1_n_3 ;
  wire \accu_V_12_fu_990_reg[7]_i_1_n_4 ;
  wire \accu_V_12_fu_990_reg[7]_i_1_n_5 ;
  wire \accu_V_12_fu_990_reg[7]_i_1_n_6 ;
  wire ap_CS_iter3_fsm_state4;
  wire \ap_CS_iter4_fsm_reg[1] ;
  wire ap_CS_iter4_fsm_state5;
  wire ap_CS_iter5_fsm_state6;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_12_load;
  wire p_reg_reg_0;
  wire [17:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_12_fu_990_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_12_fu_990_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_12_fu_990_reg[15]_0 [10]),
        .I2(\accu_V_12_fu_990_reg[15] [10]),
        .O(\accu_V_12_fu_990[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_12_fu_990_reg[15]_0 [9]),
        .I2(\accu_V_12_fu_990_reg[15] [9]),
        .O(\accu_V_12_fu_990[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_12_fu_990_reg[15]_0 [8]),
        .I2(\accu_V_12_fu_990_reg[15] [8]),
        .O(\accu_V_12_fu_990[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_12_fu_990_reg[15]_0 [7]),
        .I2(\accu_V_12_fu_990_reg[15] [7]),
        .O(\accu_V_12_fu_990[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[11]_i_6 
       (.I0(\accu_V_12_fu_990[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_12_fu_990_reg[15]_0 [11]),
        .I3(\accu_V_12_fu_990_reg[15] [11]),
        .O(\accu_V_12_fu_990[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_12_fu_990_reg[15]_0 [10]),
        .I2(\accu_V_12_fu_990_reg[15] [10]),
        .I3(\accu_V_12_fu_990[11]_i_3_n_3 ),
        .O(\accu_V_12_fu_990[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_12_fu_990_reg[15]_0 [9]),
        .I2(\accu_V_12_fu_990_reg[15] [9]),
        .I3(\accu_V_12_fu_990[11]_i_4_n_3 ),
        .O(\accu_V_12_fu_990[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_12_fu_990_reg[15]_0 [8]),
        .I2(\accu_V_12_fu_990_reg[15] [8]),
        .I3(\accu_V_12_fu_990[11]_i_5_n_3 ),
        .O(\accu_V_12_fu_990[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_12_fu_990[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_12_fu_990_reg[15]_0 [13]),
        .I2(\accu_V_12_fu_990_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_12_fu_990[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_12_fu_990[15]_i_3 
       (.I0(\accu_V_12_fu_990_reg[15]_0 [12]),
        .I1(\accu_V_12_fu_990_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_12_fu_990[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_12_fu_990[15]_i_4 
       (.I0(\accu_V_12_fu_990_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_12_fu_990_reg[15]_0 [12]),
        .O(\accu_V_12_fu_990[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_12_fu_990[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_12_fu_990[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_12_fu_990[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_12_fu_990_reg[15] [12]),
        .I2(\accu_V_12_fu_990_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_12_fu_990[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_12_fu_990[15]_i_7 
       (.I0(\accu_V_12_fu_990[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_12_fu_990_reg[15]_0 [13]),
        .I3(\accu_V_12_fu_990_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_12_fu_990[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_12_fu_990[15]_i_8 
       (.I0(\accu_V_12_fu_990_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_12_fu_990_reg[15] [12]),
        .I3(\accu_V_12_fu_990_reg[15] [11]),
        .I4(\accu_V_12_fu_990_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_12_fu_990[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_12_fu_990[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_12_fu_990[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_12_fu_990[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_12_fu_990[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_12_fu_990_reg[15]_0 [2]),
        .I2(\accu_V_12_fu_990_reg[15] [2]),
        .O(\accu_V_12_fu_990[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_12_fu_990_reg[15]_0 [1]),
        .I2(\accu_V_12_fu_990_reg[15] [1]),
        .O(\accu_V_12_fu_990[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[3]_i_4 
       (.I0(\accu_V_12_fu_990_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_12_fu_990_reg[15] [0]),
        .O(\accu_V_12_fu_990[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_12_fu_990_reg[15]_0 [3]),
        .I2(\accu_V_12_fu_990_reg[15] [3]),
        .I3(\accu_V_12_fu_990[3]_i_2_n_3 ),
        .O(\accu_V_12_fu_990[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_12_fu_990_reg[15]_0 [2]),
        .I2(\accu_V_12_fu_990_reg[15] [2]),
        .I3(\accu_V_12_fu_990[3]_i_3_n_3 ),
        .O(\accu_V_12_fu_990[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_12_fu_990_reg[15]_0 [1]),
        .I2(\accu_V_12_fu_990_reg[15] [1]),
        .I3(\accu_V_12_fu_990[3]_i_4_n_3 ),
        .O(\accu_V_12_fu_990[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_12_fu_990[3]_i_8 
       (.I0(\accu_V_12_fu_990_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_12_fu_990_reg[15] [0]),
        .O(\accu_V_12_fu_990[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_12_fu_990_reg[15]_0 [6]),
        .I2(\accu_V_12_fu_990_reg[15] [6]),
        .O(\accu_V_12_fu_990[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_12_fu_990_reg[15]_0 [5]),
        .I2(\accu_V_12_fu_990_reg[15] [5]),
        .O(\accu_V_12_fu_990[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_12_fu_990_reg[15]_0 [4]),
        .I2(\accu_V_12_fu_990_reg[15] [4]),
        .O(\accu_V_12_fu_990[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_12_fu_990[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_12_fu_990_reg[15]_0 [3]),
        .I2(\accu_V_12_fu_990_reg[15] [3]),
        .O(\accu_V_12_fu_990[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_12_fu_990_reg[15]_0 [7]),
        .I2(\accu_V_12_fu_990_reg[15] [7]),
        .I3(\accu_V_12_fu_990[7]_i_2_n_3 ),
        .O(\accu_V_12_fu_990[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_12_fu_990_reg[15]_0 [6]),
        .I2(\accu_V_12_fu_990_reg[15] [6]),
        .I3(\accu_V_12_fu_990[7]_i_3_n_3 ),
        .O(\accu_V_12_fu_990[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_12_fu_990_reg[15]_0 [5]),
        .I2(\accu_V_12_fu_990_reg[15] [5]),
        .I3(\accu_V_12_fu_990[7]_i_4_n_3 ),
        .O(\accu_V_12_fu_990[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_12_fu_990[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_12_fu_990_reg[15]_0 [4]),
        .I2(\accu_V_12_fu_990_reg[15] [4]),
        .I3(\accu_V_12_fu_990[7]_i_5_n_3 ),
        .O(\accu_V_12_fu_990[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_12_fu_990_reg[11]_i_1 
       (.CI(\accu_V_12_fu_990_reg[7]_i_1_n_3 ),
        .CO({\accu_V_12_fu_990_reg[11]_i_1_n_3 ,\accu_V_12_fu_990_reg[11]_i_1_n_4 ,\accu_V_12_fu_990_reg[11]_i_1_n_5 ,\accu_V_12_fu_990_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_12_fu_990[11]_i_2_n_3 ,\accu_V_12_fu_990[11]_i_3_n_3 ,\accu_V_12_fu_990[11]_i_4_n_3 ,\accu_V_12_fu_990[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_12_fu_990[11]_i_6_n_3 ,\accu_V_12_fu_990[11]_i_7_n_3 ,\accu_V_12_fu_990[11]_i_8_n_3 ,\accu_V_12_fu_990[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_12_fu_990_reg[15]_i_1 
       (.CI(\accu_V_12_fu_990_reg[11]_i_1_n_3 ),
        .CO({\accu_V_12_fu_990_reg[15]_i_1_n_3 ,\accu_V_12_fu_990_reg[15]_i_1_n_4 ,\accu_V_12_fu_990_reg[15]_i_1_n_5 ,\accu_V_12_fu_990_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_12_fu_990[15]_i_2_n_3 ,\accu_V_12_fu_990[15]_i_3_n_3 ,\accu_V_12_fu_990[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_12_fu_990[15]_i_5_n_3 ,\accu_V_12_fu_990[15]_i_6_n_3 ,\accu_V_12_fu_990[15]_i_7_n_3 ,\accu_V_12_fu_990[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_12_fu_990_reg[17]_i_1 
       (.CI(\accu_V_12_fu_990_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_12_fu_990_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_12_fu_990_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_12_fu_990_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_12_fu_990[17]_i_2_n_3 ,\accu_V_12_fu_990[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_12_fu_990_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_12_fu_990_reg[3]_i_1_n_3 ,\accu_V_12_fu_990_reg[3]_i_1_n_4 ,\accu_V_12_fu_990_reg[3]_i_1_n_5 ,\accu_V_12_fu_990_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_12_fu_990[3]_i_2_n_3 ,\accu_V_12_fu_990[3]_i_3_n_3 ,\accu_V_12_fu_990[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_12_fu_990[3]_i_5_n_3 ,\accu_V_12_fu_990[3]_i_6_n_3 ,\accu_V_12_fu_990[3]_i_7_n_3 ,\accu_V_12_fu_990[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_12_fu_990_reg[7]_i_1 
       (.CI(\accu_V_12_fu_990_reg[3]_i_1_n_3 ),
        .CO({\accu_V_12_fu_990_reg[7]_i_1_n_3 ,\accu_V_12_fu_990_reg[7]_i_1_n_4 ,\accu_V_12_fu_990_reg[7]_i_1_n_5 ,\accu_V_12_fu_990_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_12_fu_990[7]_i_2_n_3 ,\accu_V_12_fu_990[7]_i_3_n_3 ,\accu_V_12_fu_990[7]_i_4_n_3 ,\accu_V_12_fu_990[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_12_fu_990[7]_i_6_n_3 ,\accu_V_12_fu_990[7]_i_7_n_3 ,\accu_V_12_fu_990[7]_i_8_n_3 ,\accu_V_12_fu_990[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load[17],ap_sig_allocacmp_accu_V_12_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(\ap_CS_iter4_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(\ap_CS_iter4_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_iter4_fsm_reg[1] ),
        .CEP(\ap_CS_iter4_fsm_reg[1] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg_1[8]),
        .I1(p_reg_reg_2),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_12_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_12_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__2
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_12_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__2
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_12_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__2
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_12_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__2
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_12_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__2
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_12_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__2
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_12_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__2
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_12_load[0]));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    p_reg_reg_i_1__2
       (.I0(ap_CS_iter4_fsm_state5),
        .I1(ap_CS_iter3_fsm_state4),
        .I2(ap_CS_iter6_fsm_state7),
        .I3(p_reg_reg_0),
        .I4(ap_CS_iter5_fsm_state6),
        .O(\ap_CS_iter4_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_1[17]),
        .I1(p_reg_reg_2),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_12_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__0
       (.I0(p_reg_reg_1[16]),
        .I1(p_reg_reg_2),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_12_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_1[15]),
        .I1(p_reg_reg_2),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_12_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_1[14]),
        .I1(p_reg_reg_2),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_12_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_1[13]),
        .I1(p_reg_reg_2),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_12_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_1[12]),
        .I1(p_reg_reg_2),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_12_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_1[11]),
        .I1(p_reg_reg_2),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_12_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_1[10]),
        .I1(p_reg_reg_2),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_12_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_1[9]),
        .I1(p_reg_reg_2),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_12_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_113
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_11_fu_986_reg[15] ,
    \accu_V_11_fu_986_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_11_fu_986_reg[15] ;
  input [13:0]\accu_V_11_fu_986_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_11_fu_986[11]_i_2_n_3 ;
  wire \accu_V_11_fu_986[11]_i_3_n_3 ;
  wire \accu_V_11_fu_986[11]_i_4_n_3 ;
  wire \accu_V_11_fu_986[11]_i_5_n_3 ;
  wire \accu_V_11_fu_986[11]_i_6_n_3 ;
  wire \accu_V_11_fu_986[11]_i_7_n_3 ;
  wire \accu_V_11_fu_986[11]_i_8_n_3 ;
  wire \accu_V_11_fu_986[11]_i_9_n_3 ;
  wire \accu_V_11_fu_986[15]_i_2_n_3 ;
  wire \accu_V_11_fu_986[15]_i_3_n_3 ;
  wire \accu_V_11_fu_986[15]_i_4_n_3 ;
  wire \accu_V_11_fu_986[15]_i_5_n_3 ;
  wire \accu_V_11_fu_986[15]_i_6_n_3 ;
  wire \accu_V_11_fu_986[15]_i_7_n_3 ;
  wire \accu_V_11_fu_986[15]_i_8_n_3 ;
  wire \accu_V_11_fu_986[17]_i_2_n_3 ;
  wire \accu_V_11_fu_986[17]_i_3_n_3 ;
  wire \accu_V_11_fu_986[3]_i_2_n_3 ;
  wire \accu_V_11_fu_986[3]_i_3_n_3 ;
  wire \accu_V_11_fu_986[3]_i_4_n_3 ;
  wire \accu_V_11_fu_986[3]_i_5_n_3 ;
  wire \accu_V_11_fu_986[3]_i_6_n_3 ;
  wire \accu_V_11_fu_986[3]_i_7_n_3 ;
  wire \accu_V_11_fu_986[3]_i_8_n_3 ;
  wire \accu_V_11_fu_986[7]_i_2_n_3 ;
  wire \accu_V_11_fu_986[7]_i_3_n_3 ;
  wire \accu_V_11_fu_986[7]_i_4_n_3 ;
  wire \accu_V_11_fu_986[7]_i_5_n_3 ;
  wire \accu_V_11_fu_986[7]_i_6_n_3 ;
  wire \accu_V_11_fu_986[7]_i_7_n_3 ;
  wire \accu_V_11_fu_986[7]_i_8_n_3 ;
  wire \accu_V_11_fu_986[7]_i_9_n_3 ;
  wire \accu_V_11_fu_986_reg[11]_i_1_n_3 ;
  wire \accu_V_11_fu_986_reg[11]_i_1_n_4 ;
  wire \accu_V_11_fu_986_reg[11]_i_1_n_5 ;
  wire \accu_V_11_fu_986_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_11_fu_986_reg[15] ;
  wire [13:0]\accu_V_11_fu_986_reg[15]_0 ;
  wire \accu_V_11_fu_986_reg[15]_i_1_n_3 ;
  wire \accu_V_11_fu_986_reg[15]_i_1_n_4 ;
  wire \accu_V_11_fu_986_reg[15]_i_1_n_5 ;
  wire \accu_V_11_fu_986_reg[15]_i_1_n_6 ;
  wire \accu_V_11_fu_986_reg[17]_i_1_n_6 ;
  wire \accu_V_11_fu_986_reg[3]_i_1_n_3 ;
  wire \accu_V_11_fu_986_reg[3]_i_1_n_4 ;
  wire \accu_V_11_fu_986_reg[3]_i_1_n_5 ;
  wire \accu_V_11_fu_986_reg[3]_i_1_n_6 ;
  wire \accu_V_11_fu_986_reg[7]_i_1_n_3 ;
  wire \accu_V_11_fu_986_reg[7]_i_1_n_4 ;
  wire \accu_V_11_fu_986_reg[7]_i_1_n_5 ;
  wire \accu_V_11_fu_986_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_11_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_11_fu_986_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_11_fu_986_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_fu_986_reg[15]_0 [10]),
        .I2(\accu_V_11_fu_986_reg[15] [10]),
        .O(\accu_V_11_fu_986[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_fu_986_reg[15]_0 [9]),
        .I2(\accu_V_11_fu_986_reg[15] [9]),
        .O(\accu_V_11_fu_986[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_fu_986_reg[15]_0 [8]),
        .I2(\accu_V_11_fu_986_reg[15] [8]),
        .O(\accu_V_11_fu_986[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_fu_986_reg[15]_0 [7]),
        .I2(\accu_V_11_fu_986_reg[15] [7]),
        .O(\accu_V_11_fu_986[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[11]_i_6 
       (.I0(\accu_V_11_fu_986[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_11_fu_986_reg[15]_0 [11]),
        .I3(\accu_V_11_fu_986_reg[15] [11]),
        .O(\accu_V_11_fu_986[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_11_fu_986_reg[15]_0 [10]),
        .I2(\accu_V_11_fu_986_reg[15] [10]),
        .I3(\accu_V_11_fu_986[11]_i_3_n_3 ),
        .O(\accu_V_11_fu_986[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_11_fu_986_reg[15]_0 [9]),
        .I2(\accu_V_11_fu_986_reg[15] [9]),
        .I3(\accu_V_11_fu_986[11]_i_4_n_3 ),
        .O(\accu_V_11_fu_986[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_11_fu_986_reg[15]_0 [8]),
        .I2(\accu_V_11_fu_986_reg[15] [8]),
        .I3(\accu_V_11_fu_986[11]_i_5_n_3 ),
        .O(\accu_V_11_fu_986[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_11_fu_986[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_11_fu_986_reg[15]_0 [13]),
        .I2(\accu_V_11_fu_986_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_11_fu_986[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_11_fu_986[15]_i_3 
       (.I0(\accu_V_11_fu_986_reg[15]_0 [12]),
        .I1(\accu_V_11_fu_986_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_11_fu_986[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_fu_986[15]_i_4 
       (.I0(\accu_V_11_fu_986_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_fu_986_reg[15]_0 [12]),
        .O(\accu_V_11_fu_986[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_fu_986[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_11_fu_986[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_11_fu_986[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_11_fu_986_reg[15] [12]),
        .I2(\accu_V_11_fu_986_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_11_fu_986[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_11_fu_986[15]_i_7 
       (.I0(\accu_V_11_fu_986[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_11_fu_986_reg[15]_0 [13]),
        .I3(\accu_V_11_fu_986_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_11_fu_986[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_11_fu_986[15]_i_8 
       (.I0(\accu_V_11_fu_986_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_11_fu_986_reg[15] [12]),
        .I3(\accu_V_11_fu_986_reg[15] [11]),
        .I4(\accu_V_11_fu_986_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_11_fu_986[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_fu_986[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_11_fu_986[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_11_fu_986[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_11_fu_986[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_fu_986_reg[15]_0 [2]),
        .I2(\accu_V_11_fu_986_reg[15] [2]),
        .O(\accu_V_11_fu_986[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_fu_986_reg[15]_0 [1]),
        .I2(\accu_V_11_fu_986_reg[15] [1]),
        .O(\accu_V_11_fu_986[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[3]_i_4 
       (.I0(\accu_V_11_fu_986_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_fu_986_reg[15] [0]),
        .O(\accu_V_11_fu_986[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_fu_986_reg[15]_0 [3]),
        .I2(\accu_V_11_fu_986_reg[15] [3]),
        .I3(\accu_V_11_fu_986[3]_i_2_n_3 ),
        .O(\accu_V_11_fu_986[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_11_fu_986_reg[15]_0 [2]),
        .I2(\accu_V_11_fu_986_reg[15] [2]),
        .I3(\accu_V_11_fu_986[3]_i_3_n_3 ),
        .O(\accu_V_11_fu_986[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_11_fu_986_reg[15]_0 [1]),
        .I2(\accu_V_11_fu_986_reg[15] [1]),
        .I3(\accu_V_11_fu_986[3]_i_4_n_3 ),
        .O(\accu_V_11_fu_986[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_11_fu_986[3]_i_8 
       (.I0(\accu_V_11_fu_986_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_11_fu_986_reg[15] [0]),
        .O(\accu_V_11_fu_986[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_fu_986_reg[15]_0 [6]),
        .I2(\accu_V_11_fu_986_reg[15] [6]),
        .O(\accu_V_11_fu_986[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_fu_986_reg[15]_0 [5]),
        .I2(\accu_V_11_fu_986_reg[15] [5]),
        .O(\accu_V_11_fu_986[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_fu_986_reg[15]_0 [4]),
        .I2(\accu_V_11_fu_986_reg[15] [4]),
        .O(\accu_V_11_fu_986[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_11_fu_986[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_11_fu_986_reg[15]_0 [3]),
        .I2(\accu_V_11_fu_986_reg[15] [3]),
        .O(\accu_V_11_fu_986[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_11_fu_986_reg[15]_0 [7]),
        .I2(\accu_V_11_fu_986_reg[15] [7]),
        .I3(\accu_V_11_fu_986[7]_i_2_n_3 ),
        .O(\accu_V_11_fu_986[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_11_fu_986_reg[15]_0 [6]),
        .I2(\accu_V_11_fu_986_reg[15] [6]),
        .I3(\accu_V_11_fu_986[7]_i_3_n_3 ),
        .O(\accu_V_11_fu_986[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_11_fu_986_reg[15]_0 [5]),
        .I2(\accu_V_11_fu_986_reg[15] [5]),
        .I3(\accu_V_11_fu_986[7]_i_4_n_3 ),
        .O(\accu_V_11_fu_986[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_11_fu_986[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_11_fu_986_reg[15]_0 [4]),
        .I2(\accu_V_11_fu_986_reg[15] [4]),
        .I3(\accu_V_11_fu_986[7]_i_5_n_3 ),
        .O(\accu_V_11_fu_986[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_fu_986_reg[11]_i_1 
       (.CI(\accu_V_11_fu_986_reg[7]_i_1_n_3 ),
        .CO({\accu_V_11_fu_986_reg[11]_i_1_n_3 ,\accu_V_11_fu_986_reg[11]_i_1_n_4 ,\accu_V_11_fu_986_reg[11]_i_1_n_5 ,\accu_V_11_fu_986_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_fu_986[11]_i_2_n_3 ,\accu_V_11_fu_986[11]_i_3_n_3 ,\accu_V_11_fu_986[11]_i_4_n_3 ,\accu_V_11_fu_986[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_11_fu_986[11]_i_6_n_3 ,\accu_V_11_fu_986[11]_i_7_n_3 ,\accu_V_11_fu_986[11]_i_8_n_3 ,\accu_V_11_fu_986[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_fu_986_reg[15]_i_1 
       (.CI(\accu_V_11_fu_986_reg[11]_i_1_n_3 ),
        .CO({\accu_V_11_fu_986_reg[15]_i_1_n_3 ,\accu_V_11_fu_986_reg[15]_i_1_n_4 ,\accu_V_11_fu_986_reg[15]_i_1_n_5 ,\accu_V_11_fu_986_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_11_fu_986[15]_i_2_n_3 ,\accu_V_11_fu_986[15]_i_3_n_3 ,\accu_V_11_fu_986[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_11_fu_986[15]_i_5_n_3 ,\accu_V_11_fu_986[15]_i_6_n_3 ,\accu_V_11_fu_986[15]_i_7_n_3 ,\accu_V_11_fu_986[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_fu_986_reg[17]_i_1 
       (.CI(\accu_V_11_fu_986_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_11_fu_986_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_11_fu_986_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_11_fu_986_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_11_fu_986[17]_i_2_n_3 ,\accu_V_11_fu_986[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_fu_986_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_11_fu_986_reg[3]_i_1_n_3 ,\accu_V_11_fu_986_reg[3]_i_1_n_4 ,\accu_V_11_fu_986_reg[3]_i_1_n_5 ,\accu_V_11_fu_986_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_fu_986[3]_i_2_n_3 ,\accu_V_11_fu_986[3]_i_3_n_3 ,\accu_V_11_fu_986[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_11_fu_986[3]_i_5_n_3 ,\accu_V_11_fu_986[3]_i_6_n_3 ,\accu_V_11_fu_986[3]_i_7_n_3 ,\accu_V_11_fu_986[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_11_fu_986_reg[7]_i_1 
       (.CI(\accu_V_11_fu_986_reg[3]_i_1_n_3 ),
        .CO({\accu_V_11_fu_986_reg[7]_i_1_n_3 ,\accu_V_11_fu_986_reg[7]_i_1_n_4 ,\accu_V_11_fu_986_reg[7]_i_1_n_5 ,\accu_V_11_fu_986_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_11_fu_986[7]_i_2_n_3 ,\accu_V_11_fu_986[7]_i_3_n_3 ,\accu_V_11_fu_986[7]_i_4_n_3 ,\accu_V_11_fu_986[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_11_fu_986[7]_i_6_n_3 ,\accu_V_11_fu_986[7]_i_7_n_3 ,\accu_V_11_fu_986[7]_i_8_n_3 ,\accu_V_11_fu_986[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load[17],ap_sig_allocacmp_accu_V_11_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_11_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_11_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__3
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_11_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_11_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__3
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_11_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__3
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_11_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__3
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_11_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__3
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_11_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__3
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_11_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_11_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_11_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_11_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_11_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_11_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_11_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_11_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_11_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_11_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_114
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_10_fu_982_reg[15] ,
    \accu_V_10_fu_982_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_10_fu_982_reg[15] ;
  input [13:0]\accu_V_10_fu_982_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_10_fu_982[11]_i_2_n_3 ;
  wire \accu_V_10_fu_982[11]_i_3_n_3 ;
  wire \accu_V_10_fu_982[11]_i_4_n_3 ;
  wire \accu_V_10_fu_982[11]_i_5_n_3 ;
  wire \accu_V_10_fu_982[11]_i_6_n_3 ;
  wire \accu_V_10_fu_982[11]_i_7_n_3 ;
  wire \accu_V_10_fu_982[11]_i_8_n_3 ;
  wire \accu_V_10_fu_982[11]_i_9_n_3 ;
  wire \accu_V_10_fu_982[15]_i_2_n_3 ;
  wire \accu_V_10_fu_982[15]_i_3_n_3 ;
  wire \accu_V_10_fu_982[15]_i_4_n_3 ;
  wire \accu_V_10_fu_982[15]_i_5_n_3 ;
  wire \accu_V_10_fu_982[15]_i_6_n_3 ;
  wire \accu_V_10_fu_982[15]_i_7_n_3 ;
  wire \accu_V_10_fu_982[15]_i_8_n_3 ;
  wire \accu_V_10_fu_982[17]_i_2_n_3 ;
  wire \accu_V_10_fu_982[17]_i_3_n_3 ;
  wire \accu_V_10_fu_982[3]_i_2_n_3 ;
  wire \accu_V_10_fu_982[3]_i_3_n_3 ;
  wire \accu_V_10_fu_982[3]_i_4_n_3 ;
  wire \accu_V_10_fu_982[3]_i_5_n_3 ;
  wire \accu_V_10_fu_982[3]_i_6_n_3 ;
  wire \accu_V_10_fu_982[3]_i_7_n_3 ;
  wire \accu_V_10_fu_982[3]_i_8_n_3 ;
  wire \accu_V_10_fu_982[7]_i_2_n_3 ;
  wire \accu_V_10_fu_982[7]_i_3_n_3 ;
  wire \accu_V_10_fu_982[7]_i_4_n_3 ;
  wire \accu_V_10_fu_982[7]_i_5_n_3 ;
  wire \accu_V_10_fu_982[7]_i_6_n_3 ;
  wire \accu_V_10_fu_982[7]_i_7_n_3 ;
  wire \accu_V_10_fu_982[7]_i_8_n_3 ;
  wire \accu_V_10_fu_982[7]_i_9_n_3 ;
  wire \accu_V_10_fu_982_reg[11]_i_1_n_3 ;
  wire \accu_V_10_fu_982_reg[11]_i_1_n_4 ;
  wire \accu_V_10_fu_982_reg[11]_i_1_n_5 ;
  wire \accu_V_10_fu_982_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_10_fu_982_reg[15] ;
  wire [13:0]\accu_V_10_fu_982_reg[15]_0 ;
  wire \accu_V_10_fu_982_reg[15]_i_1_n_3 ;
  wire \accu_V_10_fu_982_reg[15]_i_1_n_4 ;
  wire \accu_V_10_fu_982_reg[15]_i_1_n_5 ;
  wire \accu_V_10_fu_982_reg[15]_i_1_n_6 ;
  wire \accu_V_10_fu_982_reg[17]_i_1_n_6 ;
  wire \accu_V_10_fu_982_reg[3]_i_1_n_3 ;
  wire \accu_V_10_fu_982_reg[3]_i_1_n_4 ;
  wire \accu_V_10_fu_982_reg[3]_i_1_n_5 ;
  wire \accu_V_10_fu_982_reg[3]_i_1_n_6 ;
  wire \accu_V_10_fu_982_reg[7]_i_1_n_3 ;
  wire \accu_V_10_fu_982_reg[7]_i_1_n_4 ;
  wire \accu_V_10_fu_982_reg[7]_i_1_n_5 ;
  wire \accu_V_10_fu_982_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_10_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_10_fu_982_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_10_fu_982_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_fu_982_reg[15]_0 [10]),
        .I2(\accu_V_10_fu_982_reg[15] [10]),
        .O(\accu_V_10_fu_982[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_fu_982_reg[15]_0 [9]),
        .I2(\accu_V_10_fu_982_reg[15] [9]),
        .O(\accu_V_10_fu_982[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_fu_982_reg[15]_0 [8]),
        .I2(\accu_V_10_fu_982_reg[15] [8]),
        .O(\accu_V_10_fu_982[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_fu_982_reg[15]_0 [7]),
        .I2(\accu_V_10_fu_982_reg[15] [7]),
        .O(\accu_V_10_fu_982[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[11]_i_6 
       (.I0(\accu_V_10_fu_982[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_10_fu_982_reg[15]_0 [11]),
        .I3(\accu_V_10_fu_982_reg[15] [11]),
        .O(\accu_V_10_fu_982[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_10_fu_982_reg[15]_0 [10]),
        .I2(\accu_V_10_fu_982_reg[15] [10]),
        .I3(\accu_V_10_fu_982[11]_i_3_n_3 ),
        .O(\accu_V_10_fu_982[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_10_fu_982_reg[15]_0 [9]),
        .I2(\accu_V_10_fu_982_reg[15] [9]),
        .I3(\accu_V_10_fu_982[11]_i_4_n_3 ),
        .O(\accu_V_10_fu_982[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_10_fu_982_reg[15]_0 [8]),
        .I2(\accu_V_10_fu_982_reg[15] [8]),
        .I3(\accu_V_10_fu_982[11]_i_5_n_3 ),
        .O(\accu_V_10_fu_982[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_10_fu_982[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_10_fu_982_reg[15]_0 [13]),
        .I2(\accu_V_10_fu_982_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_10_fu_982[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_10_fu_982[15]_i_3 
       (.I0(\accu_V_10_fu_982_reg[15]_0 [12]),
        .I1(\accu_V_10_fu_982_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_10_fu_982[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_fu_982[15]_i_4 
       (.I0(\accu_V_10_fu_982_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_fu_982_reg[15]_0 [12]),
        .O(\accu_V_10_fu_982[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_fu_982[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_10_fu_982[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_10_fu_982[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_10_fu_982_reg[15] [12]),
        .I2(\accu_V_10_fu_982_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_10_fu_982[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_10_fu_982[15]_i_7 
       (.I0(\accu_V_10_fu_982[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_10_fu_982_reg[15]_0 [13]),
        .I3(\accu_V_10_fu_982_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_10_fu_982[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_10_fu_982[15]_i_8 
       (.I0(\accu_V_10_fu_982_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_10_fu_982_reg[15] [12]),
        .I3(\accu_V_10_fu_982_reg[15] [11]),
        .I4(\accu_V_10_fu_982_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_10_fu_982[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_fu_982[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_10_fu_982[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_10_fu_982[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_10_fu_982[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_fu_982_reg[15]_0 [2]),
        .I2(\accu_V_10_fu_982_reg[15] [2]),
        .O(\accu_V_10_fu_982[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_fu_982_reg[15]_0 [1]),
        .I2(\accu_V_10_fu_982_reg[15] [1]),
        .O(\accu_V_10_fu_982[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[3]_i_4 
       (.I0(\accu_V_10_fu_982_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_fu_982_reg[15] [0]),
        .O(\accu_V_10_fu_982[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_fu_982_reg[15]_0 [3]),
        .I2(\accu_V_10_fu_982_reg[15] [3]),
        .I3(\accu_V_10_fu_982[3]_i_2_n_3 ),
        .O(\accu_V_10_fu_982[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_10_fu_982_reg[15]_0 [2]),
        .I2(\accu_V_10_fu_982_reg[15] [2]),
        .I3(\accu_V_10_fu_982[3]_i_3_n_3 ),
        .O(\accu_V_10_fu_982[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_10_fu_982_reg[15]_0 [1]),
        .I2(\accu_V_10_fu_982_reg[15] [1]),
        .I3(\accu_V_10_fu_982[3]_i_4_n_3 ),
        .O(\accu_V_10_fu_982[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_10_fu_982[3]_i_8 
       (.I0(\accu_V_10_fu_982_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_10_fu_982_reg[15] [0]),
        .O(\accu_V_10_fu_982[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_fu_982_reg[15]_0 [6]),
        .I2(\accu_V_10_fu_982_reg[15] [6]),
        .O(\accu_V_10_fu_982[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_fu_982_reg[15]_0 [5]),
        .I2(\accu_V_10_fu_982_reg[15] [5]),
        .O(\accu_V_10_fu_982[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_fu_982_reg[15]_0 [4]),
        .I2(\accu_V_10_fu_982_reg[15] [4]),
        .O(\accu_V_10_fu_982[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_10_fu_982[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_10_fu_982_reg[15]_0 [3]),
        .I2(\accu_V_10_fu_982_reg[15] [3]),
        .O(\accu_V_10_fu_982[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_10_fu_982_reg[15]_0 [7]),
        .I2(\accu_V_10_fu_982_reg[15] [7]),
        .I3(\accu_V_10_fu_982[7]_i_2_n_3 ),
        .O(\accu_V_10_fu_982[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_10_fu_982_reg[15]_0 [6]),
        .I2(\accu_V_10_fu_982_reg[15] [6]),
        .I3(\accu_V_10_fu_982[7]_i_3_n_3 ),
        .O(\accu_V_10_fu_982[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_10_fu_982_reg[15]_0 [5]),
        .I2(\accu_V_10_fu_982_reg[15] [5]),
        .I3(\accu_V_10_fu_982[7]_i_4_n_3 ),
        .O(\accu_V_10_fu_982[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_10_fu_982[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_10_fu_982_reg[15]_0 [4]),
        .I2(\accu_V_10_fu_982_reg[15] [4]),
        .I3(\accu_V_10_fu_982[7]_i_5_n_3 ),
        .O(\accu_V_10_fu_982[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_fu_982_reg[11]_i_1 
       (.CI(\accu_V_10_fu_982_reg[7]_i_1_n_3 ),
        .CO({\accu_V_10_fu_982_reg[11]_i_1_n_3 ,\accu_V_10_fu_982_reg[11]_i_1_n_4 ,\accu_V_10_fu_982_reg[11]_i_1_n_5 ,\accu_V_10_fu_982_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_fu_982[11]_i_2_n_3 ,\accu_V_10_fu_982[11]_i_3_n_3 ,\accu_V_10_fu_982[11]_i_4_n_3 ,\accu_V_10_fu_982[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_10_fu_982[11]_i_6_n_3 ,\accu_V_10_fu_982[11]_i_7_n_3 ,\accu_V_10_fu_982[11]_i_8_n_3 ,\accu_V_10_fu_982[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_fu_982_reg[15]_i_1 
       (.CI(\accu_V_10_fu_982_reg[11]_i_1_n_3 ),
        .CO({\accu_V_10_fu_982_reg[15]_i_1_n_3 ,\accu_V_10_fu_982_reg[15]_i_1_n_4 ,\accu_V_10_fu_982_reg[15]_i_1_n_5 ,\accu_V_10_fu_982_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_10_fu_982[15]_i_2_n_3 ,\accu_V_10_fu_982[15]_i_3_n_3 ,\accu_V_10_fu_982[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_10_fu_982[15]_i_5_n_3 ,\accu_V_10_fu_982[15]_i_6_n_3 ,\accu_V_10_fu_982[15]_i_7_n_3 ,\accu_V_10_fu_982[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_fu_982_reg[17]_i_1 
       (.CI(\accu_V_10_fu_982_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_10_fu_982_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_10_fu_982_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_10_fu_982_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_10_fu_982[17]_i_2_n_3 ,\accu_V_10_fu_982[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_fu_982_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_10_fu_982_reg[3]_i_1_n_3 ,\accu_V_10_fu_982_reg[3]_i_1_n_4 ,\accu_V_10_fu_982_reg[3]_i_1_n_5 ,\accu_V_10_fu_982_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_fu_982[3]_i_2_n_3 ,\accu_V_10_fu_982[3]_i_3_n_3 ,\accu_V_10_fu_982[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_10_fu_982[3]_i_5_n_3 ,\accu_V_10_fu_982[3]_i_6_n_3 ,\accu_V_10_fu_982[3]_i_7_n_3 ,\accu_V_10_fu_982[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_10_fu_982_reg[7]_i_1 
       (.CI(\accu_V_10_fu_982_reg[3]_i_1_n_3 ),
        .CO({\accu_V_10_fu_982_reg[7]_i_1_n_3 ,\accu_V_10_fu_982_reg[7]_i_1_n_4 ,\accu_V_10_fu_982_reg[7]_i_1_n_5 ,\accu_V_10_fu_982_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_10_fu_982[7]_i_2_n_3 ,\accu_V_10_fu_982[7]_i_3_n_3 ,\accu_V_10_fu_982[7]_i_4_n_3 ,\accu_V_10_fu_982[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_10_fu_982[7]_i_6_n_3 ,\accu_V_10_fu_982[7]_i_7_n_3 ,\accu_V_10_fu_982[7]_i_8_n_3 ,\accu_V_10_fu_982[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load[17],ap_sig_allocacmp_accu_V_10_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_10_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_10_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__4
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_10_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_10_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__4
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_10_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__4
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_10_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__4
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_10_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__4
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_10_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__4
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_10_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_10_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__2
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_10_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_10_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_10_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_10_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_10_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__1
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_10_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_10_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_10_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_115
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_35_reg_12846_reg[15] ,
    \accu_V_35_reg_12846_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_35_reg_12846_reg[15] ;
  input [13:0]\accu_V_35_reg_12846_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_35_reg_12846[11]_i_2_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_3_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_4_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_5_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_6_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_7_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_8_n_3 ;
  wire \accu_V_35_reg_12846[11]_i_9_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_2_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_3_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_4_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_5_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_6_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_7_n_3 ;
  wire \accu_V_35_reg_12846[15]_i_8_n_3 ;
  wire \accu_V_35_reg_12846[17]_i_2_n_3 ;
  wire \accu_V_35_reg_12846[17]_i_3_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_2_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_3_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_4_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_5_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_6_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_7_n_3 ;
  wire \accu_V_35_reg_12846[3]_i_8_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_2_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_3_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_4_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_5_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_6_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_7_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_8_n_3 ;
  wire \accu_V_35_reg_12846[7]_i_9_n_3 ;
  wire \accu_V_35_reg_12846_reg[11]_i_1_n_3 ;
  wire \accu_V_35_reg_12846_reg[11]_i_1_n_4 ;
  wire \accu_V_35_reg_12846_reg[11]_i_1_n_5 ;
  wire \accu_V_35_reg_12846_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_35_reg_12846_reg[15] ;
  wire [13:0]\accu_V_35_reg_12846_reg[15]_0 ;
  wire \accu_V_35_reg_12846_reg[15]_i_1_n_3 ;
  wire \accu_V_35_reg_12846_reg[15]_i_1_n_4 ;
  wire \accu_V_35_reg_12846_reg[15]_i_1_n_5 ;
  wire \accu_V_35_reg_12846_reg[15]_i_1_n_6 ;
  wire \accu_V_35_reg_12846_reg[17]_i_1_n_6 ;
  wire \accu_V_35_reg_12846_reg[3]_i_1_n_3 ;
  wire \accu_V_35_reg_12846_reg[3]_i_1_n_4 ;
  wire \accu_V_35_reg_12846_reg[3]_i_1_n_5 ;
  wire \accu_V_35_reg_12846_reg[3]_i_1_n_6 ;
  wire \accu_V_35_reg_12846_reg[7]_i_1_n_3 ;
  wire \accu_V_35_reg_12846_reg[7]_i_1_n_4 ;
  wire \accu_V_35_reg_12846_reg[7]_i_1_n_5 ;
  wire \accu_V_35_reg_12846_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_9_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_35_reg_12846_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_35_reg_12846_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [10]),
        .I2(\accu_V_35_reg_12846_reg[15] [10]),
        .O(\accu_V_35_reg_12846[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [9]),
        .I2(\accu_V_35_reg_12846_reg[15] [9]),
        .O(\accu_V_35_reg_12846[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [8]),
        .I2(\accu_V_35_reg_12846_reg[15] [8]),
        .O(\accu_V_35_reg_12846[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [7]),
        .I2(\accu_V_35_reg_12846_reg[15] [7]),
        .O(\accu_V_35_reg_12846[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[11]_i_6 
       (.I0(\accu_V_35_reg_12846[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_35_reg_12846_reg[15]_0 [11]),
        .I3(\accu_V_35_reg_12846_reg[15] [11]),
        .O(\accu_V_35_reg_12846[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [10]),
        .I2(\accu_V_35_reg_12846_reg[15] [10]),
        .I3(\accu_V_35_reg_12846[11]_i_3_n_3 ),
        .O(\accu_V_35_reg_12846[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [9]),
        .I2(\accu_V_35_reg_12846_reg[15] [9]),
        .I3(\accu_V_35_reg_12846[11]_i_4_n_3 ),
        .O(\accu_V_35_reg_12846[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [8]),
        .I2(\accu_V_35_reg_12846_reg[15] [8]),
        .I3(\accu_V_35_reg_12846[11]_i_5_n_3 ),
        .O(\accu_V_35_reg_12846[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_35_reg_12846[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [13]),
        .I2(\accu_V_35_reg_12846_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_35_reg_12846[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_35_reg_12846[15]_i_3 
       (.I0(\accu_V_35_reg_12846_reg[15]_0 [12]),
        .I1(\accu_V_35_reg_12846_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_35_reg_12846[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_35_reg_12846[15]_i_4 
       (.I0(\accu_V_35_reg_12846_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_35_reg_12846_reg[15]_0 [12]),
        .O(\accu_V_35_reg_12846[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_35_reg_12846[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_35_reg_12846[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_35_reg_12846[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_35_reg_12846_reg[15] [12]),
        .I2(\accu_V_35_reg_12846_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_35_reg_12846[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_35_reg_12846[15]_i_7 
       (.I0(\accu_V_35_reg_12846[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_35_reg_12846_reg[15]_0 [13]),
        .I3(\accu_V_35_reg_12846_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_35_reg_12846[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_35_reg_12846[15]_i_8 
       (.I0(\accu_V_35_reg_12846_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_35_reg_12846_reg[15] [12]),
        .I3(\accu_V_35_reg_12846_reg[15] [11]),
        .I4(\accu_V_35_reg_12846_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_35_reg_12846[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_35_reg_12846[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_35_reg_12846[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_35_reg_12846[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_35_reg_12846[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [2]),
        .I2(\accu_V_35_reg_12846_reg[15] [2]),
        .O(\accu_V_35_reg_12846[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [1]),
        .I2(\accu_V_35_reg_12846_reg[15] [1]),
        .O(\accu_V_35_reg_12846[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[3]_i_4 
       (.I0(\accu_V_35_reg_12846_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_35_reg_12846_reg[15] [0]),
        .O(\accu_V_35_reg_12846[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [3]),
        .I2(\accu_V_35_reg_12846_reg[15] [3]),
        .I3(\accu_V_35_reg_12846[3]_i_2_n_3 ),
        .O(\accu_V_35_reg_12846[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [2]),
        .I2(\accu_V_35_reg_12846_reg[15] [2]),
        .I3(\accu_V_35_reg_12846[3]_i_3_n_3 ),
        .O(\accu_V_35_reg_12846[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [1]),
        .I2(\accu_V_35_reg_12846_reg[15] [1]),
        .I3(\accu_V_35_reg_12846[3]_i_4_n_3 ),
        .O(\accu_V_35_reg_12846[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_35_reg_12846[3]_i_8 
       (.I0(\accu_V_35_reg_12846_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_35_reg_12846_reg[15] [0]),
        .O(\accu_V_35_reg_12846[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [6]),
        .I2(\accu_V_35_reg_12846_reg[15] [6]),
        .O(\accu_V_35_reg_12846[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [5]),
        .I2(\accu_V_35_reg_12846_reg[15] [5]),
        .O(\accu_V_35_reg_12846[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [4]),
        .I2(\accu_V_35_reg_12846_reg[15] [4]),
        .O(\accu_V_35_reg_12846[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_35_reg_12846[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [3]),
        .I2(\accu_V_35_reg_12846_reg[15] [3]),
        .O(\accu_V_35_reg_12846[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [7]),
        .I2(\accu_V_35_reg_12846_reg[15] [7]),
        .I3(\accu_V_35_reg_12846[7]_i_2_n_3 ),
        .O(\accu_V_35_reg_12846[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [6]),
        .I2(\accu_V_35_reg_12846_reg[15] [6]),
        .I3(\accu_V_35_reg_12846[7]_i_3_n_3 ),
        .O(\accu_V_35_reg_12846[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [5]),
        .I2(\accu_V_35_reg_12846_reg[15] [5]),
        .I3(\accu_V_35_reg_12846[7]_i_4_n_3 ),
        .O(\accu_V_35_reg_12846[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_35_reg_12846[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_35_reg_12846_reg[15]_0 [4]),
        .I2(\accu_V_35_reg_12846_reg[15] [4]),
        .I3(\accu_V_35_reg_12846[7]_i_5_n_3 ),
        .O(\accu_V_35_reg_12846[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_35_reg_12846_reg[11]_i_1 
       (.CI(\accu_V_35_reg_12846_reg[7]_i_1_n_3 ),
        .CO({\accu_V_35_reg_12846_reg[11]_i_1_n_3 ,\accu_V_35_reg_12846_reg[11]_i_1_n_4 ,\accu_V_35_reg_12846_reg[11]_i_1_n_5 ,\accu_V_35_reg_12846_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_35_reg_12846[11]_i_2_n_3 ,\accu_V_35_reg_12846[11]_i_3_n_3 ,\accu_V_35_reg_12846[11]_i_4_n_3 ,\accu_V_35_reg_12846[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_35_reg_12846[11]_i_6_n_3 ,\accu_V_35_reg_12846[11]_i_7_n_3 ,\accu_V_35_reg_12846[11]_i_8_n_3 ,\accu_V_35_reg_12846[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_35_reg_12846_reg[15]_i_1 
       (.CI(\accu_V_35_reg_12846_reg[11]_i_1_n_3 ),
        .CO({\accu_V_35_reg_12846_reg[15]_i_1_n_3 ,\accu_V_35_reg_12846_reg[15]_i_1_n_4 ,\accu_V_35_reg_12846_reg[15]_i_1_n_5 ,\accu_V_35_reg_12846_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_35_reg_12846[15]_i_2_n_3 ,\accu_V_35_reg_12846[15]_i_3_n_3 ,\accu_V_35_reg_12846[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_35_reg_12846[15]_i_5_n_3 ,\accu_V_35_reg_12846[15]_i_6_n_3 ,\accu_V_35_reg_12846[15]_i_7_n_3 ,\accu_V_35_reg_12846[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_35_reg_12846_reg[17]_i_1 
       (.CI(\accu_V_35_reg_12846_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_35_reg_12846_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_35_reg_12846_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_35_reg_12846_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_35_reg_12846[17]_i_2_n_3 ,\accu_V_35_reg_12846[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_35_reg_12846_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_35_reg_12846_reg[3]_i_1_n_3 ,\accu_V_35_reg_12846_reg[3]_i_1_n_4 ,\accu_V_35_reg_12846_reg[3]_i_1_n_5 ,\accu_V_35_reg_12846_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_35_reg_12846[3]_i_2_n_3 ,\accu_V_35_reg_12846[3]_i_3_n_3 ,\accu_V_35_reg_12846[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_35_reg_12846[3]_i_5_n_3 ,\accu_V_35_reg_12846[3]_i_6_n_3 ,\accu_V_35_reg_12846[3]_i_7_n_3 ,\accu_V_35_reg_12846[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_35_reg_12846_reg[7]_i_1 
       (.CI(\accu_V_35_reg_12846_reg[3]_i_1_n_3 ),
        .CO({\accu_V_35_reg_12846_reg[7]_i_1_n_3 ,\accu_V_35_reg_12846_reg[7]_i_1_n_4 ,\accu_V_35_reg_12846_reg[7]_i_1_n_5 ,\accu_V_35_reg_12846_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_35_reg_12846[7]_i_2_n_3 ,\accu_V_35_reg_12846[7]_i_3_n_3 ,\accu_V_35_reg_12846[7]_i_4_n_3 ,\accu_V_35_reg_12846[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_35_reg_12846[7]_i_6_n_3 ,\accu_V_35_reg_12846[7]_i_7_n_3 ,\accu_V_35_reg_12846[7]_i_8_n_3 ,\accu_V_35_reg_12846[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load[17],ap_sig_allocacmp_accu_V_9_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_9_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_9_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__5
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_9_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_9_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__5
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_9_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__5
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_9_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__5
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_9_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__5
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_9_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__5
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_9_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_9_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_9_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__3
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_9_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_9_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_9_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_9_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_9_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_9_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_9_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_116
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_34_reg_12835_reg[15] ,
    \accu_V_34_reg_12835_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_34_reg_12835_reg[15] ;
  input [13:0]\accu_V_34_reg_12835_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_34_reg_12835[11]_i_2_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_3_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_4_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_5_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_6_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_7_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_8_n_3 ;
  wire \accu_V_34_reg_12835[11]_i_9_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_2_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_3_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_4_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_5_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_6_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_7_n_3 ;
  wire \accu_V_34_reg_12835[15]_i_8_n_3 ;
  wire \accu_V_34_reg_12835[17]_i_2_n_3 ;
  wire \accu_V_34_reg_12835[17]_i_3_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_2_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_3_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_4_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_5_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_6_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_7_n_3 ;
  wire \accu_V_34_reg_12835[3]_i_8_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_2_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_3_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_4_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_5_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_6_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_7_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_8_n_3 ;
  wire \accu_V_34_reg_12835[7]_i_9_n_3 ;
  wire \accu_V_34_reg_12835_reg[11]_i_1_n_3 ;
  wire \accu_V_34_reg_12835_reg[11]_i_1_n_4 ;
  wire \accu_V_34_reg_12835_reg[11]_i_1_n_5 ;
  wire \accu_V_34_reg_12835_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_34_reg_12835_reg[15] ;
  wire [13:0]\accu_V_34_reg_12835_reg[15]_0 ;
  wire \accu_V_34_reg_12835_reg[15]_i_1_n_3 ;
  wire \accu_V_34_reg_12835_reg[15]_i_1_n_4 ;
  wire \accu_V_34_reg_12835_reg[15]_i_1_n_5 ;
  wire \accu_V_34_reg_12835_reg[15]_i_1_n_6 ;
  wire \accu_V_34_reg_12835_reg[17]_i_1_n_6 ;
  wire \accu_V_34_reg_12835_reg[3]_i_1_n_3 ;
  wire \accu_V_34_reg_12835_reg[3]_i_1_n_4 ;
  wire \accu_V_34_reg_12835_reg[3]_i_1_n_5 ;
  wire \accu_V_34_reg_12835_reg[3]_i_1_n_6 ;
  wire \accu_V_34_reg_12835_reg[7]_i_1_n_3 ;
  wire \accu_V_34_reg_12835_reg[7]_i_1_n_4 ;
  wire \accu_V_34_reg_12835_reg[7]_i_1_n_5 ;
  wire \accu_V_34_reg_12835_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_8_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_34_reg_12835_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_34_reg_12835_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [10]),
        .I2(\accu_V_34_reg_12835_reg[15] [10]),
        .O(\accu_V_34_reg_12835[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [9]),
        .I2(\accu_V_34_reg_12835_reg[15] [9]),
        .O(\accu_V_34_reg_12835[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [8]),
        .I2(\accu_V_34_reg_12835_reg[15] [8]),
        .O(\accu_V_34_reg_12835[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [7]),
        .I2(\accu_V_34_reg_12835_reg[15] [7]),
        .O(\accu_V_34_reg_12835[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[11]_i_6 
       (.I0(\accu_V_34_reg_12835[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_34_reg_12835_reg[15]_0 [11]),
        .I3(\accu_V_34_reg_12835_reg[15] [11]),
        .O(\accu_V_34_reg_12835[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [10]),
        .I2(\accu_V_34_reg_12835_reg[15] [10]),
        .I3(\accu_V_34_reg_12835[11]_i_3_n_3 ),
        .O(\accu_V_34_reg_12835[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [9]),
        .I2(\accu_V_34_reg_12835_reg[15] [9]),
        .I3(\accu_V_34_reg_12835[11]_i_4_n_3 ),
        .O(\accu_V_34_reg_12835[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [8]),
        .I2(\accu_V_34_reg_12835_reg[15] [8]),
        .I3(\accu_V_34_reg_12835[11]_i_5_n_3 ),
        .O(\accu_V_34_reg_12835[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_34_reg_12835[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [13]),
        .I2(\accu_V_34_reg_12835_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_34_reg_12835[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_34_reg_12835[15]_i_3 
       (.I0(\accu_V_34_reg_12835_reg[15]_0 [12]),
        .I1(\accu_V_34_reg_12835_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_34_reg_12835[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_34_reg_12835[15]_i_4 
       (.I0(\accu_V_34_reg_12835_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_34_reg_12835_reg[15]_0 [12]),
        .O(\accu_V_34_reg_12835[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_34_reg_12835[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_34_reg_12835[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_34_reg_12835[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_34_reg_12835_reg[15] [12]),
        .I2(\accu_V_34_reg_12835_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_34_reg_12835[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_34_reg_12835[15]_i_7 
       (.I0(\accu_V_34_reg_12835[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_34_reg_12835_reg[15]_0 [13]),
        .I3(\accu_V_34_reg_12835_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_34_reg_12835[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_34_reg_12835[15]_i_8 
       (.I0(\accu_V_34_reg_12835_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_34_reg_12835_reg[15] [12]),
        .I3(\accu_V_34_reg_12835_reg[15] [11]),
        .I4(\accu_V_34_reg_12835_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_34_reg_12835[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_34_reg_12835[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_34_reg_12835[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_34_reg_12835[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_34_reg_12835[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [2]),
        .I2(\accu_V_34_reg_12835_reg[15] [2]),
        .O(\accu_V_34_reg_12835[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [1]),
        .I2(\accu_V_34_reg_12835_reg[15] [1]),
        .O(\accu_V_34_reg_12835[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[3]_i_4 
       (.I0(\accu_V_34_reg_12835_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_34_reg_12835_reg[15] [0]),
        .O(\accu_V_34_reg_12835[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [3]),
        .I2(\accu_V_34_reg_12835_reg[15] [3]),
        .I3(\accu_V_34_reg_12835[3]_i_2_n_3 ),
        .O(\accu_V_34_reg_12835[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [2]),
        .I2(\accu_V_34_reg_12835_reg[15] [2]),
        .I3(\accu_V_34_reg_12835[3]_i_3_n_3 ),
        .O(\accu_V_34_reg_12835[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [1]),
        .I2(\accu_V_34_reg_12835_reg[15] [1]),
        .I3(\accu_V_34_reg_12835[3]_i_4_n_3 ),
        .O(\accu_V_34_reg_12835[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_34_reg_12835[3]_i_8 
       (.I0(\accu_V_34_reg_12835_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_34_reg_12835_reg[15] [0]),
        .O(\accu_V_34_reg_12835[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [6]),
        .I2(\accu_V_34_reg_12835_reg[15] [6]),
        .O(\accu_V_34_reg_12835[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [5]),
        .I2(\accu_V_34_reg_12835_reg[15] [5]),
        .O(\accu_V_34_reg_12835[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [4]),
        .I2(\accu_V_34_reg_12835_reg[15] [4]),
        .O(\accu_V_34_reg_12835[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_34_reg_12835[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [3]),
        .I2(\accu_V_34_reg_12835_reg[15] [3]),
        .O(\accu_V_34_reg_12835[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [7]),
        .I2(\accu_V_34_reg_12835_reg[15] [7]),
        .I3(\accu_V_34_reg_12835[7]_i_2_n_3 ),
        .O(\accu_V_34_reg_12835[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [6]),
        .I2(\accu_V_34_reg_12835_reg[15] [6]),
        .I3(\accu_V_34_reg_12835[7]_i_3_n_3 ),
        .O(\accu_V_34_reg_12835[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [5]),
        .I2(\accu_V_34_reg_12835_reg[15] [5]),
        .I3(\accu_V_34_reg_12835[7]_i_4_n_3 ),
        .O(\accu_V_34_reg_12835[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_34_reg_12835[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_34_reg_12835_reg[15]_0 [4]),
        .I2(\accu_V_34_reg_12835_reg[15] [4]),
        .I3(\accu_V_34_reg_12835[7]_i_5_n_3 ),
        .O(\accu_V_34_reg_12835[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_34_reg_12835_reg[11]_i_1 
       (.CI(\accu_V_34_reg_12835_reg[7]_i_1_n_3 ),
        .CO({\accu_V_34_reg_12835_reg[11]_i_1_n_3 ,\accu_V_34_reg_12835_reg[11]_i_1_n_4 ,\accu_V_34_reg_12835_reg[11]_i_1_n_5 ,\accu_V_34_reg_12835_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_34_reg_12835[11]_i_2_n_3 ,\accu_V_34_reg_12835[11]_i_3_n_3 ,\accu_V_34_reg_12835[11]_i_4_n_3 ,\accu_V_34_reg_12835[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_34_reg_12835[11]_i_6_n_3 ,\accu_V_34_reg_12835[11]_i_7_n_3 ,\accu_V_34_reg_12835[11]_i_8_n_3 ,\accu_V_34_reg_12835[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_34_reg_12835_reg[15]_i_1 
       (.CI(\accu_V_34_reg_12835_reg[11]_i_1_n_3 ),
        .CO({\accu_V_34_reg_12835_reg[15]_i_1_n_3 ,\accu_V_34_reg_12835_reg[15]_i_1_n_4 ,\accu_V_34_reg_12835_reg[15]_i_1_n_5 ,\accu_V_34_reg_12835_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_34_reg_12835[15]_i_2_n_3 ,\accu_V_34_reg_12835[15]_i_3_n_3 ,\accu_V_34_reg_12835[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_34_reg_12835[15]_i_5_n_3 ,\accu_V_34_reg_12835[15]_i_6_n_3 ,\accu_V_34_reg_12835[15]_i_7_n_3 ,\accu_V_34_reg_12835[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_34_reg_12835_reg[17]_i_1 
       (.CI(\accu_V_34_reg_12835_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_34_reg_12835_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_34_reg_12835_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_34_reg_12835_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_34_reg_12835[17]_i_2_n_3 ,\accu_V_34_reg_12835[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_34_reg_12835_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_34_reg_12835_reg[3]_i_1_n_3 ,\accu_V_34_reg_12835_reg[3]_i_1_n_4 ,\accu_V_34_reg_12835_reg[3]_i_1_n_5 ,\accu_V_34_reg_12835_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_34_reg_12835[3]_i_2_n_3 ,\accu_V_34_reg_12835[3]_i_3_n_3 ,\accu_V_34_reg_12835[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_34_reg_12835[3]_i_5_n_3 ,\accu_V_34_reg_12835[3]_i_6_n_3 ,\accu_V_34_reg_12835[3]_i_7_n_3 ,\accu_V_34_reg_12835[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_34_reg_12835_reg[7]_i_1 
       (.CI(\accu_V_34_reg_12835_reg[3]_i_1_n_3 ),
        .CO({\accu_V_34_reg_12835_reg[7]_i_1_n_3 ,\accu_V_34_reg_12835_reg[7]_i_1_n_4 ,\accu_V_34_reg_12835_reg[7]_i_1_n_5 ,\accu_V_34_reg_12835_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_34_reg_12835[7]_i_2_n_3 ,\accu_V_34_reg_12835[7]_i_3_n_3 ,\accu_V_34_reg_12835[7]_i_4_n_3 ,\accu_V_34_reg_12835[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_34_reg_12835[7]_i_6_n_3 ,\accu_V_34_reg_12835[7]_i_7_n_3 ,\accu_V_34_reg_12835[7]_i_8_n_3 ,\accu_V_34_reg_12835[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load[17],ap_sig_allocacmp_accu_V_8_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__5
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_8_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__5
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_8_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__6
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_8_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_8_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__6
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_8_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__6
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_8_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__6
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_8_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__6
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_8_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__6
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_8_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__7
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_8_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__4
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_8_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__4
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_8_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__3
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_8_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__3
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_8_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_8_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__3
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_8_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__3
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_8_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__4
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_8_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_117
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_33_reg_12824_reg[15] ,
    \accu_V_33_reg_12824_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_33_reg_12824_reg[15] ;
  input [13:0]\accu_V_33_reg_12824_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_33_reg_12824[11]_i_2_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_3_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_4_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_5_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_6_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_7_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_8_n_3 ;
  wire \accu_V_33_reg_12824[11]_i_9_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_2_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_3_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_4_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_5_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_6_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_7_n_3 ;
  wire \accu_V_33_reg_12824[15]_i_8_n_3 ;
  wire \accu_V_33_reg_12824[17]_i_2_n_3 ;
  wire \accu_V_33_reg_12824[17]_i_3_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_2_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_3_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_4_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_5_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_6_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_7_n_3 ;
  wire \accu_V_33_reg_12824[3]_i_8_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_2_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_3_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_4_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_5_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_6_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_7_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_8_n_3 ;
  wire \accu_V_33_reg_12824[7]_i_9_n_3 ;
  wire \accu_V_33_reg_12824_reg[11]_i_1_n_3 ;
  wire \accu_V_33_reg_12824_reg[11]_i_1_n_4 ;
  wire \accu_V_33_reg_12824_reg[11]_i_1_n_5 ;
  wire \accu_V_33_reg_12824_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_33_reg_12824_reg[15] ;
  wire [13:0]\accu_V_33_reg_12824_reg[15]_0 ;
  wire \accu_V_33_reg_12824_reg[15]_i_1_n_3 ;
  wire \accu_V_33_reg_12824_reg[15]_i_1_n_4 ;
  wire \accu_V_33_reg_12824_reg[15]_i_1_n_5 ;
  wire \accu_V_33_reg_12824_reg[15]_i_1_n_6 ;
  wire \accu_V_33_reg_12824_reg[17]_i_1_n_6 ;
  wire \accu_V_33_reg_12824_reg[3]_i_1_n_3 ;
  wire \accu_V_33_reg_12824_reg[3]_i_1_n_4 ;
  wire \accu_V_33_reg_12824_reg[3]_i_1_n_5 ;
  wire \accu_V_33_reg_12824_reg[3]_i_1_n_6 ;
  wire \accu_V_33_reg_12824_reg[7]_i_1_n_3 ;
  wire \accu_V_33_reg_12824_reg[7]_i_1_n_4 ;
  wire \accu_V_33_reg_12824_reg[7]_i_1_n_5 ;
  wire \accu_V_33_reg_12824_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_7_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_33_reg_12824_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_33_reg_12824_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [10]),
        .I2(\accu_V_33_reg_12824_reg[15] [10]),
        .O(\accu_V_33_reg_12824[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [9]),
        .I2(\accu_V_33_reg_12824_reg[15] [9]),
        .O(\accu_V_33_reg_12824[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [8]),
        .I2(\accu_V_33_reg_12824_reg[15] [8]),
        .O(\accu_V_33_reg_12824[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [7]),
        .I2(\accu_V_33_reg_12824_reg[15] [7]),
        .O(\accu_V_33_reg_12824[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[11]_i_6 
       (.I0(\accu_V_33_reg_12824[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_33_reg_12824_reg[15]_0 [11]),
        .I3(\accu_V_33_reg_12824_reg[15] [11]),
        .O(\accu_V_33_reg_12824[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [10]),
        .I2(\accu_V_33_reg_12824_reg[15] [10]),
        .I3(\accu_V_33_reg_12824[11]_i_3_n_3 ),
        .O(\accu_V_33_reg_12824[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [9]),
        .I2(\accu_V_33_reg_12824_reg[15] [9]),
        .I3(\accu_V_33_reg_12824[11]_i_4_n_3 ),
        .O(\accu_V_33_reg_12824[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [8]),
        .I2(\accu_V_33_reg_12824_reg[15] [8]),
        .I3(\accu_V_33_reg_12824[11]_i_5_n_3 ),
        .O(\accu_V_33_reg_12824[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_33_reg_12824[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [13]),
        .I2(\accu_V_33_reg_12824_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_33_reg_12824[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_33_reg_12824[15]_i_3 
       (.I0(\accu_V_33_reg_12824_reg[15]_0 [12]),
        .I1(\accu_V_33_reg_12824_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_33_reg_12824[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_33_reg_12824[15]_i_4 
       (.I0(\accu_V_33_reg_12824_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_33_reg_12824_reg[15]_0 [12]),
        .O(\accu_V_33_reg_12824[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_33_reg_12824[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_33_reg_12824[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_33_reg_12824[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_33_reg_12824_reg[15] [12]),
        .I2(\accu_V_33_reg_12824_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_33_reg_12824[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_33_reg_12824[15]_i_7 
       (.I0(\accu_V_33_reg_12824[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_33_reg_12824_reg[15]_0 [13]),
        .I3(\accu_V_33_reg_12824_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_33_reg_12824[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_33_reg_12824[15]_i_8 
       (.I0(\accu_V_33_reg_12824_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_33_reg_12824_reg[15] [12]),
        .I3(\accu_V_33_reg_12824_reg[15] [11]),
        .I4(\accu_V_33_reg_12824_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_33_reg_12824[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_33_reg_12824[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_33_reg_12824[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_33_reg_12824[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_33_reg_12824[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [2]),
        .I2(\accu_V_33_reg_12824_reg[15] [2]),
        .O(\accu_V_33_reg_12824[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [1]),
        .I2(\accu_V_33_reg_12824_reg[15] [1]),
        .O(\accu_V_33_reg_12824[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[3]_i_4 
       (.I0(\accu_V_33_reg_12824_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_33_reg_12824_reg[15] [0]),
        .O(\accu_V_33_reg_12824[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [3]),
        .I2(\accu_V_33_reg_12824_reg[15] [3]),
        .I3(\accu_V_33_reg_12824[3]_i_2_n_3 ),
        .O(\accu_V_33_reg_12824[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [2]),
        .I2(\accu_V_33_reg_12824_reg[15] [2]),
        .I3(\accu_V_33_reg_12824[3]_i_3_n_3 ),
        .O(\accu_V_33_reg_12824[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [1]),
        .I2(\accu_V_33_reg_12824_reg[15] [1]),
        .I3(\accu_V_33_reg_12824[3]_i_4_n_3 ),
        .O(\accu_V_33_reg_12824[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_33_reg_12824[3]_i_8 
       (.I0(\accu_V_33_reg_12824_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_33_reg_12824_reg[15] [0]),
        .O(\accu_V_33_reg_12824[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [6]),
        .I2(\accu_V_33_reg_12824_reg[15] [6]),
        .O(\accu_V_33_reg_12824[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [5]),
        .I2(\accu_V_33_reg_12824_reg[15] [5]),
        .O(\accu_V_33_reg_12824[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [4]),
        .I2(\accu_V_33_reg_12824_reg[15] [4]),
        .O(\accu_V_33_reg_12824[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_33_reg_12824[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [3]),
        .I2(\accu_V_33_reg_12824_reg[15] [3]),
        .O(\accu_V_33_reg_12824[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [7]),
        .I2(\accu_V_33_reg_12824_reg[15] [7]),
        .I3(\accu_V_33_reg_12824[7]_i_2_n_3 ),
        .O(\accu_V_33_reg_12824[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [6]),
        .I2(\accu_V_33_reg_12824_reg[15] [6]),
        .I3(\accu_V_33_reg_12824[7]_i_3_n_3 ),
        .O(\accu_V_33_reg_12824[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [5]),
        .I2(\accu_V_33_reg_12824_reg[15] [5]),
        .I3(\accu_V_33_reg_12824[7]_i_4_n_3 ),
        .O(\accu_V_33_reg_12824[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_33_reg_12824[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_33_reg_12824_reg[15]_0 [4]),
        .I2(\accu_V_33_reg_12824_reg[15] [4]),
        .I3(\accu_V_33_reg_12824[7]_i_5_n_3 ),
        .O(\accu_V_33_reg_12824[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_33_reg_12824_reg[11]_i_1 
       (.CI(\accu_V_33_reg_12824_reg[7]_i_1_n_3 ),
        .CO({\accu_V_33_reg_12824_reg[11]_i_1_n_3 ,\accu_V_33_reg_12824_reg[11]_i_1_n_4 ,\accu_V_33_reg_12824_reg[11]_i_1_n_5 ,\accu_V_33_reg_12824_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_33_reg_12824[11]_i_2_n_3 ,\accu_V_33_reg_12824[11]_i_3_n_3 ,\accu_V_33_reg_12824[11]_i_4_n_3 ,\accu_V_33_reg_12824[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_33_reg_12824[11]_i_6_n_3 ,\accu_V_33_reg_12824[11]_i_7_n_3 ,\accu_V_33_reg_12824[11]_i_8_n_3 ,\accu_V_33_reg_12824[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_33_reg_12824_reg[15]_i_1 
       (.CI(\accu_V_33_reg_12824_reg[11]_i_1_n_3 ),
        .CO({\accu_V_33_reg_12824_reg[15]_i_1_n_3 ,\accu_V_33_reg_12824_reg[15]_i_1_n_4 ,\accu_V_33_reg_12824_reg[15]_i_1_n_5 ,\accu_V_33_reg_12824_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_33_reg_12824[15]_i_2_n_3 ,\accu_V_33_reg_12824[15]_i_3_n_3 ,\accu_V_33_reg_12824[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_33_reg_12824[15]_i_5_n_3 ,\accu_V_33_reg_12824[15]_i_6_n_3 ,\accu_V_33_reg_12824[15]_i_7_n_3 ,\accu_V_33_reg_12824[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_33_reg_12824_reg[17]_i_1 
       (.CI(\accu_V_33_reg_12824_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_33_reg_12824_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_33_reg_12824_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_33_reg_12824_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_33_reg_12824[17]_i_2_n_3 ,\accu_V_33_reg_12824[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_33_reg_12824_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_33_reg_12824_reg[3]_i_1_n_3 ,\accu_V_33_reg_12824_reg[3]_i_1_n_4 ,\accu_V_33_reg_12824_reg[3]_i_1_n_5 ,\accu_V_33_reg_12824_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_33_reg_12824[3]_i_2_n_3 ,\accu_V_33_reg_12824[3]_i_3_n_3 ,\accu_V_33_reg_12824[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_33_reg_12824[3]_i_5_n_3 ,\accu_V_33_reg_12824[3]_i_6_n_3 ,\accu_V_33_reg_12824[3]_i_7_n_3 ,\accu_V_33_reg_12824[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_33_reg_12824_reg[7]_i_1 
       (.CI(\accu_V_33_reg_12824_reg[3]_i_1_n_3 ),
        .CO({\accu_V_33_reg_12824_reg[7]_i_1_n_3 ,\accu_V_33_reg_12824_reg[7]_i_1_n_4 ,\accu_V_33_reg_12824_reg[7]_i_1_n_5 ,\accu_V_33_reg_12824_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_33_reg_12824[7]_i_2_n_3 ,\accu_V_33_reg_12824[7]_i_3_n_3 ,\accu_V_33_reg_12824[7]_i_4_n_3 ,\accu_V_33_reg_12824[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_33_reg_12824[7]_i_6_n_3 ,\accu_V_33_reg_12824[7]_i_7_n_3 ,\accu_V_33_reg_12824[7]_i_8_n_3 ,\accu_V_33_reg_12824[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load[17],ap_sig_allocacmp_accu_V_7_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__6
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_7_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__6
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_7_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__7
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_7_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_7_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__7
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_7_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__7
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_7_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__7
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_7_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__7
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_7_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__7
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_7_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__8
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_7_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__5
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_7_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__5
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_7_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__4
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_7_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__4
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_7_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__4
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_7_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__4
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_7_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__4
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_7_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__5
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_7_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_118
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_32_reg_12813_reg[15] ,
    \accu_V_32_reg_12813_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_32_reg_12813_reg[15] ;
  input [13:0]\accu_V_32_reg_12813_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_32_reg_12813[11]_i_2_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_3_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_4_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_5_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_6_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_7_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_8_n_3 ;
  wire \accu_V_32_reg_12813[11]_i_9_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_2_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_3_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_4_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_5_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_6_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_7_n_3 ;
  wire \accu_V_32_reg_12813[15]_i_8_n_3 ;
  wire \accu_V_32_reg_12813[17]_i_2_n_3 ;
  wire \accu_V_32_reg_12813[17]_i_3_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_2_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_3_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_4_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_5_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_6_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_7_n_3 ;
  wire \accu_V_32_reg_12813[3]_i_8_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_2_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_3_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_4_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_5_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_6_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_7_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_8_n_3 ;
  wire \accu_V_32_reg_12813[7]_i_9_n_3 ;
  wire \accu_V_32_reg_12813_reg[11]_i_1_n_3 ;
  wire \accu_V_32_reg_12813_reg[11]_i_1_n_4 ;
  wire \accu_V_32_reg_12813_reg[11]_i_1_n_5 ;
  wire \accu_V_32_reg_12813_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_32_reg_12813_reg[15] ;
  wire [13:0]\accu_V_32_reg_12813_reg[15]_0 ;
  wire \accu_V_32_reg_12813_reg[15]_i_1_n_3 ;
  wire \accu_V_32_reg_12813_reg[15]_i_1_n_4 ;
  wire \accu_V_32_reg_12813_reg[15]_i_1_n_5 ;
  wire \accu_V_32_reg_12813_reg[15]_i_1_n_6 ;
  wire \accu_V_32_reg_12813_reg[17]_i_1_n_6 ;
  wire \accu_V_32_reg_12813_reg[3]_i_1_n_3 ;
  wire \accu_V_32_reg_12813_reg[3]_i_1_n_4 ;
  wire \accu_V_32_reg_12813_reg[3]_i_1_n_5 ;
  wire \accu_V_32_reg_12813_reg[3]_i_1_n_6 ;
  wire \accu_V_32_reg_12813_reg[7]_i_1_n_3 ;
  wire \accu_V_32_reg_12813_reg[7]_i_1_n_4 ;
  wire \accu_V_32_reg_12813_reg[7]_i_1_n_5 ;
  wire \accu_V_32_reg_12813_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_6_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_32_reg_12813_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_32_reg_12813_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [10]),
        .I2(\accu_V_32_reg_12813_reg[15] [10]),
        .O(\accu_V_32_reg_12813[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [9]),
        .I2(\accu_V_32_reg_12813_reg[15] [9]),
        .O(\accu_V_32_reg_12813[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [8]),
        .I2(\accu_V_32_reg_12813_reg[15] [8]),
        .O(\accu_V_32_reg_12813[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [7]),
        .I2(\accu_V_32_reg_12813_reg[15] [7]),
        .O(\accu_V_32_reg_12813[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[11]_i_6 
       (.I0(\accu_V_32_reg_12813[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_32_reg_12813_reg[15]_0 [11]),
        .I3(\accu_V_32_reg_12813_reg[15] [11]),
        .O(\accu_V_32_reg_12813[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [10]),
        .I2(\accu_V_32_reg_12813_reg[15] [10]),
        .I3(\accu_V_32_reg_12813[11]_i_3_n_3 ),
        .O(\accu_V_32_reg_12813[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [9]),
        .I2(\accu_V_32_reg_12813_reg[15] [9]),
        .I3(\accu_V_32_reg_12813[11]_i_4_n_3 ),
        .O(\accu_V_32_reg_12813[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [8]),
        .I2(\accu_V_32_reg_12813_reg[15] [8]),
        .I3(\accu_V_32_reg_12813[11]_i_5_n_3 ),
        .O(\accu_V_32_reg_12813[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_32_reg_12813[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [13]),
        .I2(\accu_V_32_reg_12813_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_32_reg_12813[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_32_reg_12813[15]_i_3 
       (.I0(\accu_V_32_reg_12813_reg[15]_0 [12]),
        .I1(\accu_V_32_reg_12813_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_32_reg_12813[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_32_reg_12813[15]_i_4 
       (.I0(\accu_V_32_reg_12813_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_32_reg_12813_reg[15]_0 [12]),
        .O(\accu_V_32_reg_12813[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_32_reg_12813[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_32_reg_12813[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_32_reg_12813[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_32_reg_12813_reg[15] [12]),
        .I2(\accu_V_32_reg_12813_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_32_reg_12813[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_32_reg_12813[15]_i_7 
       (.I0(\accu_V_32_reg_12813[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_32_reg_12813_reg[15]_0 [13]),
        .I3(\accu_V_32_reg_12813_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_32_reg_12813[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_32_reg_12813[15]_i_8 
       (.I0(\accu_V_32_reg_12813_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_32_reg_12813_reg[15] [12]),
        .I3(\accu_V_32_reg_12813_reg[15] [11]),
        .I4(\accu_V_32_reg_12813_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_32_reg_12813[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_32_reg_12813[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_32_reg_12813[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_32_reg_12813[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_32_reg_12813[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [2]),
        .I2(\accu_V_32_reg_12813_reg[15] [2]),
        .O(\accu_V_32_reg_12813[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [1]),
        .I2(\accu_V_32_reg_12813_reg[15] [1]),
        .O(\accu_V_32_reg_12813[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[3]_i_4 
       (.I0(\accu_V_32_reg_12813_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_32_reg_12813_reg[15] [0]),
        .O(\accu_V_32_reg_12813[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [3]),
        .I2(\accu_V_32_reg_12813_reg[15] [3]),
        .I3(\accu_V_32_reg_12813[3]_i_2_n_3 ),
        .O(\accu_V_32_reg_12813[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [2]),
        .I2(\accu_V_32_reg_12813_reg[15] [2]),
        .I3(\accu_V_32_reg_12813[3]_i_3_n_3 ),
        .O(\accu_V_32_reg_12813[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [1]),
        .I2(\accu_V_32_reg_12813_reg[15] [1]),
        .I3(\accu_V_32_reg_12813[3]_i_4_n_3 ),
        .O(\accu_V_32_reg_12813[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_32_reg_12813[3]_i_8 
       (.I0(\accu_V_32_reg_12813_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_32_reg_12813_reg[15] [0]),
        .O(\accu_V_32_reg_12813[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [6]),
        .I2(\accu_V_32_reg_12813_reg[15] [6]),
        .O(\accu_V_32_reg_12813[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [5]),
        .I2(\accu_V_32_reg_12813_reg[15] [5]),
        .O(\accu_V_32_reg_12813[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [4]),
        .I2(\accu_V_32_reg_12813_reg[15] [4]),
        .O(\accu_V_32_reg_12813[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_32_reg_12813[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [3]),
        .I2(\accu_V_32_reg_12813_reg[15] [3]),
        .O(\accu_V_32_reg_12813[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [7]),
        .I2(\accu_V_32_reg_12813_reg[15] [7]),
        .I3(\accu_V_32_reg_12813[7]_i_2_n_3 ),
        .O(\accu_V_32_reg_12813[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [6]),
        .I2(\accu_V_32_reg_12813_reg[15] [6]),
        .I3(\accu_V_32_reg_12813[7]_i_3_n_3 ),
        .O(\accu_V_32_reg_12813[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [5]),
        .I2(\accu_V_32_reg_12813_reg[15] [5]),
        .I3(\accu_V_32_reg_12813[7]_i_4_n_3 ),
        .O(\accu_V_32_reg_12813[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_32_reg_12813[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_32_reg_12813_reg[15]_0 [4]),
        .I2(\accu_V_32_reg_12813_reg[15] [4]),
        .I3(\accu_V_32_reg_12813[7]_i_5_n_3 ),
        .O(\accu_V_32_reg_12813[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_32_reg_12813_reg[11]_i_1 
       (.CI(\accu_V_32_reg_12813_reg[7]_i_1_n_3 ),
        .CO({\accu_V_32_reg_12813_reg[11]_i_1_n_3 ,\accu_V_32_reg_12813_reg[11]_i_1_n_4 ,\accu_V_32_reg_12813_reg[11]_i_1_n_5 ,\accu_V_32_reg_12813_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_32_reg_12813[11]_i_2_n_3 ,\accu_V_32_reg_12813[11]_i_3_n_3 ,\accu_V_32_reg_12813[11]_i_4_n_3 ,\accu_V_32_reg_12813[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_32_reg_12813[11]_i_6_n_3 ,\accu_V_32_reg_12813[11]_i_7_n_3 ,\accu_V_32_reg_12813[11]_i_8_n_3 ,\accu_V_32_reg_12813[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_32_reg_12813_reg[15]_i_1 
       (.CI(\accu_V_32_reg_12813_reg[11]_i_1_n_3 ),
        .CO({\accu_V_32_reg_12813_reg[15]_i_1_n_3 ,\accu_V_32_reg_12813_reg[15]_i_1_n_4 ,\accu_V_32_reg_12813_reg[15]_i_1_n_5 ,\accu_V_32_reg_12813_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_32_reg_12813[15]_i_2_n_3 ,\accu_V_32_reg_12813[15]_i_3_n_3 ,\accu_V_32_reg_12813[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_32_reg_12813[15]_i_5_n_3 ,\accu_V_32_reg_12813[15]_i_6_n_3 ,\accu_V_32_reg_12813[15]_i_7_n_3 ,\accu_V_32_reg_12813[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_32_reg_12813_reg[17]_i_1 
       (.CI(\accu_V_32_reg_12813_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_32_reg_12813_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_32_reg_12813_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_32_reg_12813_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_32_reg_12813[17]_i_2_n_3 ,\accu_V_32_reg_12813[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_32_reg_12813_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_32_reg_12813_reg[3]_i_1_n_3 ,\accu_V_32_reg_12813_reg[3]_i_1_n_4 ,\accu_V_32_reg_12813_reg[3]_i_1_n_5 ,\accu_V_32_reg_12813_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_32_reg_12813[3]_i_2_n_3 ,\accu_V_32_reg_12813[3]_i_3_n_3 ,\accu_V_32_reg_12813[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_32_reg_12813[3]_i_5_n_3 ,\accu_V_32_reg_12813[3]_i_6_n_3 ,\accu_V_32_reg_12813[3]_i_7_n_3 ,\accu_V_32_reg_12813[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_32_reg_12813_reg[7]_i_1 
       (.CI(\accu_V_32_reg_12813_reg[3]_i_1_n_3 ),
        .CO({\accu_V_32_reg_12813_reg[7]_i_1_n_3 ,\accu_V_32_reg_12813_reg[7]_i_1_n_4 ,\accu_V_32_reg_12813_reg[7]_i_1_n_5 ,\accu_V_32_reg_12813_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_32_reg_12813[7]_i_2_n_3 ,\accu_V_32_reg_12813[7]_i_3_n_3 ,\accu_V_32_reg_12813[7]_i_4_n_3 ,\accu_V_32_reg_12813[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_32_reg_12813[7]_i_6_n_3 ,\accu_V_32_reg_12813[7]_i_7_n_3 ,\accu_V_32_reg_12813[7]_i_8_n_3 ,\accu_V_32_reg_12813[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load[17],ap_sig_allocacmp_accu_V_6_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__7
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_6_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__7
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_6_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__8
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_6_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__8
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_6_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__8
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_6_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__8
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_6_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__8
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_6_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__8
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_6_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__8
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_6_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__9
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_6_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_6_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__6
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_6_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__5
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_6_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__5
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_6_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__5
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_6_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__5
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_6_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__5
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_6_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__6
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_6_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_119
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_31_reg_12802_reg[15] ,
    \accu_V_31_reg_12802_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_31_reg_12802_reg[15] ;
  input [13:0]\accu_V_31_reg_12802_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_31_reg_12802[11]_i_2_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_3_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_4_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_5_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_6_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_7_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_8_n_3 ;
  wire \accu_V_31_reg_12802[11]_i_9_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_2_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_3_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_4_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_5_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_6_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_7_n_3 ;
  wire \accu_V_31_reg_12802[15]_i_8_n_3 ;
  wire \accu_V_31_reg_12802[17]_i_2_n_3 ;
  wire \accu_V_31_reg_12802[17]_i_3_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_2_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_3_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_4_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_5_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_6_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_7_n_3 ;
  wire \accu_V_31_reg_12802[3]_i_8_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_2_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_3_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_4_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_5_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_6_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_7_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_8_n_3 ;
  wire \accu_V_31_reg_12802[7]_i_9_n_3 ;
  wire \accu_V_31_reg_12802_reg[11]_i_1_n_3 ;
  wire \accu_V_31_reg_12802_reg[11]_i_1_n_4 ;
  wire \accu_V_31_reg_12802_reg[11]_i_1_n_5 ;
  wire \accu_V_31_reg_12802_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_31_reg_12802_reg[15] ;
  wire [13:0]\accu_V_31_reg_12802_reg[15]_0 ;
  wire \accu_V_31_reg_12802_reg[15]_i_1_n_3 ;
  wire \accu_V_31_reg_12802_reg[15]_i_1_n_4 ;
  wire \accu_V_31_reg_12802_reg[15]_i_1_n_5 ;
  wire \accu_V_31_reg_12802_reg[15]_i_1_n_6 ;
  wire \accu_V_31_reg_12802_reg[17]_i_1_n_6 ;
  wire \accu_V_31_reg_12802_reg[3]_i_1_n_3 ;
  wire \accu_V_31_reg_12802_reg[3]_i_1_n_4 ;
  wire \accu_V_31_reg_12802_reg[3]_i_1_n_5 ;
  wire \accu_V_31_reg_12802_reg[3]_i_1_n_6 ;
  wire \accu_V_31_reg_12802_reg[7]_i_1_n_3 ;
  wire \accu_V_31_reg_12802_reg[7]_i_1_n_4 ;
  wire \accu_V_31_reg_12802_reg[7]_i_1_n_5 ;
  wire \accu_V_31_reg_12802_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_5_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_31_reg_12802_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_31_reg_12802_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [10]),
        .I2(\accu_V_31_reg_12802_reg[15] [10]),
        .O(\accu_V_31_reg_12802[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [9]),
        .I2(\accu_V_31_reg_12802_reg[15] [9]),
        .O(\accu_V_31_reg_12802[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [8]),
        .I2(\accu_V_31_reg_12802_reg[15] [8]),
        .O(\accu_V_31_reg_12802[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [7]),
        .I2(\accu_V_31_reg_12802_reg[15] [7]),
        .O(\accu_V_31_reg_12802[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[11]_i_6 
       (.I0(\accu_V_31_reg_12802[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_31_reg_12802_reg[15]_0 [11]),
        .I3(\accu_V_31_reg_12802_reg[15] [11]),
        .O(\accu_V_31_reg_12802[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [10]),
        .I2(\accu_V_31_reg_12802_reg[15] [10]),
        .I3(\accu_V_31_reg_12802[11]_i_3_n_3 ),
        .O(\accu_V_31_reg_12802[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [9]),
        .I2(\accu_V_31_reg_12802_reg[15] [9]),
        .I3(\accu_V_31_reg_12802[11]_i_4_n_3 ),
        .O(\accu_V_31_reg_12802[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [8]),
        .I2(\accu_V_31_reg_12802_reg[15] [8]),
        .I3(\accu_V_31_reg_12802[11]_i_5_n_3 ),
        .O(\accu_V_31_reg_12802[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_31_reg_12802[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [13]),
        .I2(\accu_V_31_reg_12802_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_31_reg_12802[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_31_reg_12802[15]_i_3 
       (.I0(\accu_V_31_reg_12802_reg[15]_0 [12]),
        .I1(\accu_V_31_reg_12802_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_31_reg_12802[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_31_reg_12802[15]_i_4 
       (.I0(\accu_V_31_reg_12802_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_31_reg_12802_reg[15]_0 [12]),
        .O(\accu_V_31_reg_12802[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_31_reg_12802[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_31_reg_12802[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_31_reg_12802[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_31_reg_12802_reg[15] [12]),
        .I2(\accu_V_31_reg_12802_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_31_reg_12802[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_31_reg_12802[15]_i_7 
       (.I0(\accu_V_31_reg_12802[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_31_reg_12802_reg[15]_0 [13]),
        .I3(\accu_V_31_reg_12802_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_31_reg_12802[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_31_reg_12802[15]_i_8 
       (.I0(\accu_V_31_reg_12802_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_31_reg_12802_reg[15] [12]),
        .I3(\accu_V_31_reg_12802_reg[15] [11]),
        .I4(\accu_V_31_reg_12802_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_31_reg_12802[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_31_reg_12802[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_31_reg_12802[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_31_reg_12802[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_31_reg_12802[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [2]),
        .I2(\accu_V_31_reg_12802_reg[15] [2]),
        .O(\accu_V_31_reg_12802[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [1]),
        .I2(\accu_V_31_reg_12802_reg[15] [1]),
        .O(\accu_V_31_reg_12802[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[3]_i_4 
       (.I0(\accu_V_31_reg_12802_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_31_reg_12802_reg[15] [0]),
        .O(\accu_V_31_reg_12802[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [3]),
        .I2(\accu_V_31_reg_12802_reg[15] [3]),
        .I3(\accu_V_31_reg_12802[3]_i_2_n_3 ),
        .O(\accu_V_31_reg_12802[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [2]),
        .I2(\accu_V_31_reg_12802_reg[15] [2]),
        .I3(\accu_V_31_reg_12802[3]_i_3_n_3 ),
        .O(\accu_V_31_reg_12802[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [1]),
        .I2(\accu_V_31_reg_12802_reg[15] [1]),
        .I3(\accu_V_31_reg_12802[3]_i_4_n_3 ),
        .O(\accu_V_31_reg_12802[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_31_reg_12802[3]_i_8 
       (.I0(\accu_V_31_reg_12802_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_31_reg_12802_reg[15] [0]),
        .O(\accu_V_31_reg_12802[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [6]),
        .I2(\accu_V_31_reg_12802_reg[15] [6]),
        .O(\accu_V_31_reg_12802[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [5]),
        .I2(\accu_V_31_reg_12802_reg[15] [5]),
        .O(\accu_V_31_reg_12802[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [4]),
        .I2(\accu_V_31_reg_12802_reg[15] [4]),
        .O(\accu_V_31_reg_12802[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_31_reg_12802[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [3]),
        .I2(\accu_V_31_reg_12802_reg[15] [3]),
        .O(\accu_V_31_reg_12802[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [7]),
        .I2(\accu_V_31_reg_12802_reg[15] [7]),
        .I3(\accu_V_31_reg_12802[7]_i_2_n_3 ),
        .O(\accu_V_31_reg_12802[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [6]),
        .I2(\accu_V_31_reg_12802_reg[15] [6]),
        .I3(\accu_V_31_reg_12802[7]_i_3_n_3 ),
        .O(\accu_V_31_reg_12802[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [5]),
        .I2(\accu_V_31_reg_12802_reg[15] [5]),
        .I3(\accu_V_31_reg_12802[7]_i_4_n_3 ),
        .O(\accu_V_31_reg_12802[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_31_reg_12802[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_31_reg_12802_reg[15]_0 [4]),
        .I2(\accu_V_31_reg_12802_reg[15] [4]),
        .I3(\accu_V_31_reg_12802[7]_i_5_n_3 ),
        .O(\accu_V_31_reg_12802[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_31_reg_12802_reg[11]_i_1 
       (.CI(\accu_V_31_reg_12802_reg[7]_i_1_n_3 ),
        .CO({\accu_V_31_reg_12802_reg[11]_i_1_n_3 ,\accu_V_31_reg_12802_reg[11]_i_1_n_4 ,\accu_V_31_reg_12802_reg[11]_i_1_n_5 ,\accu_V_31_reg_12802_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_31_reg_12802[11]_i_2_n_3 ,\accu_V_31_reg_12802[11]_i_3_n_3 ,\accu_V_31_reg_12802[11]_i_4_n_3 ,\accu_V_31_reg_12802[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_31_reg_12802[11]_i_6_n_3 ,\accu_V_31_reg_12802[11]_i_7_n_3 ,\accu_V_31_reg_12802[11]_i_8_n_3 ,\accu_V_31_reg_12802[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_31_reg_12802_reg[15]_i_1 
       (.CI(\accu_V_31_reg_12802_reg[11]_i_1_n_3 ),
        .CO({\accu_V_31_reg_12802_reg[15]_i_1_n_3 ,\accu_V_31_reg_12802_reg[15]_i_1_n_4 ,\accu_V_31_reg_12802_reg[15]_i_1_n_5 ,\accu_V_31_reg_12802_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_31_reg_12802[15]_i_2_n_3 ,\accu_V_31_reg_12802[15]_i_3_n_3 ,\accu_V_31_reg_12802[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_31_reg_12802[15]_i_5_n_3 ,\accu_V_31_reg_12802[15]_i_6_n_3 ,\accu_V_31_reg_12802[15]_i_7_n_3 ,\accu_V_31_reg_12802[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_31_reg_12802_reg[17]_i_1 
       (.CI(\accu_V_31_reg_12802_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_31_reg_12802_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_31_reg_12802_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_31_reg_12802_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_31_reg_12802[17]_i_2_n_3 ,\accu_V_31_reg_12802[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_31_reg_12802_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_31_reg_12802_reg[3]_i_1_n_3 ,\accu_V_31_reg_12802_reg[3]_i_1_n_4 ,\accu_V_31_reg_12802_reg[3]_i_1_n_5 ,\accu_V_31_reg_12802_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_31_reg_12802[3]_i_2_n_3 ,\accu_V_31_reg_12802[3]_i_3_n_3 ,\accu_V_31_reg_12802[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_31_reg_12802[3]_i_5_n_3 ,\accu_V_31_reg_12802[3]_i_6_n_3 ,\accu_V_31_reg_12802[3]_i_7_n_3 ,\accu_V_31_reg_12802[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_31_reg_12802_reg[7]_i_1 
       (.CI(\accu_V_31_reg_12802_reg[3]_i_1_n_3 ),
        .CO({\accu_V_31_reg_12802_reg[7]_i_1_n_3 ,\accu_V_31_reg_12802_reg[7]_i_1_n_4 ,\accu_V_31_reg_12802_reg[7]_i_1_n_5 ,\accu_V_31_reg_12802_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_31_reg_12802[7]_i_2_n_3 ,\accu_V_31_reg_12802[7]_i_3_n_3 ,\accu_V_31_reg_12802[7]_i_4_n_3 ,\accu_V_31_reg_12802[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_31_reg_12802[7]_i_6_n_3 ,\accu_V_31_reg_12802[7]_i_7_n_3 ,\accu_V_31_reg_12802[7]_i_8_n_3 ,\accu_V_31_reg_12802[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load[17],ap_sig_allocacmp_accu_V_5_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__8
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_5_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__8
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_5_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__9
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_5_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__9
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_5_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__9
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_5_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__9
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_5_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__9
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_5_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__9
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_5_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__9
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_5_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__10
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_5_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__7
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_5_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__7
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_5_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__6
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_5_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__6
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_5_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__6
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_5_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__6
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_5_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__6
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_5_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__7
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_5_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_120
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_30_reg_12791_reg[15] ,
    \accu_V_30_reg_12791_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_30_reg_12791_reg[15] ;
  input [13:0]\accu_V_30_reg_12791_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_30_reg_12791[11]_i_2_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_3_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_4_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_5_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_6_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_7_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_8_n_3 ;
  wire \accu_V_30_reg_12791[11]_i_9_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_2_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_3_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_4_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_5_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_6_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_7_n_3 ;
  wire \accu_V_30_reg_12791[15]_i_8_n_3 ;
  wire \accu_V_30_reg_12791[17]_i_2_n_3 ;
  wire \accu_V_30_reg_12791[17]_i_3_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_2_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_3_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_4_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_5_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_6_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_7_n_3 ;
  wire \accu_V_30_reg_12791[3]_i_8_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_2_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_3_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_4_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_5_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_6_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_7_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_8_n_3 ;
  wire \accu_V_30_reg_12791[7]_i_9_n_3 ;
  wire \accu_V_30_reg_12791_reg[11]_i_1_n_3 ;
  wire \accu_V_30_reg_12791_reg[11]_i_1_n_4 ;
  wire \accu_V_30_reg_12791_reg[11]_i_1_n_5 ;
  wire \accu_V_30_reg_12791_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_30_reg_12791_reg[15] ;
  wire [13:0]\accu_V_30_reg_12791_reg[15]_0 ;
  wire \accu_V_30_reg_12791_reg[15]_i_1_n_3 ;
  wire \accu_V_30_reg_12791_reg[15]_i_1_n_4 ;
  wire \accu_V_30_reg_12791_reg[15]_i_1_n_5 ;
  wire \accu_V_30_reg_12791_reg[15]_i_1_n_6 ;
  wire \accu_V_30_reg_12791_reg[17]_i_1_n_6 ;
  wire \accu_V_30_reg_12791_reg[3]_i_1_n_3 ;
  wire \accu_V_30_reg_12791_reg[3]_i_1_n_4 ;
  wire \accu_V_30_reg_12791_reg[3]_i_1_n_5 ;
  wire \accu_V_30_reg_12791_reg[3]_i_1_n_6 ;
  wire \accu_V_30_reg_12791_reg[7]_i_1_n_3 ;
  wire \accu_V_30_reg_12791_reg[7]_i_1_n_4 ;
  wire \accu_V_30_reg_12791_reg[7]_i_1_n_5 ;
  wire \accu_V_30_reg_12791_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_4_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_30_reg_12791_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_30_reg_12791_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [10]),
        .I2(\accu_V_30_reg_12791_reg[15] [10]),
        .O(\accu_V_30_reg_12791[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [9]),
        .I2(\accu_V_30_reg_12791_reg[15] [9]),
        .O(\accu_V_30_reg_12791[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [8]),
        .I2(\accu_V_30_reg_12791_reg[15] [8]),
        .O(\accu_V_30_reg_12791[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [7]),
        .I2(\accu_V_30_reg_12791_reg[15] [7]),
        .O(\accu_V_30_reg_12791[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[11]_i_6 
       (.I0(\accu_V_30_reg_12791[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_30_reg_12791_reg[15]_0 [11]),
        .I3(\accu_V_30_reg_12791_reg[15] [11]),
        .O(\accu_V_30_reg_12791[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [10]),
        .I2(\accu_V_30_reg_12791_reg[15] [10]),
        .I3(\accu_V_30_reg_12791[11]_i_3_n_3 ),
        .O(\accu_V_30_reg_12791[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [9]),
        .I2(\accu_V_30_reg_12791_reg[15] [9]),
        .I3(\accu_V_30_reg_12791[11]_i_4_n_3 ),
        .O(\accu_V_30_reg_12791[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [8]),
        .I2(\accu_V_30_reg_12791_reg[15] [8]),
        .I3(\accu_V_30_reg_12791[11]_i_5_n_3 ),
        .O(\accu_V_30_reg_12791[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_30_reg_12791[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [13]),
        .I2(\accu_V_30_reg_12791_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_30_reg_12791[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_30_reg_12791[15]_i_3 
       (.I0(\accu_V_30_reg_12791_reg[15]_0 [12]),
        .I1(\accu_V_30_reg_12791_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_30_reg_12791[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_30_reg_12791[15]_i_4 
       (.I0(\accu_V_30_reg_12791_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_30_reg_12791_reg[15]_0 [12]),
        .O(\accu_V_30_reg_12791[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_30_reg_12791[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_30_reg_12791[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_30_reg_12791[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_30_reg_12791_reg[15] [12]),
        .I2(\accu_V_30_reg_12791_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_30_reg_12791[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_30_reg_12791[15]_i_7 
       (.I0(\accu_V_30_reg_12791[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_30_reg_12791_reg[15]_0 [13]),
        .I3(\accu_V_30_reg_12791_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_30_reg_12791[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_30_reg_12791[15]_i_8 
       (.I0(\accu_V_30_reg_12791_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_30_reg_12791_reg[15] [12]),
        .I3(\accu_V_30_reg_12791_reg[15] [11]),
        .I4(\accu_V_30_reg_12791_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_30_reg_12791[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_30_reg_12791[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_30_reg_12791[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_30_reg_12791[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_30_reg_12791[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [2]),
        .I2(\accu_V_30_reg_12791_reg[15] [2]),
        .O(\accu_V_30_reg_12791[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [1]),
        .I2(\accu_V_30_reg_12791_reg[15] [1]),
        .O(\accu_V_30_reg_12791[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[3]_i_4 
       (.I0(\accu_V_30_reg_12791_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_30_reg_12791_reg[15] [0]),
        .O(\accu_V_30_reg_12791[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [3]),
        .I2(\accu_V_30_reg_12791_reg[15] [3]),
        .I3(\accu_V_30_reg_12791[3]_i_2_n_3 ),
        .O(\accu_V_30_reg_12791[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [2]),
        .I2(\accu_V_30_reg_12791_reg[15] [2]),
        .I3(\accu_V_30_reg_12791[3]_i_3_n_3 ),
        .O(\accu_V_30_reg_12791[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [1]),
        .I2(\accu_V_30_reg_12791_reg[15] [1]),
        .I3(\accu_V_30_reg_12791[3]_i_4_n_3 ),
        .O(\accu_V_30_reg_12791[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_30_reg_12791[3]_i_8 
       (.I0(\accu_V_30_reg_12791_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_30_reg_12791_reg[15] [0]),
        .O(\accu_V_30_reg_12791[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [6]),
        .I2(\accu_V_30_reg_12791_reg[15] [6]),
        .O(\accu_V_30_reg_12791[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [5]),
        .I2(\accu_V_30_reg_12791_reg[15] [5]),
        .O(\accu_V_30_reg_12791[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [4]),
        .I2(\accu_V_30_reg_12791_reg[15] [4]),
        .O(\accu_V_30_reg_12791[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_30_reg_12791[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [3]),
        .I2(\accu_V_30_reg_12791_reg[15] [3]),
        .O(\accu_V_30_reg_12791[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [7]),
        .I2(\accu_V_30_reg_12791_reg[15] [7]),
        .I3(\accu_V_30_reg_12791[7]_i_2_n_3 ),
        .O(\accu_V_30_reg_12791[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [6]),
        .I2(\accu_V_30_reg_12791_reg[15] [6]),
        .I3(\accu_V_30_reg_12791[7]_i_3_n_3 ),
        .O(\accu_V_30_reg_12791[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [5]),
        .I2(\accu_V_30_reg_12791_reg[15] [5]),
        .I3(\accu_V_30_reg_12791[7]_i_4_n_3 ),
        .O(\accu_V_30_reg_12791[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_30_reg_12791[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_30_reg_12791_reg[15]_0 [4]),
        .I2(\accu_V_30_reg_12791_reg[15] [4]),
        .I3(\accu_V_30_reg_12791[7]_i_5_n_3 ),
        .O(\accu_V_30_reg_12791[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_30_reg_12791_reg[11]_i_1 
       (.CI(\accu_V_30_reg_12791_reg[7]_i_1_n_3 ),
        .CO({\accu_V_30_reg_12791_reg[11]_i_1_n_3 ,\accu_V_30_reg_12791_reg[11]_i_1_n_4 ,\accu_V_30_reg_12791_reg[11]_i_1_n_5 ,\accu_V_30_reg_12791_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_30_reg_12791[11]_i_2_n_3 ,\accu_V_30_reg_12791[11]_i_3_n_3 ,\accu_V_30_reg_12791[11]_i_4_n_3 ,\accu_V_30_reg_12791[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_30_reg_12791[11]_i_6_n_3 ,\accu_V_30_reg_12791[11]_i_7_n_3 ,\accu_V_30_reg_12791[11]_i_8_n_3 ,\accu_V_30_reg_12791[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_30_reg_12791_reg[15]_i_1 
       (.CI(\accu_V_30_reg_12791_reg[11]_i_1_n_3 ),
        .CO({\accu_V_30_reg_12791_reg[15]_i_1_n_3 ,\accu_V_30_reg_12791_reg[15]_i_1_n_4 ,\accu_V_30_reg_12791_reg[15]_i_1_n_5 ,\accu_V_30_reg_12791_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_30_reg_12791[15]_i_2_n_3 ,\accu_V_30_reg_12791[15]_i_3_n_3 ,\accu_V_30_reg_12791[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_30_reg_12791[15]_i_5_n_3 ,\accu_V_30_reg_12791[15]_i_6_n_3 ,\accu_V_30_reg_12791[15]_i_7_n_3 ,\accu_V_30_reg_12791[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_30_reg_12791_reg[17]_i_1 
       (.CI(\accu_V_30_reg_12791_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_30_reg_12791_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_30_reg_12791_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_30_reg_12791_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_30_reg_12791[17]_i_2_n_3 ,\accu_V_30_reg_12791[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_30_reg_12791_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_30_reg_12791_reg[3]_i_1_n_3 ,\accu_V_30_reg_12791_reg[3]_i_1_n_4 ,\accu_V_30_reg_12791_reg[3]_i_1_n_5 ,\accu_V_30_reg_12791_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_30_reg_12791[3]_i_2_n_3 ,\accu_V_30_reg_12791[3]_i_3_n_3 ,\accu_V_30_reg_12791[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_30_reg_12791[3]_i_5_n_3 ,\accu_V_30_reg_12791[3]_i_6_n_3 ,\accu_V_30_reg_12791[3]_i_7_n_3 ,\accu_V_30_reg_12791[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_30_reg_12791_reg[7]_i_1 
       (.CI(\accu_V_30_reg_12791_reg[3]_i_1_n_3 ),
        .CO({\accu_V_30_reg_12791_reg[7]_i_1_n_3 ,\accu_V_30_reg_12791_reg[7]_i_1_n_4 ,\accu_V_30_reg_12791_reg[7]_i_1_n_5 ,\accu_V_30_reg_12791_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_30_reg_12791[7]_i_2_n_3 ,\accu_V_30_reg_12791[7]_i_3_n_3 ,\accu_V_30_reg_12791[7]_i_4_n_3 ,\accu_V_30_reg_12791[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_30_reg_12791[7]_i_6_n_3 ,\accu_V_30_reg_12791[7]_i_7_n_3 ,\accu_V_30_reg_12791[7]_i_8_n_3 ,\accu_V_30_reg_12791[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load[17],ap_sig_allocacmp_accu_V_4_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__9
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_4_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__9
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_4_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__10
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_4_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__10
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_4_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__10
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_4_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__10
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_4_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__10
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_4_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__10
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_4_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__10
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_4_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__11
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_4_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__8
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_4_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__8
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_4_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__7
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_4_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__7
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_4_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__7
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_4_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__7
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_4_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__7
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_4_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__8
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_4_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_121
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_29_reg_12780_reg[15] ,
    \accu_V_29_reg_12780_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_29_reg_12780_reg[15] ;
  input [13:0]\accu_V_29_reg_12780_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_29_reg_12780[11]_i_2_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_3_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_4_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_5_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_6_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_7_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_8_n_3 ;
  wire \accu_V_29_reg_12780[11]_i_9_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_2_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_3_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_4_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_5_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_6_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_7_n_3 ;
  wire \accu_V_29_reg_12780[15]_i_8_n_3 ;
  wire \accu_V_29_reg_12780[17]_i_2_n_3 ;
  wire \accu_V_29_reg_12780[17]_i_3_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_2_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_3_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_4_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_5_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_6_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_7_n_3 ;
  wire \accu_V_29_reg_12780[3]_i_8_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_2_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_3_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_4_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_5_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_6_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_7_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_8_n_3 ;
  wire \accu_V_29_reg_12780[7]_i_9_n_3 ;
  wire \accu_V_29_reg_12780_reg[11]_i_1_n_3 ;
  wire \accu_V_29_reg_12780_reg[11]_i_1_n_4 ;
  wire \accu_V_29_reg_12780_reg[11]_i_1_n_5 ;
  wire \accu_V_29_reg_12780_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_29_reg_12780_reg[15] ;
  wire [13:0]\accu_V_29_reg_12780_reg[15]_0 ;
  wire \accu_V_29_reg_12780_reg[15]_i_1_n_3 ;
  wire \accu_V_29_reg_12780_reg[15]_i_1_n_4 ;
  wire \accu_V_29_reg_12780_reg[15]_i_1_n_5 ;
  wire \accu_V_29_reg_12780_reg[15]_i_1_n_6 ;
  wire \accu_V_29_reg_12780_reg[17]_i_1_n_6 ;
  wire \accu_V_29_reg_12780_reg[3]_i_1_n_3 ;
  wire \accu_V_29_reg_12780_reg[3]_i_1_n_4 ;
  wire \accu_V_29_reg_12780_reg[3]_i_1_n_5 ;
  wire \accu_V_29_reg_12780_reg[3]_i_1_n_6 ;
  wire \accu_V_29_reg_12780_reg[7]_i_1_n_3 ;
  wire \accu_V_29_reg_12780_reg[7]_i_1_n_4 ;
  wire \accu_V_29_reg_12780_reg[7]_i_1_n_5 ;
  wire \accu_V_29_reg_12780_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_3_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_29_reg_12780_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_29_reg_12780_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [10]),
        .I2(\accu_V_29_reg_12780_reg[15] [10]),
        .O(\accu_V_29_reg_12780[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [9]),
        .I2(\accu_V_29_reg_12780_reg[15] [9]),
        .O(\accu_V_29_reg_12780[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [8]),
        .I2(\accu_V_29_reg_12780_reg[15] [8]),
        .O(\accu_V_29_reg_12780[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [7]),
        .I2(\accu_V_29_reg_12780_reg[15] [7]),
        .O(\accu_V_29_reg_12780[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[11]_i_6 
       (.I0(\accu_V_29_reg_12780[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_29_reg_12780_reg[15]_0 [11]),
        .I3(\accu_V_29_reg_12780_reg[15] [11]),
        .O(\accu_V_29_reg_12780[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [10]),
        .I2(\accu_V_29_reg_12780_reg[15] [10]),
        .I3(\accu_V_29_reg_12780[11]_i_3_n_3 ),
        .O(\accu_V_29_reg_12780[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [9]),
        .I2(\accu_V_29_reg_12780_reg[15] [9]),
        .I3(\accu_V_29_reg_12780[11]_i_4_n_3 ),
        .O(\accu_V_29_reg_12780[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [8]),
        .I2(\accu_V_29_reg_12780_reg[15] [8]),
        .I3(\accu_V_29_reg_12780[11]_i_5_n_3 ),
        .O(\accu_V_29_reg_12780[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_29_reg_12780[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [13]),
        .I2(\accu_V_29_reg_12780_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_29_reg_12780[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_29_reg_12780[15]_i_3 
       (.I0(\accu_V_29_reg_12780_reg[15]_0 [12]),
        .I1(\accu_V_29_reg_12780_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_29_reg_12780[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_29_reg_12780[15]_i_4 
       (.I0(\accu_V_29_reg_12780_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_29_reg_12780_reg[15]_0 [12]),
        .O(\accu_V_29_reg_12780[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_29_reg_12780[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_29_reg_12780[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_29_reg_12780[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_29_reg_12780_reg[15] [12]),
        .I2(\accu_V_29_reg_12780_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_29_reg_12780[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_29_reg_12780[15]_i_7 
       (.I0(\accu_V_29_reg_12780[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_29_reg_12780_reg[15]_0 [13]),
        .I3(\accu_V_29_reg_12780_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_29_reg_12780[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_29_reg_12780[15]_i_8 
       (.I0(\accu_V_29_reg_12780_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_29_reg_12780_reg[15] [12]),
        .I3(\accu_V_29_reg_12780_reg[15] [11]),
        .I4(\accu_V_29_reg_12780_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_29_reg_12780[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_29_reg_12780[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_29_reg_12780[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_29_reg_12780[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_29_reg_12780[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [2]),
        .I2(\accu_V_29_reg_12780_reg[15] [2]),
        .O(\accu_V_29_reg_12780[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [1]),
        .I2(\accu_V_29_reg_12780_reg[15] [1]),
        .O(\accu_V_29_reg_12780[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[3]_i_4 
       (.I0(\accu_V_29_reg_12780_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_29_reg_12780_reg[15] [0]),
        .O(\accu_V_29_reg_12780[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [3]),
        .I2(\accu_V_29_reg_12780_reg[15] [3]),
        .I3(\accu_V_29_reg_12780[3]_i_2_n_3 ),
        .O(\accu_V_29_reg_12780[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [2]),
        .I2(\accu_V_29_reg_12780_reg[15] [2]),
        .I3(\accu_V_29_reg_12780[3]_i_3_n_3 ),
        .O(\accu_V_29_reg_12780[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [1]),
        .I2(\accu_V_29_reg_12780_reg[15] [1]),
        .I3(\accu_V_29_reg_12780[3]_i_4_n_3 ),
        .O(\accu_V_29_reg_12780[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_29_reg_12780[3]_i_8 
       (.I0(\accu_V_29_reg_12780_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_29_reg_12780_reg[15] [0]),
        .O(\accu_V_29_reg_12780[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [6]),
        .I2(\accu_V_29_reg_12780_reg[15] [6]),
        .O(\accu_V_29_reg_12780[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [5]),
        .I2(\accu_V_29_reg_12780_reg[15] [5]),
        .O(\accu_V_29_reg_12780[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [4]),
        .I2(\accu_V_29_reg_12780_reg[15] [4]),
        .O(\accu_V_29_reg_12780[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_29_reg_12780[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [3]),
        .I2(\accu_V_29_reg_12780_reg[15] [3]),
        .O(\accu_V_29_reg_12780[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [7]),
        .I2(\accu_V_29_reg_12780_reg[15] [7]),
        .I3(\accu_V_29_reg_12780[7]_i_2_n_3 ),
        .O(\accu_V_29_reg_12780[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [6]),
        .I2(\accu_V_29_reg_12780_reg[15] [6]),
        .I3(\accu_V_29_reg_12780[7]_i_3_n_3 ),
        .O(\accu_V_29_reg_12780[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [5]),
        .I2(\accu_V_29_reg_12780_reg[15] [5]),
        .I3(\accu_V_29_reg_12780[7]_i_4_n_3 ),
        .O(\accu_V_29_reg_12780[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_29_reg_12780[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_29_reg_12780_reg[15]_0 [4]),
        .I2(\accu_V_29_reg_12780_reg[15] [4]),
        .I3(\accu_V_29_reg_12780[7]_i_5_n_3 ),
        .O(\accu_V_29_reg_12780[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_29_reg_12780_reg[11]_i_1 
       (.CI(\accu_V_29_reg_12780_reg[7]_i_1_n_3 ),
        .CO({\accu_V_29_reg_12780_reg[11]_i_1_n_3 ,\accu_V_29_reg_12780_reg[11]_i_1_n_4 ,\accu_V_29_reg_12780_reg[11]_i_1_n_5 ,\accu_V_29_reg_12780_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_29_reg_12780[11]_i_2_n_3 ,\accu_V_29_reg_12780[11]_i_3_n_3 ,\accu_V_29_reg_12780[11]_i_4_n_3 ,\accu_V_29_reg_12780[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_29_reg_12780[11]_i_6_n_3 ,\accu_V_29_reg_12780[11]_i_7_n_3 ,\accu_V_29_reg_12780[11]_i_8_n_3 ,\accu_V_29_reg_12780[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_29_reg_12780_reg[15]_i_1 
       (.CI(\accu_V_29_reg_12780_reg[11]_i_1_n_3 ),
        .CO({\accu_V_29_reg_12780_reg[15]_i_1_n_3 ,\accu_V_29_reg_12780_reg[15]_i_1_n_4 ,\accu_V_29_reg_12780_reg[15]_i_1_n_5 ,\accu_V_29_reg_12780_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_29_reg_12780[15]_i_2_n_3 ,\accu_V_29_reg_12780[15]_i_3_n_3 ,\accu_V_29_reg_12780[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_29_reg_12780[15]_i_5_n_3 ,\accu_V_29_reg_12780[15]_i_6_n_3 ,\accu_V_29_reg_12780[15]_i_7_n_3 ,\accu_V_29_reg_12780[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_29_reg_12780_reg[17]_i_1 
       (.CI(\accu_V_29_reg_12780_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_29_reg_12780_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_29_reg_12780_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_29_reg_12780_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_29_reg_12780[17]_i_2_n_3 ,\accu_V_29_reg_12780[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_29_reg_12780_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_29_reg_12780_reg[3]_i_1_n_3 ,\accu_V_29_reg_12780_reg[3]_i_1_n_4 ,\accu_V_29_reg_12780_reg[3]_i_1_n_5 ,\accu_V_29_reg_12780_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_29_reg_12780[3]_i_2_n_3 ,\accu_V_29_reg_12780[3]_i_3_n_3 ,\accu_V_29_reg_12780[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_29_reg_12780[3]_i_5_n_3 ,\accu_V_29_reg_12780[3]_i_6_n_3 ,\accu_V_29_reg_12780[3]_i_7_n_3 ,\accu_V_29_reg_12780[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_29_reg_12780_reg[7]_i_1 
       (.CI(\accu_V_29_reg_12780_reg[3]_i_1_n_3 ),
        .CO({\accu_V_29_reg_12780_reg[7]_i_1_n_3 ,\accu_V_29_reg_12780_reg[7]_i_1_n_4 ,\accu_V_29_reg_12780_reg[7]_i_1_n_5 ,\accu_V_29_reg_12780_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_29_reg_12780[7]_i_2_n_3 ,\accu_V_29_reg_12780[7]_i_3_n_3 ,\accu_V_29_reg_12780[7]_i_4_n_3 ,\accu_V_29_reg_12780[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_29_reg_12780[7]_i_6_n_3 ,\accu_V_29_reg_12780[7]_i_7_n_3 ,\accu_V_29_reg_12780[7]_i_8_n_3 ,\accu_V_29_reg_12780[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load[17],ap_sig_allocacmp_accu_V_3_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__10
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_3_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__10
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_3_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__11
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_3_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__11
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_3_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__11
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_3_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__11
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_3_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__11
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_3_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__11
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_3_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__11
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_3_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__12
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_3_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__9
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_3_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__9
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_3_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__8
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_3_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__8
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_3_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__8
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_3_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__8
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_3_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__8
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_3_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__9
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_3_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_122
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_28_reg_12769_reg[15] ,
    \accu_V_28_reg_12769_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_28_reg_12769_reg[15] ;
  input [13:0]\accu_V_28_reg_12769_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_28_reg_12769[11]_i_2_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_3_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_4_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_5_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_6_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_7_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_8_n_3 ;
  wire \accu_V_28_reg_12769[11]_i_9_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_2_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_3_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_4_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_5_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_6_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_7_n_3 ;
  wire \accu_V_28_reg_12769[15]_i_8_n_3 ;
  wire \accu_V_28_reg_12769[17]_i_2_n_3 ;
  wire \accu_V_28_reg_12769[17]_i_3_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_2_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_3_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_4_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_5_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_6_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_7_n_3 ;
  wire \accu_V_28_reg_12769[3]_i_8_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_2_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_3_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_4_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_5_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_6_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_7_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_8_n_3 ;
  wire \accu_V_28_reg_12769[7]_i_9_n_3 ;
  wire \accu_V_28_reg_12769_reg[11]_i_1_n_3 ;
  wire \accu_V_28_reg_12769_reg[11]_i_1_n_4 ;
  wire \accu_V_28_reg_12769_reg[11]_i_1_n_5 ;
  wire \accu_V_28_reg_12769_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_28_reg_12769_reg[15] ;
  wire [13:0]\accu_V_28_reg_12769_reg[15]_0 ;
  wire \accu_V_28_reg_12769_reg[15]_i_1_n_3 ;
  wire \accu_V_28_reg_12769_reg[15]_i_1_n_4 ;
  wire \accu_V_28_reg_12769_reg[15]_i_1_n_5 ;
  wire \accu_V_28_reg_12769_reg[15]_i_1_n_6 ;
  wire \accu_V_28_reg_12769_reg[17]_i_1_n_6 ;
  wire \accu_V_28_reg_12769_reg[3]_i_1_n_3 ;
  wire \accu_V_28_reg_12769_reg[3]_i_1_n_4 ;
  wire \accu_V_28_reg_12769_reg[3]_i_1_n_5 ;
  wire \accu_V_28_reg_12769_reg[3]_i_1_n_6 ;
  wire \accu_V_28_reg_12769_reg[7]_i_1_n_3 ;
  wire \accu_V_28_reg_12769_reg[7]_i_1_n_4 ;
  wire \accu_V_28_reg_12769_reg[7]_i_1_n_5 ;
  wire \accu_V_28_reg_12769_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_2_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_28_reg_12769_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_28_reg_12769_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [10]),
        .I2(\accu_V_28_reg_12769_reg[15] [10]),
        .O(\accu_V_28_reg_12769[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [9]),
        .I2(\accu_V_28_reg_12769_reg[15] [9]),
        .O(\accu_V_28_reg_12769[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [8]),
        .I2(\accu_V_28_reg_12769_reg[15] [8]),
        .O(\accu_V_28_reg_12769[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [7]),
        .I2(\accu_V_28_reg_12769_reg[15] [7]),
        .O(\accu_V_28_reg_12769[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[11]_i_6 
       (.I0(\accu_V_28_reg_12769[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_28_reg_12769_reg[15]_0 [11]),
        .I3(\accu_V_28_reg_12769_reg[15] [11]),
        .O(\accu_V_28_reg_12769[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [10]),
        .I2(\accu_V_28_reg_12769_reg[15] [10]),
        .I3(\accu_V_28_reg_12769[11]_i_3_n_3 ),
        .O(\accu_V_28_reg_12769[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [9]),
        .I2(\accu_V_28_reg_12769_reg[15] [9]),
        .I3(\accu_V_28_reg_12769[11]_i_4_n_3 ),
        .O(\accu_V_28_reg_12769[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [8]),
        .I2(\accu_V_28_reg_12769_reg[15] [8]),
        .I3(\accu_V_28_reg_12769[11]_i_5_n_3 ),
        .O(\accu_V_28_reg_12769[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_28_reg_12769[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [13]),
        .I2(\accu_V_28_reg_12769_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_28_reg_12769[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_28_reg_12769[15]_i_3 
       (.I0(\accu_V_28_reg_12769_reg[15]_0 [12]),
        .I1(\accu_V_28_reg_12769_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_28_reg_12769[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_28_reg_12769[15]_i_4 
       (.I0(\accu_V_28_reg_12769_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_28_reg_12769_reg[15]_0 [12]),
        .O(\accu_V_28_reg_12769[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_28_reg_12769[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_28_reg_12769[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_28_reg_12769[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_28_reg_12769_reg[15] [12]),
        .I2(\accu_V_28_reg_12769_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_28_reg_12769[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_28_reg_12769[15]_i_7 
       (.I0(\accu_V_28_reg_12769[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_28_reg_12769_reg[15]_0 [13]),
        .I3(\accu_V_28_reg_12769_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_28_reg_12769[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_28_reg_12769[15]_i_8 
       (.I0(\accu_V_28_reg_12769_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_28_reg_12769_reg[15] [12]),
        .I3(\accu_V_28_reg_12769_reg[15] [11]),
        .I4(\accu_V_28_reg_12769_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_28_reg_12769[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_28_reg_12769[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_28_reg_12769[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_28_reg_12769[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_28_reg_12769[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [2]),
        .I2(\accu_V_28_reg_12769_reg[15] [2]),
        .O(\accu_V_28_reg_12769[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [1]),
        .I2(\accu_V_28_reg_12769_reg[15] [1]),
        .O(\accu_V_28_reg_12769[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[3]_i_4 
       (.I0(\accu_V_28_reg_12769_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_28_reg_12769_reg[15] [0]),
        .O(\accu_V_28_reg_12769[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [3]),
        .I2(\accu_V_28_reg_12769_reg[15] [3]),
        .I3(\accu_V_28_reg_12769[3]_i_2_n_3 ),
        .O(\accu_V_28_reg_12769[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [2]),
        .I2(\accu_V_28_reg_12769_reg[15] [2]),
        .I3(\accu_V_28_reg_12769[3]_i_3_n_3 ),
        .O(\accu_V_28_reg_12769[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [1]),
        .I2(\accu_V_28_reg_12769_reg[15] [1]),
        .I3(\accu_V_28_reg_12769[3]_i_4_n_3 ),
        .O(\accu_V_28_reg_12769[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_28_reg_12769[3]_i_8 
       (.I0(\accu_V_28_reg_12769_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_28_reg_12769_reg[15] [0]),
        .O(\accu_V_28_reg_12769[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [6]),
        .I2(\accu_V_28_reg_12769_reg[15] [6]),
        .O(\accu_V_28_reg_12769[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [5]),
        .I2(\accu_V_28_reg_12769_reg[15] [5]),
        .O(\accu_V_28_reg_12769[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [4]),
        .I2(\accu_V_28_reg_12769_reg[15] [4]),
        .O(\accu_V_28_reg_12769[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_28_reg_12769[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [3]),
        .I2(\accu_V_28_reg_12769_reg[15] [3]),
        .O(\accu_V_28_reg_12769[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [7]),
        .I2(\accu_V_28_reg_12769_reg[15] [7]),
        .I3(\accu_V_28_reg_12769[7]_i_2_n_3 ),
        .O(\accu_V_28_reg_12769[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [6]),
        .I2(\accu_V_28_reg_12769_reg[15] [6]),
        .I3(\accu_V_28_reg_12769[7]_i_3_n_3 ),
        .O(\accu_V_28_reg_12769[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [5]),
        .I2(\accu_V_28_reg_12769_reg[15] [5]),
        .I3(\accu_V_28_reg_12769[7]_i_4_n_3 ),
        .O(\accu_V_28_reg_12769[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_28_reg_12769[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_28_reg_12769_reg[15]_0 [4]),
        .I2(\accu_V_28_reg_12769_reg[15] [4]),
        .I3(\accu_V_28_reg_12769[7]_i_5_n_3 ),
        .O(\accu_V_28_reg_12769[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_28_reg_12769_reg[11]_i_1 
       (.CI(\accu_V_28_reg_12769_reg[7]_i_1_n_3 ),
        .CO({\accu_V_28_reg_12769_reg[11]_i_1_n_3 ,\accu_V_28_reg_12769_reg[11]_i_1_n_4 ,\accu_V_28_reg_12769_reg[11]_i_1_n_5 ,\accu_V_28_reg_12769_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_28_reg_12769[11]_i_2_n_3 ,\accu_V_28_reg_12769[11]_i_3_n_3 ,\accu_V_28_reg_12769[11]_i_4_n_3 ,\accu_V_28_reg_12769[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_28_reg_12769[11]_i_6_n_3 ,\accu_V_28_reg_12769[11]_i_7_n_3 ,\accu_V_28_reg_12769[11]_i_8_n_3 ,\accu_V_28_reg_12769[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_28_reg_12769_reg[15]_i_1 
       (.CI(\accu_V_28_reg_12769_reg[11]_i_1_n_3 ),
        .CO({\accu_V_28_reg_12769_reg[15]_i_1_n_3 ,\accu_V_28_reg_12769_reg[15]_i_1_n_4 ,\accu_V_28_reg_12769_reg[15]_i_1_n_5 ,\accu_V_28_reg_12769_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_28_reg_12769[15]_i_2_n_3 ,\accu_V_28_reg_12769[15]_i_3_n_3 ,\accu_V_28_reg_12769[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_28_reg_12769[15]_i_5_n_3 ,\accu_V_28_reg_12769[15]_i_6_n_3 ,\accu_V_28_reg_12769[15]_i_7_n_3 ,\accu_V_28_reg_12769[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_28_reg_12769_reg[17]_i_1 
       (.CI(\accu_V_28_reg_12769_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_28_reg_12769_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_28_reg_12769_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_28_reg_12769_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_28_reg_12769[17]_i_2_n_3 ,\accu_V_28_reg_12769[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_28_reg_12769_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_28_reg_12769_reg[3]_i_1_n_3 ,\accu_V_28_reg_12769_reg[3]_i_1_n_4 ,\accu_V_28_reg_12769_reg[3]_i_1_n_5 ,\accu_V_28_reg_12769_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_28_reg_12769[3]_i_2_n_3 ,\accu_V_28_reg_12769[3]_i_3_n_3 ,\accu_V_28_reg_12769[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_28_reg_12769[3]_i_5_n_3 ,\accu_V_28_reg_12769[3]_i_6_n_3 ,\accu_V_28_reg_12769[3]_i_7_n_3 ,\accu_V_28_reg_12769[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_28_reg_12769_reg[7]_i_1 
       (.CI(\accu_V_28_reg_12769_reg[3]_i_1_n_3 ),
        .CO({\accu_V_28_reg_12769_reg[7]_i_1_n_3 ,\accu_V_28_reg_12769_reg[7]_i_1_n_4 ,\accu_V_28_reg_12769_reg[7]_i_1_n_5 ,\accu_V_28_reg_12769_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_28_reg_12769[7]_i_2_n_3 ,\accu_V_28_reg_12769[7]_i_3_n_3 ,\accu_V_28_reg_12769[7]_i_4_n_3 ,\accu_V_28_reg_12769[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_28_reg_12769[7]_i_6_n_3 ,\accu_V_28_reg_12769[7]_i_7_n_3 ,\accu_V_28_reg_12769[7]_i_8_n_3 ,\accu_V_28_reg_12769[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load[17],ap_sig_allocacmp_accu_V_2_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__11
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_2_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__11
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_2_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__12
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_2_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__12
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_2_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__12
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_2_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__12
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_2_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__12
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_2_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__12
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_2_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__12
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_2_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__13
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_2_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__10
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_2_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__10
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_2_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__9
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_2_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__9
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_2_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__9
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_2_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__9
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_2_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__9
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_2_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__10
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_2_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_123
   (D,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    OPMODE,
    \accu_V_1_fu_946_reg[15] ,
    \accu_V_1_fu_946_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [0:0]OPMODE;
  input [12:0]\accu_V_1_fu_946_reg[15] ;
  input [13:0]\accu_V_1_fu_946_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_1_fu_946[11]_i_2_n_3 ;
  wire \accu_V_1_fu_946[11]_i_3_n_3 ;
  wire \accu_V_1_fu_946[11]_i_4_n_3 ;
  wire \accu_V_1_fu_946[11]_i_5_n_3 ;
  wire \accu_V_1_fu_946[11]_i_6_n_3 ;
  wire \accu_V_1_fu_946[11]_i_7_n_3 ;
  wire \accu_V_1_fu_946[11]_i_8_n_3 ;
  wire \accu_V_1_fu_946[11]_i_9_n_3 ;
  wire \accu_V_1_fu_946[15]_i_2_n_3 ;
  wire \accu_V_1_fu_946[15]_i_3_n_3 ;
  wire \accu_V_1_fu_946[15]_i_4_n_3 ;
  wire \accu_V_1_fu_946[15]_i_5_n_3 ;
  wire \accu_V_1_fu_946[15]_i_6_n_3 ;
  wire \accu_V_1_fu_946[15]_i_7_n_3 ;
  wire \accu_V_1_fu_946[15]_i_8_n_3 ;
  wire \accu_V_1_fu_946[17]_i_2_n_3 ;
  wire \accu_V_1_fu_946[17]_i_3_n_3 ;
  wire \accu_V_1_fu_946[3]_i_2_n_3 ;
  wire \accu_V_1_fu_946[3]_i_3_n_3 ;
  wire \accu_V_1_fu_946[3]_i_4_n_3 ;
  wire \accu_V_1_fu_946[3]_i_5_n_3 ;
  wire \accu_V_1_fu_946[3]_i_6_n_3 ;
  wire \accu_V_1_fu_946[3]_i_7_n_3 ;
  wire \accu_V_1_fu_946[3]_i_8_n_3 ;
  wire \accu_V_1_fu_946[7]_i_2_n_3 ;
  wire \accu_V_1_fu_946[7]_i_3_n_3 ;
  wire \accu_V_1_fu_946[7]_i_4_n_3 ;
  wire \accu_V_1_fu_946[7]_i_5_n_3 ;
  wire \accu_V_1_fu_946[7]_i_6_n_3 ;
  wire \accu_V_1_fu_946[7]_i_7_n_3 ;
  wire \accu_V_1_fu_946[7]_i_8_n_3 ;
  wire \accu_V_1_fu_946[7]_i_9_n_3 ;
  wire \accu_V_1_fu_946_reg[11]_i_1_n_3 ;
  wire \accu_V_1_fu_946_reg[11]_i_1_n_4 ;
  wire \accu_V_1_fu_946_reg[11]_i_1_n_5 ;
  wire \accu_V_1_fu_946_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_1_fu_946_reg[15] ;
  wire [13:0]\accu_V_1_fu_946_reg[15]_0 ;
  wire \accu_V_1_fu_946_reg[15]_i_1_n_3 ;
  wire \accu_V_1_fu_946_reg[15]_i_1_n_4 ;
  wire \accu_V_1_fu_946_reg[15]_i_1_n_5 ;
  wire \accu_V_1_fu_946_reg[15]_i_1_n_6 ;
  wire \accu_V_1_fu_946_reg[17]_i_1_n_6 ;
  wire \accu_V_1_fu_946_reg[3]_i_1_n_3 ;
  wire \accu_V_1_fu_946_reg[3]_i_1_n_4 ;
  wire \accu_V_1_fu_946_reg[3]_i_1_n_5 ;
  wire \accu_V_1_fu_946_reg[3]_i_1_n_6 ;
  wire \accu_V_1_fu_946_reg[7]_i_1_n_3 ;
  wire \accu_V_1_fu_946_reg[7]_i_1_n_4 ;
  wire \accu_V_1_fu_946_reg[7]_i_1_n_5 ;
  wire \accu_V_1_fu_946_reg[7]_i_1_n_6 ;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_1_load;
  wire grp_fu_9608_ce;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_1_fu_946_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_1_fu_946_reg[17]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_946_reg[15]_0 [10]),
        .I2(\accu_V_1_fu_946_reg[15] [10]),
        .O(\accu_V_1_fu_946[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_946_reg[15]_0 [9]),
        .I2(\accu_V_1_fu_946_reg[15] [9]),
        .O(\accu_V_1_fu_946[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_946_reg[15]_0 [8]),
        .I2(\accu_V_1_fu_946_reg[15] [8]),
        .O(\accu_V_1_fu_946[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_946_reg[15]_0 [7]),
        .I2(\accu_V_1_fu_946_reg[15] [7]),
        .O(\accu_V_1_fu_946[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[11]_i_6 
       (.I0(\accu_V_1_fu_946[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_1_fu_946_reg[15]_0 [11]),
        .I3(\accu_V_1_fu_946_reg[15] [11]),
        .O(\accu_V_1_fu_946[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_1_fu_946_reg[15]_0 [10]),
        .I2(\accu_V_1_fu_946_reg[15] [10]),
        .I3(\accu_V_1_fu_946[11]_i_3_n_3 ),
        .O(\accu_V_1_fu_946[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_1_fu_946_reg[15]_0 [9]),
        .I2(\accu_V_1_fu_946_reg[15] [9]),
        .I3(\accu_V_1_fu_946[11]_i_4_n_3 ),
        .O(\accu_V_1_fu_946[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_1_fu_946_reg[15]_0 [8]),
        .I2(\accu_V_1_fu_946_reg[15] [8]),
        .I3(\accu_V_1_fu_946[11]_i_5_n_3 ),
        .O(\accu_V_1_fu_946[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_1_fu_946[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_1_fu_946_reg[15]_0 [13]),
        .I2(\accu_V_1_fu_946_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_1_fu_946[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_1_fu_946[15]_i_3 
       (.I0(\accu_V_1_fu_946_reg[15]_0 [12]),
        .I1(\accu_V_1_fu_946_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_1_fu_946[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_946[15]_i_4 
       (.I0(\accu_V_1_fu_946_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_946_reg[15]_0 [12]),
        .O(\accu_V_1_fu_946[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_946[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_1_fu_946[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_1_fu_946[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_1_fu_946_reg[15] [12]),
        .I2(\accu_V_1_fu_946_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_1_fu_946[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_1_fu_946[15]_i_7 
       (.I0(\accu_V_1_fu_946[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_1_fu_946_reg[15]_0 [13]),
        .I3(\accu_V_1_fu_946_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_1_fu_946[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_1_fu_946[15]_i_8 
       (.I0(\accu_V_1_fu_946_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_1_fu_946_reg[15] [12]),
        .I3(\accu_V_1_fu_946_reg[15] [11]),
        .I4(\accu_V_1_fu_946_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_1_fu_946[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_946[17]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_1_fu_946[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_1_fu_946[17]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_1_fu_946[17]_i_3_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_946_reg[15]_0 [2]),
        .I2(\accu_V_1_fu_946_reg[15] [2]),
        .O(\accu_V_1_fu_946[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_946_reg[15]_0 [1]),
        .I2(\accu_V_1_fu_946_reg[15] [1]),
        .O(\accu_V_1_fu_946[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[3]_i_4 
       (.I0(\accu_V_1_fu_946_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_946_reg[15] [0]),
        .O(\accu_V_1_fu_946[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_946_reg[15]_0 [3]),
        .I2(\accu_V_1_fu_946_reg[15] [3]),
        .I3(\accu_V_1_fu_946[3]_i_2_n_3 ),
        .O(\accu_V_1_fu_946[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_1_fu_946_reg[15]_0 [2]),
        .I2(\accu_V_1_fu_946_reg[15] [2]),
        .I3(\accu_V_1_fu_946[3]_i_3_n_3 ),
        .O(\accu_V_1_fu_946[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_1_fu_946_reg[15]_0 [1]),
        .I2(\accu_V_1_fu_946_reg[15] [1]),
        .I3(\accu_V_1_fu_946[3]_i_4_n_3 ),
        .O(\accu_V_1_fu_946[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_1_fu_946[3]_i_8 
       (.I0(\accu_V_1_fu_946_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_1_fu_946_reg[15] [0]),
        .O(\accu_V_1_fu_946[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_946_reg[15]_0 [6]),
        .I2(\accu_V_1_fu_946_reg[15] [6]),
        .O(\accu_V_1_fu_946[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_946_reg[15]_0 [5]),
        .I2(\accu_V_1_fu_946_reg[15] [5]),
        .O(\accu_V_1_fu_946[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_946_reg[15]_0 [4]),
        .I2(\accu_V_1_fu_946_reg[15] [4]),
        .O(\accu_V_1_fu_946[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_1_fu_946[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_1_fu_946_reg[15]_0 [3]),
        .I2(\accu_V_1_fu_946_reg[15] [3]),
        .O(\accu_V_1_fu_946[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_1_fu_946_reg[15]_0 [7]),
        .I2(\accu_V_1_fu_946_reg[15] [7]),
        .I3(\accu_V_1_fu_946[7]_i_2_n_3 ),
        .O(\accu_V_1_fu_946[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_1_fu_946_reg[15]_0 [6]),
        .I2(\accu_V_1_fu_946_reg[15] [6]),
        .I3(\accu_V_1_fu_946[7]_i_3_n_3 ),
        .O(\accu_V_1_fu_946[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_1_fu_946_reg[15]_0 [5]),
        .I2(\accu_V_1_fu_946_reg[15] [5]),
        .I3(\accu_V_1_fu_946[7]_i_4_n_3 ),
        .O(\accu_V_1_fu_946[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_1_fu_946[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_1_fu_946_reg[15]_0 [4]),
        .I2(\accu_V_1_fu_946_reg[15] [4]),
        .I3(\accu_V_1_fu_946[7]_i_5_n_3 ),
        .O(\accu_V_1_fu_946[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_946_reg[11]_i_1 
       (.CI(\accu_V_1_fu_946_reg[7]_i_1_n_3 ),
        .CO({\accu_V_1_fu_946_reg[11]_i_1_n_3 ,\accu_V_1_fu_946_reg[11]_i_1_n_4 ,\accu_V_1_fu_946_reg[11]_i_1_n_5 ,\accu_V_1_fu_946_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_946[11]_i_2_n_3 ,\accu_V_1_fu_946[11]_i_3_n_3 ,\accu_V_1_fu_946[11]_i_4_n_3 ,\accu_V_1_fu_946[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_1_fu_946[11]_i_6_n_3 ,\accu_V_1_fu_946[11]_i_7_n_3 ,\accu_V_1_fu_946[11]_i_8_n_3 ,\accu_V_1_fu_946[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_946_reg[15]_i_1 
       (.CI(\accu_V_1_fu_946_reg[11]_i_1_n_3 ),
        .CO({\accu_V_1_fu_946_reg[15]_i_1_n_3 ,\accu_V_1_fu_946_reg[15]_i_1_n_4 ,\accu_V_1_fu_946_reg[15]_i_1_n_5 ,\accu_V_1_fu_946_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_1_fu_946[15]_i_2_n_3 ,\accu_V_1_fu_946[15]_i_3_n_3 ,\accu_V_1_fu_946[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_1_fu_946[15]_i_5_n_3 ,\accu_V_1_fu_946[15]_i_6_n_3 ,\accu_V_1_fu_946[15]_i_7_n_3 ,\accu_V_1_fu_946[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_946_reg[17]_i_1 
       (.CI(\accu_V_1_fu_946_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_1_fu_946_reg[17]_i_1_CO_UNCONNECTED [3:1],\accu_V_1_fu_946_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_1_fu_946_reg[17]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_1_fu_946[17]_i_2_n_3 ,\accu_V_1_fu_946[17]_i_3_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_946_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_1_fu_946_reg[3]_i_1_n_3 ,\accu_V_1_fu_946_reg[3]_i_1_n_4 ,\accu_V_1_fu_946_reg[3]_i_1_n_5 ,\accu_V_1_fu_946_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_946[3]_i_2_n_3 ,\accu_V_1_fu_946[3]_i_3_n_3 ,\accu_V_1_fu_946[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_1_fu_946[3]_i_5_n_3 ,\accu_V_1_fu_946[3]_i_6_n_3 ,\accu_V_1_fu_946[3]_i_7_n_3 ,\accu_V_1_fu_946[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_1_fu_946_reg[7]_i_1 
       (.CI(\accu_V_1_fu_946_reg[3]_i_1_n_3 ),
        .CO({\accu_V_1_fu_946_reg[7]_i_1_n_3 ,\accu_V_1_fu_946_reg[7]_i_1_n_4 ,\accu_V_1_fu_946_reg[7]_i_1_n_5 ,\accu_V_1_fu_946_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_1_fu_946[7]_i_2_n_3 ,\accu_V_1_fu_946[7]_i_3_n_3 ,\accu_V_1_fu_946[7]_i_4_n_3 ,\accu_V_1_fu_946[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_1_fu_946[7]_i_6_n_3 ,\accu_V_1_fu_946[7]_i_7_n_3 ,\accu_V_1_fu_946[7]_i_8_n_3 ,\accu_V_1_fu_946[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load[17],ap_sig_allocacmp_accu_V_1_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__12
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_1_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__12
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_1_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__13
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_1_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__13
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_1_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__13
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_1_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__13
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_1_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__13
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_1_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__13
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_1_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__13
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_1_load[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__14
       (.I0(p_reg_reg_0[17]),
        .I1(p_reg_reg_1),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_1_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__11
       (.I0(p_reg_reg_0[16]),
        .I1(p_reg_reg_1),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_1_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__11
       (.I0(p_reg_reg_0[15]),
        .I1(p_reg_reg_1),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_1_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__10
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_1),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_1_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__10
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_1),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_1_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__10
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_1),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_1_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__10
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_1),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_1_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__10
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_1),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_1_load[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__11
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_1_load[9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_124
   (OPMODE,
    D,
    \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ,
    ap_NS_iter3_fsm1117_out,
    grp_fu_9608_ce,
    ap_clk,
    Q,
    A,
    \accu_V_26_reg_12747_reg[15] ,
    \accu_V_26_reg_12747_reg[15]_0 ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_CS_iter6_fsm_state7,
    icmp_ln272_reg_10579_pp0_iter4_reg);
  output [0:0]OPMODE;
  output [17:0]D;
  output \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ;
  input ap_NS_iter3_fsm1117_out;
  input grp_fu_9608_ce;
  input ap_clk;
  input [7:0]Q;
  input [2:0]A;
  input [12:0]\accu_V_26_reg_12747_reg[15] ;
  input [13:0]\accu_V_26_reg_12747_reg[15]_0 ;
  input [17:0]p_reg_reg_0;
  input p_reg_reg_1;
  input ap_CS_iter6_fsm_state7;
  input icmp_ln272_reg_10579_pp0_iter4_reg;

  wire [2:0]A;
  wire [17:0]D;
  wire [0:0]OPMODE;
  wire [7:0]Q;
  wire \accu_V_26_reg_12747[11]_i_2_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_3_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_4_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_5_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_6_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_7_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_8_n_3 ;
  wire \accu_V_26_reg_12747[11]_i_9_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_2_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_3_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_4_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_5_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_6_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_7_n_3 ;
  wire \accu_V_26_reg_12747[15]_i_8_n_3 ;
  wire \accu_V_26_reg_12747[17]_i_3_n_3 ;
  wire \accu_V_26_reg_12747[17]_i_4_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_2_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_3_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_4_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_5_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_6_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_7_n_3 ;
  wire \accu_V_26_reg_12747[3]_i_8_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_2_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_3_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_4_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_5_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_6_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_7_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_8_n_3 ;
  wire \accu_V_26_reg_12747[7]_i_9_n_3 ;
  wire \accu_V_26_reg_12747_reg[11]_i_1_n_3 ;
  wire \accu_V_26_reg_12747_reg[11]_i_1_n_4 ;
  wire \accu_V_26_reg_12747_reg[11]_i_1_n_5 ;
  wire \accu_V_26_reg_12747_reg[11]_i_1_n_6 ;
  wire [12:0]\accu_V_26_reg_12747_reg[15] ;
  wire [13:0]\accu_V_26_reg_12747_reg[15]_0 ;
  wire \accu_V_26_reg_12747_reg[15]_i_1_n_3 ;
  wire \accu_V_26_reg_12747_reg[15]_i_1_n_4 ;
  wire \accu_V_26_reg_12747_reg[15]_i_1_n_5 ;
  wire \accu_V_26_reg_12747_reg[15]_i_1_n_6 ;
  wire \accu_V_26_reg_12747_reg[17]_i_2_n_6 ;
  wire \accu_V_26_reg_12747_reg[3]_i_1_n_3 ;
  wire \accu_V_26_reg_12747_reg[3]_i_1_n_4 ;
  wire \accu_V_26_reg_12747_reg[3]_i_1_n_5 ;
  wire \accu_V_26_reg_12747_reg[3]_i_1_n_6 ;
  wire \accu_V_26_reg_12747_reg[7]_i_1_n_3 ;
  wire \accu_V_26_reg_12747_reg[7]_i_1_n_4 ;
  wire \accu_V_26_reg_12747_reg[7]_i_1_n_5 ;
  wire \accu_V_26_reg_12747_reg[7]_i_1_n_6 ;
  wire ap_CS_iter6_fsm_state7;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [17:0]ap_sig_allocacmp_accu_V_load;
  wire grp_fu_9608_ce;
  wire \icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ;
  wire icmp_ln272_reg_10579_pp0_iter4_reg;
  wire [17:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:1]\NLW_accu_V_26_reg_12747_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_26_reg_12747_reg[17]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[11]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [10]),
        .I2(\accu_V_26_reg_12747_reg[15] [10]),
        .O(\accu_V_26_reg_12747[11]_i_2_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[11]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [9]),
        .I2(\accu_V_26_reg_12747_reg[15] [9]),
        .O(\accu_V_26_reg_12747[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[11]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [8]),
        .I2(\accu_V_26_reg_12747_reg[15] [8]),
        .O(\accu_V_26_reg_12747[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[11]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [7]),
        .I2(\accu_V_26_reg_12747_reg[15] [7]),
        .O(\accu_V_26_reg_12747[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[11]_i_6 
       (.I0(\accu_V_26_reg_12747[11]_i_2_n_3 ),
        .I1(p_reg_reg_n_97),
        .I2(\accu_V_26_reg_12747_reg[15]_0 [11]),
        .I3(\accu_V_26_reg_12747_reg[15] [11]),
        .O(\accu_V_26_reg_12747[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[11]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [10]),
        .I2(\accu_V_26_reg_12747_reg[15] [10]),
        .I3(\accu_V_26_reg_12747[11]_i_3_n_3 ),
        .O(\accu_V_26_reg_12747[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[11]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [9]),
        .I2(\accu_V_26_reg_12747_reg[15] [9]),
        .I3(\accu_V_26_reg_12747[11]_i_4_n_3 ),
        .O(\accu_V_26_reg_12747[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[11]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [8]),
        .I2(\accu_V_26_reg_12747_reg[15] [8]),
        .I3(\accu_V_26_reg_12747[11]_i_5_n_3 ),
        .O(\accu_V_26_reg_12747[11]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \accu_V_26_reg_12747[15]_i_2 
       (.I0(p_reg_reg_n_95),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [13]),
        .I2(\accu_V_26_reg_12747_reg[15] [12]),
        .I3(p_reg_reg_n_96),
        .O(\accu_V_26_reg_12747[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \accu_V_26_reg_12747[15]_i_3 
       (.I0(\accu_V_26_reg_12747_reg[15]_0 [12]),
        .I1(\accu_V_26_reg_12747_reg[15] [12]),
        .I2(p_reg_reg_n_96),
        .O(\accu_V_26_reg_12747[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_26_reg_12747[15]_i_4 
       (.I0(\accu_V_26_reg_12747_reg[15] [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_26_reg_12747_reg[15]_0 [12]),
        .O(\accu_V_26_reg_12747[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_26_reg_12747[15]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_n_93),
        .O(\accu_V_26_reg_12747[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \accu_V_26_reg_12747[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(\accu_V_26_reg_12747_reg[15] [12]),
        .I2(\accu_V_26_reg_12747_reg[15]_0 [13]),
        .I3(p_reg_reg_n_95),
        .I4(p_reg_reg_n_94),
        .O(\accu_V_26_reg_12747[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \accu_V_26_reg_12747[15]_i_7 
       (.I0(\accu_V_26_reg_12747[15]_i_3_n_3 ),
        .I1(p_reg_reg_n_95),
        .I2(\accu_V_26_reg_12747_reg[15]_0 [13]),
        .I3(\accu_V_26_reg_12747_reg[15] [12]),
        .I4(p_reg_reg_n_96),
        .O(\accu_V_26_reg_12747[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \accu_V_26_reg_12747[15]_i_8 
       (.I0(\accu_V_26_reg_12747_reg[15]_0 [12]),
        .I1(p_reg_reg_n_96),
        .I2(\accu_V_26_reg_12747_reg[15] [12]),
        .I3(\accu_V_26_reg_12747_reg[15] [11]),
        .I4(\accu_V_26_reg_12747_reg[15]_0 [11]),
        .I5(p_reg_reg_n_97),
        .O(\accu_V_26_reg_12747[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_26_reg_12747[17]_i_3 
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_n_91),
        .O(\accu_V_26_reg_12747[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_26_reg_12747[17]_i_4 
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_n_92),
        .O(\accu_V_26_reg_12747[17]_i_4_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[3]_i_2 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [2]),
        .I2(\accu_V_26_reg_12747_reg[15] [2]),
        .O(\accu_V_26_reg_12747[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[3]_i_3 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [1]),
        .I2(\accu_V_26_reg_12747_reg[15] [1]),
        .O(\accu_V_26_reg_12747[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[3]_i_4 
       (.I0(\accu_V_26_reg_12747_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_26_reg_12747_reg[15] [0]),
        .O(\accu_V_26_reg_12747[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[3]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [3]),
        .I2(\accu_V_26_reg_12747_reg[15] [3]),
        .I3(\accu_V_26_reg_12747[3]_i_2_n_3 ),
        .O(\accu_V_26_reg_12747[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[3]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [2]),
        .I2(\accu_V_26_reg_12747_reg[15] [2]),
        .I3(\accu_V_26_reg_12747[3]_i_3_n_3 ),
        .O(\accu_V_26_reg_12747[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[3]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [1]),
        .I2(\accu_V_26_reg_12747_reg[15] [1]),
        .I3(\accu_V_26_reg_12747[3]_i_4_n_3 ),
        .O(\accu_V_26_reg_12747[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \accu_V_26_reg_12747[3]_i_8 
       (.I0(\accu_V_26_reg_12747_reg[15]_0 [0]),
        .I1(p_reg_reg_n_108),
        .I2(\accu_V_26_reg_12747_reg[15] [0]),
        .O(\accu_V_26_reg_12747[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[7]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [6]),
        .I2(\accu_V_26_reg_12747_reg[15] [6]),
        .O(\accu_V_26_reg_12747[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[7]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [5]),
        .I2(\accu_V_26_reg_12747_reg[15] [5]),
        .O(\accu_V_26_reg_12747[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[7]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [4]),
        .I2(\accu_V_26_reg_12747_reg[15] [4]),
        .O(\accu_V_26_reg_12747[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \accu_V_26_reg_12747[7]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [3]),
        .I2(\accu_V_26_reg_12747_reg[15] [3]),
        .O(\accu_V_26_reg_12747[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [7]),
        .I2(\accu_V_26_reg_12747_reg[15] [7]),
        .I3(\accu_V_26_reg_12747[7]_i_2_n_3 ),
        .O(\accu_V_26_reg_12747[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [6]),
        .I2(\accu_V_26_reg_12747_reg[15] [6]),
        .I3(\accu_V_26_reg_12747[7]_i_3_n_3 ),
        .O(\accu_V_26_reg_12747[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [5]),
        .I2(\accu_V_26_reg_12747_reg[15] [5]),
        .I3(\accu_V_26_reg_12747[7]_i_4_n_3 ),
        .O(\accu_V_26_reg_12747[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_26_reg_12747[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\accu_V_26_reg_12747_reg[15]_0 [4]),
        .I2(\accu_V_26_reg_12747_reg[15] [4]),
        .I3(\accu_V_26_reg_12747[7]_i_5_n_3 ),
        .O(\accu_V_26_reg_12747[7]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_26_reg_12747_reg[11]_i_1 
       (.CI(\accu_V_26_reg_12747_reg[7]_i_1_n_3 ),
        .CO({\accu_V_26_reg_12747_reg[11]_i_1_n_3 ,\accu_V_26_reg_12747_reg[11]_i_1_n_4 ,\accu_V_26_reg_12747_reg[11]_i_1_n_5 ,\accu_V_26_reg_12747_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_26_reg_12747[11]_i_2_n_3 ,\accu_V_26_reg_12747[11]_i_3_n_3 ,\accu_V_26_reg_12747[11]_i_4_n_3 ,\accu_V_26_reg_12747[11]_i_5_n_3 }),
        .O(D[11:8]),
        .S({\accu_V_26_reg_12747[11]_i_6_n_3 ,\accu_V_26_reg_12747[11]_i_7_n_3 ,\accu_V_26_reg_12747[11]_i_8_n_3 ,\accu_V_26_reg_12747[11]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_26_reg_12747_reg[15]_i_1 
       (.CI(\accu_V_26_reg_12747_reg[11]_i_1_n_3 ),
        .CO({\accu_V_26_reg_12747_reg[15]_i_1_n_3 ,\accu_V_26_reg_12747_reg[15]_i_1_n_4 ,\accu_V_26_reg_12747_reg[15]_i_1_n_5 ,\accu_V_26_reg_12747_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_94,\accu_V_26_reg_12747[15]_i_2_n_3 ,\accu_V_26_reg_12747[15]_i_3_n_3 ,\accu_V_26_reg_12747[15]_i_4_n_3 }),
        .O(D[15:12]),
        .S({\accu_V_26_reg_12747[15]_i_5_n_3 ,\accu_V_26_reg_12747[15]_i_6_n_3 ,\accu_V_26_reg_12747[15]_i_7_n_3 ,\accu_V_26_reg_12747[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_26_reg_12747_reg[17]_i_2 
       (.CI(\accu_V_26_reg_12747_reg[15]_i_1_n_3 ),
        .CO({\NLW_accu_V_26_reg_12747_reg[17]_i_2_CO_UNCONNECTED [3:1],\accu_V_26_reg_12747_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93}),
        .O({\NLW_accu_V_26_reg_12747_reg[17]_i_2_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,\accu_V_26_reg_12747[17]_i_3_n_3 ,\accu_V_26_reg_12747[17]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_26_reg_12747_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_26_reg_12747_reg[3]_i_1_n_3 ,\accu_V_26_reg_12747_reg[3]_i_1_n_4 ,\accu_V_26_reg_12747_reg[3]_i_1_n_5 ,\accu_V_26_reg_12747_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_26_reg_12747[3]_i_2_n_3 ,\accu_V_26_reg_12747[3]_i_3_n_3 ,\accu_V_26_reg_12747[3]_i_4_n_3 ,1'b0}),
        .O(D[3:0]),
        .S({\accu_V_26_reg_12747[3]_i_5_n_3 ,\accu_V_26_reg_12747[3]_i_6_n_3 ,\accu_V_26_reg_12747[3]_i_7_n_3 ,\accu_V_26_reg_12747[3]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_26_reg_12747_reg[7]_i_1 
       (.CI(\accu_V_26_reg_12747_reg[3]_i_1_n_3 ),
        .CO({\accu_V_26_reg_12747_reg[7]_i_1_n_3 ,\accu_V_26_reg_12747_reg[7]_i_1_n_4 ,\accu_V_26_reg_12747_reg[7]_i_1_n_5 ,\accu_V_26_reg_12747_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\accu_V_26_reg_12747[7]_i_2_n_3 ,\accu_V_26_reg_12747[7]_i_3_n_3 ,\accu_V_26_reg_12747[7]_i_4_n_3 ,\accu_V_26_reg_12747[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\accu_V_26_reg_12747[7]_i_6_n_3 ,\accu_V_26_reg_12747[7]_i_7_n_3 ,\accu_V_26_reg_12747[7]_i_8_n_3 ,\accu_V_26_reg_12747[7]_i_9_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load[17],ap_sig_allocacmp_accu_V_load}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter3_fsm1117_out),
        .CEA2(grp_fu_9608_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_NS_iter3_fsm1117_out),
        .CEB2(grp_fu_9608_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_9608_ce),
        .CEP(grp_fu_9608_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,OPMODE,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__13
       (.I0(p_reg_reg_0[9]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[9]),
        .O(ap_sig_allocacmp_accu_V_load[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__13
       (.I0(p_reg_reg_0[8]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[8]),
        .O(ap_sig_allocacmp_accu_V_load[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__14
       (.I0(p_reg_reg_0[7]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[7]),
        .O(ap_sig_allocacmp_accu_V_load[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__14
       (.I0(p_reg_reg_0[6]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[6]),
        .O(ap_sig_allocacmp_accu_V_load[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__14
       (.I0(p_reg_reg_0[5]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[5]),
        .O(ap_sig_allocacmp_accu_V_load[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__14
       (.I0(p_reg_reg_0[4]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[4]),
        .O(ap_sig_allocacmp_accu_V_load[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__14
       (.I0(p_reg_reg_0[3]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[3]),
        .O(ap_sig_allocacmp_accu_V_load[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__14
       (.I0(p_reg_reg_0[2]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[2]),
        .O(ap_sig_allocacmp_accu_V_load[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__14
       (.I0(p_reg_reg_0[1]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[1]),
        .O(ap_sig_allocacmp_accu_V_load[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__2
       (.I0(p_reg_reg_0[0]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[0]),
        .O(ap_sig_allocacmp_accu_V_load[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_20__2
       (.I0(icmp_ln272_reg_10579_pp0_iter4_reg),
        .O(OPMODE));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_21__2
       (.I0(p_reg_reg_1),
        .I1(ap_CS_iter6_fsm_state7),
        .O(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__12
       (.I0(p_reg_reg_0[17]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[17]),
        .O(ap_sig_allocacmp_accu_V_load[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__12
       (.I0(p_reg_reg_0[16]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[16]),
        .O(ap_sig_allocacmp_accu_V_load[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__11
       (.I0(p_reg_reg_0[15]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[15]),
        .O(ap_sig_allocacmp_accu_V_load[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__11
       (.I0(p_reg_reg_0[14]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[14]),
        .O(ap_sig_allocacmp_accu_V_load[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__11
       (.I0(p_reg_reg_0[13]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[13]),
        .O(ap_sig_allocacmp_accu_V_load[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__11
       (.I0(p_reg_reg_0[12]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[12]),
        .O(ap_sig_allocacmp_accu_V_load[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__11
       (.I0(p_reg_reg_0[11]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[11]),
        .O(ap_sig_allocacmp_accu_V_load[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__12
       (.I0(p_reg_reg_0[10]),
        .I1(\icmp_ln249_reg_10454_pp0_iter5_reg_reg[0] ),
        .I2(D[10]),
        .O(ap_sig_allocacmp_accu_V_load[10]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_100
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_101
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_102
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_103
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_104
   (dout_0,
    ap_NS_iter3_fsm1117_out,
    ap_NS_iter2_fsm1118_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1,
    ap_CS_iter2_fsm_state3,
    dout_2,
    out_V_TREADY_int_regslice,
    icmp_ln290_reg_11181_pp0_iter6_reg,
    icmp_ln249_reg_10454_pp0_iter6_reg,
    ap_CS_iter7_fsm_state8);
  output [10:0]dout_0;
  output ap_NS_iter3_fsm1117_out;
  input ap_NS_iter2_fsm1118_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;
  input ap_CS_iter2_fsm_state3;
  input [0:0]dout_2;
  input out_V_TREADY_int_regslice;
  input icmp_ln290_reg_11181_pp0_iter6_reg;
  input icmp_ln249_reg_10454_pp0_iter6_reg;
  input ap_CS_iter7_fsm_state8;

  wire [2:0]Q;
  wire ap_CS_iter2_fsm_state3;
  wire ap_CS_iter7_fsm_state8;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire [0:0]dout_2;
  wire dout_n_97;
  wire icmp_ln249_reg_10454_pp0_iter6_reg;
  wire icmp_ln290_reg_11181_pp0_iter6_reg;
  wire out_V_TREADY_int_regslice;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAA80AAAAAAAAAA)) 
    \icmp_ln249_reg_10454_pp0_iter2_reg[0]_i_1 
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(dout_2),
        .I2(out_V_TREADY_int_regslice),
        .I3(icmp_ln290_reg_11181_pp0_iter6_reg),
        .I4(icmp_ln249_reg_10454_pp0_iter6_reg),
        .I5(ap_CS_iter7_fsm_state8),
        .O(ap_NS_iter3_fsm1117_out));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_105
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_106
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_107
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_108
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_109
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_110
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_111
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_112
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_75
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_76
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_77
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_78
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_79
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_80
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_81
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_82
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_83
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_84
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_1,
    ap_clk,
    Q,
    dout_2);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_1;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_2;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire dout_1;
  wire [7:0]dout_2;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2[7],dout_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_1),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_85
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_86
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_87
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_88
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_89
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_90
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_91
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_92
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_93
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_94
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_95
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    dout_0,
    ap_clk,
    Q,
    dout_1);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input dout_0;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_0),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_96
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_97
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_98
   (dout_0,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_1);
  output [10:0]dout_0;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_1;

  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [10:0]dout_0;
  wire [7:0]dout_1;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1[7],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,dout_0}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_mul_8s_3ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_mul_8s_3ns_11_1_1_99
   (P,
    ap_NS_iter2_fsm1118_out,
    ap_NS_iter3_fsm1117_out,
    r_V_1_reg_112070,
    ap_clk,
    Q,
    dout_0);
  output [10:0]P;
  input ap_NS_iter2_fsm1118_out;
  input ap_NS_iter3_fsm1117_out;
  input r_V_1_reg_112070;
  input ap_clk;
  input [2:0]Q;
  input [7:0]dout_0;

  wire [10:0]P;
  wire [2:0]Q;
  wire ap_NS_iter2_fsm1118_out;
  wire ap_NS_iter3_fsm1117_out;
  wire ap_clk;
  wire [7:0]dout_0;
  wire dout_n_97;
  wire r_V_1_reg_112070;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0[7],dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_NS_iter2_fsm1118_out),
        .CEA2(ap_NS_iter3_fsm1117_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(r_V_1_reg_112070),
        .CEB2(ap_NS_iter3_fsm1117_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:12],dout_n_97,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    in0_V_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[26]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY,
    Q,
    in0_V_TVALID,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output in0_V_TVALID_int_regslice;
  output [26:0]\B_V_data_1_payload_B_reg[26]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY;
  input [0:0]Q;
  input in0_V_TVALID;
  input [26:0]in0_V_TDATA;

  wire B_V_data_1_load_B;
  wire [26:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[26]_i_1_n_3 ;
  wire [26:0]B_V_data_1_payload_B;
  wire [26:0]\B_V_data_1_payload_B_reg[26]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY;
  wire [26:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(in0_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[26]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[26]_i_1_n_3 ),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[26]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in0_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .I2(in0_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(in0_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .I2(Q),
        .I3(in0_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(in0_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_in0_V_TREADY),
        .I2(in0_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in0_V_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(in0_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[26]_i_2 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \inputBuf_V_fu_994[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[26]_0 [9]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both__parameterized0
   (\B_V_data_1_state_reg[1]_0 ,
    ap_rst_n_inv,
    weights_V_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[935]_0 ,
    ap_clk,
    ap_rst_n,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY,
    Q,
    weights_V_TVALID,
    weights_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_rst_n_inv;
  output weights_V_TVALID_int_regslice;
  output [935:0]\B_V_data_1_payload_B_reg[935]_0 ;
  input ap_clk;
  input ap_rst_n;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY;
  input [0:0]Q;
  input weights_V_TVALID;
  input [935:0]weights_V_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[935]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[100] ;
  wire \B_V_data_1_payload_A_reg_n_3_[101] ;
  wire \B_V_data_1_payload_A_reg_n_3_[102] ;
  wire \B_V_data_1_payload_A_reg_n_3_[103] ;
  wire \B_V_data_1_payload_A_reg_n_3_[104] ;
  wire \B_V_data_1_payload_A_reg_n_3_[105] ;
  wire \B_V_data_1_payload_A_reg_n_3_[106] ;
  wire \B_V_data_1_payload_A_reg_n_3_[107] ;
  wire \B_V_data_1_payload_A_reg_n_3_[108] ;
  wire \B_V_data_1_payload_A_reg_n_3_[109] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[110] ;
  wire \B_V_data_1_payload_A_reg_n_3_[111] ;
  wire \B_V_data_1_payload_A_reg_n_3_[112] ;
  wire \B_V_data_1_payload_A_reg_n_3_[113] ;
  wire \B_V_data_1_payload_A_reg_n_3_[114] ;
  wire \B_V_data_1_payload_A_reg_n_3_[115] ;
  wire \B_V_data_1_payload_A_reg_n_3_[116] ;
  wire \B_V_data_1_payload_A_reg_n_3_[117] ;
  wire \B_V_data_1_payload_A_reg_n_3_[118] ;
  wire \B_V_data_1_payload_A_reg_n_3_[119] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[120] ;
  wire \B_V_data_1_payload_A_reg_n_3_[121] ;
  wire \B_V_data_1_payload_A_reg_n_3_[122] ;
  wire \B_V_data_1_payload_A_reg_n_3_[123] ;
  wire \B_V_data_1_payload_A_reg_n_3_[124] ;
  wire \B_V_data_1_payload_A_reg_n_3_[125] ;
  wire \B_V_data_1_payload_A_reg_n_3_[126] ;
  wire \B_V_data_1_payload_A_reg_n_3_[127] ;
  wire \B_V_data_1_payload_A_reg_n_3_[128] ;
  wire \B_V_data_1_payload_A_reg_n_3_[129] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[130] ;
  wire \B_V_data_1_payload_A_reg_n_3_[131] ;
  wire \B_V_data_1_payload_A_reg_n_3_[132] ;
  wire \B_V_data_1_payload_A_reg_n_3_[133] ;
  wire \B_V_data_1_payload_A_reg_n_3_[134] ;
  wire \B_V_data_1_payload_A_reg_n_3_[135] ;
  wire \B_V_data_1_payload_A_reg_n_3_[136] ;
  wire \B_V_data_1_payload_A_reg_n_3_[137] ;
  wire \B_V_data_1_payload_A_reg_n_3_[138] ;
  wire \B_V_data_1_payload_A_reg_n_3_[139] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[140] ;
  wire \B_V_data_1_payload_A_reg_n_3_[141] ;
  wire \B_V_data_1_payload_A_reg_n_3_[142] ;
  wire \B_V_data_1_payload_A_reg_n_3_[143] ;
  wire \B_V_data_1_payload_A_reg_n_3_[144] ;
  wire \B_V_data_1_payload_A_reg_n_3_[145] ;
  wire \B_V_data_1_payload_A_reg_n_3_[146] ;
  wire \B_V_data_1_payload_A_reg_n_3_[147] ;
  wire \B_V_data_1_payload_A_reg_n_3_[148] ;
  wire \B_V_data_1_payload_A_reg_n_3_[149] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[150] ;
  wire \B_V_data_1_payload_A_reg_n_3_[151] ;
  wire \B_V_data_1_payload_A_reg_n_3_[152] ;
  wire \B_V_data_1_payload_A_reg_n_3_[153] ;
  wire \B_V_data_1_payload_A_reg_n_3_[154] ;
  wire \B_V_data_1_payload_A_reg_n_3_[155] ;
  wire \B_V_data_1_payload_A_reg_n_3_[156] ;
  wire \B_V_data_1_payload_A_reg_n_3_[157] ;
  wire \B_V_data_1_payload_A_reg_n_3_[158] ;
  wire \B_V_data_1_payload_A_reg_n_3_[159] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[160] ;
  wire \B_V_data_1_payload_A_reg_n_3_[161] ;
  wire \B_V_data_1_payload_A_reg_n_3_[162] ;
  wire \B_V_data_1_payload_A_reg_n_3_[163] ;
  wire \B_V_data_1_payload_A_reg_n_3_[164] ;
  wire \B_V_data_1_payload_A_reg_n_3_[165] ;
  wire \B_V_data_1_payload_A_reg_n_3_[166] ;
  wire \B_V_data_1_payload_A_reg_n_3_[167] ;
  wire \B_V_data_1_payload_A_reg_n_3_[168] ;
  wire \B_V_data_1_payload_A_reg_n_3_[169] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[170] ;
  wire \B_V_data_1_payload_A_reg_n_3_[171] ;
  wire \B_V_data_1_payload_A_reg_n_3_[172] ;
  wire \B_V_data_1_payload_A_reg_n_3_[173] ;
  wire \B_V_data_1_payload_A_reg_n_3_[174] ;
  wire \B_V_data_1_payload_A_reg_n_3_[175] ;
  wire \B_V_data_1_payload_A_reg_n_3_[176] ;
  wire \B_V_data_1_payload_A_reg_n_3_[177] ;
  wire \B_V_data_1_payload_A_reg_n_3_[178] ;
  wire \B_V_data_1_payload_A_reg_n_3_[179] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[180] ;
  wire \B_V_data_1_payload_A_reg_n_3_[181] ;
  wire \B_V_data_1_payload_A_reg_n_3_[182] ;
  wire \B_V_data_1_payload_A_reg_n_3_[183] ;
  wire \B_V_data_1_payload_A_reg_n_3_[184] ;
  wire \B_V_data_1_payload_A_reg_n_3_[185] ;
  wire \B_V_data_1_payload_A_reg_n_3_[186] ;
  wire \B_V_data_1_payload_A_reg_n_3_[187] ;
  wire \B_V_data_1_payload_A_reg_n_3_[188] ;
  wire \B_V_data_1_payload_A_reg_n_3_[189] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[190] ;
  wire \B_V_data_1_payload_A_reg_n_3_[191] ;
  wire \B_V_data_1_payload_A_reg_n_3_[192] ;
  wire \B_V_data_1_payload_A_reg_n_3_[193] ;
  wire \B_V_data_1_payload_A_reg_n_3_[194] ;
  wire \B_V_data_1_payload_A_reg_n_3_[195] ;
  wire \B_V_data_1_payload_A_reg_n_3_[196] ;
  wire \B_V_data_1_payload_A_reg_n_3_[197] ;
  wire \B_V_data_1_payload_A_reg_n_3_[198] ;
  wire \B_V_data_1_payload_A_reg_n_3_[199] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[200] ;
  wire \B_V_data_1_payload_A_reg_n_3_[201] ;
  wire \B_V_data_1_payload_A_reg_n_3_[202] ;
  wire \B_V_data_1_payload_A_reg_n_3_[203] ;
  wire \B_V_data_1_payload_A_reg_n_3_[204] ;
  wire \B_V_data_1_payload_A_reg_n_3_[205] ;
  wire \B_V_data_1_payload_A_reg_n_3_[206] ;
  wire \B_V_data_1_payload_A_reg_n_3_[207] ;
  wire \B_V_data_1_payload_A_reg_n_3_[208] ;
  wire \B_V_data_1_payload_A_reg_n_3_[209] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[210] ;
  wire \B_V_data_1_payload_A_reg_n_3_[211] ;
  wire \B_V_data_1_payload_A_reg_n_3_[212] ;
  wire \B_V_data_1_payload_A_reg_n_3_[213] ;
  wire \B_V_data_1_payload_A_reg_n_3_[214] ;
  wire \B_V_data_1_payload_A_reg_n_3_[215] ;
  wire \B_V_data_1_payload_A_reg_n_3_[216] ;
  wire \B_V_data_1_payload_A_reg_n_3_[217] ;
  wire \B_V_data_1_payload_A_reg_n_3_[218] ;
  wire \B_V_data_1_payload_A_reg_n_3_[219] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[220] ;
  wire \B_V_data_1_payload_A_reg_n_3_[221] ;
  wire \B_V_data_1_payload_A_reg_n_3_[222] ;
  wire \B_V_data_1_payload_A_reg_n_3_[223] ;
  wire \B_V_data_1_payload_A_reg_n_3_[224] ;
  wire \B_V_data_1_payload_A_reg_n_3_[225] ;
  wire \B_V_data_1_payload_A_reg_n_3_[226] ;
  wire \B_V_data_1_payload_A_reg_n_3_[227] ;
  wire \B_V_data_1_payload_A_reg_n_3_[228] ;
  wire \B_V_data_1_payload_A_reg_n_3_[229] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[230] ;
  wire \B_V_data_1_payload_A_reg_n_3_[231] ;
  wire \B_V_data_1_payload_A_reg_n_3_[232] ;
  wire \B_V_data_1_payload_A_reg_n_3_[233] ;
  wire \B_V_data_1_payload_A_reg_n_3_[234] ;
  wire \B_V_data_1_payload_A_reg_n_3_[235] ;
  wire \B_V_data_1_payload_A_reg_n_3_[236] ;
  wire \B_V_data_1_payload_A_reg_n_3_[237] ;
  wire \B_V_data_1_payload_A_reg_n_3_[238] ;
  wire \B_V_data_1_payload_A_reg_n_3_[239] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[240] ;
  wire \B_V_data_1_payload_A_reg_n_3_[241] ;
  wire \B_V_data_1_payload_A_reg_n_3_[242] ;
  wire \B_V_data_1_payload_A_reg_n_3_[243] ;
  wire \B_V_data_1_payload_A_reg_n_3_[244] ;
  wire \B_V_data_1_payload_A_reg_n_3_[245] ;
  wire \B_V_data_1_payload_A_reg_n_3_[246] ;
  wire \B_V_data_1_payload_A_reg_n_3_[247] ;
  wire \B_V_data_1_payload_A_reg_n_3_[248] ;
  wire \B_V_data_1_payload_A_reg_n_3_[249] ;
  wire \B_V_data_1_payload_A_reg_n_3_[24] ;
  wire \B_V_data_1_payload_A_reg_n_3_[250] ;
  wire \B_V_data_1_payload_A_reg_n_3_[251] ;
  wire \B_V_data_1_payload_A_reg_n_3_[252] ;
  wire \B_V_data_1_payload_A_reg_n_3_[253] ;
  wire \B_V_data_1_payload_A_reg_n_3_[254] ;
  wire \B_V_data_1_payload_A_reg_n_3_[255] ;
  wire \B_V_data_1_payload_A_reg_n_3_[256] ;
  wire \B_V_data_1_payload_A_reg_n_3_[257] ;
  wire \B_V_data_1_payload_A_reg_n_3_[258] ;
  wire \B_V_data_1_payload_A_reg_n_3_[259] ;
  wire \B_V_data_1_payload_A_reg_n_3_[25] ;
  wire \B_V_data_1_payload_A_reg_n_3_[260] ;
  wire \B_V_data_1_payload_A_reg_n_3_[261] ;
  wire \B_V_data_1_payload_A_reg_n_3_[262] ;
  wire \B_V_data_1_payload_A_reg_n_3_[263] ;
  wire \B_V_data_1_payload_A_reg_n_3_[264] ;
  wire \B_V_data_1_payload_A_reg_n_3_[265] ;
  wire \B_V_data_1_payload_A_reg_n_3_[266] ;
  wire \B_V_data_1_payload_A_reg_n_3_[267] ;
  wire \B_V_data_1_payload_A_reg_n_3_[268] ;
  wire \B_V_data_1_payload_A_reg_n_3_[269] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[270] ;
  wire \B_V_data_1_payload_A_reg_n_3_[271] ;
  wire \B_V_data_1_payload_A_reg_n_3_[272] ;
  wire \B_V_data_1_payload_A_reg_n_3_[273] ;
  wire \B_V_data_1_payload_A_reg_n_3_[274] ;
  wire \B_V_data_1_payload_A_reg_n_3_[275] ;
  wire \B_V_data_1_payload_A_reg_n_3_[276] ;
  wire \B_V_data_1_payload_A_reg_n_3_[277] ;
  wire \B_V_data_1_payload_A_reg_n_3_[278] ;
  wire \B_V_data_1_payload_A_reg_n_3_[279] ;
  wire \B_V_data_1_payload_A_reg_n_3_[27] ;
  wire \B_V_data_1_payload_A_reg_n_3_[280] ;
  wire \B_V_data_1_payload_A_reg_n_3_[281] ;
  wire \B_V_data_1_payload_A_reg_n_3_[282] ;
  wire \B_V_data_1_payload_A_reg_n_3_[283] ;
  wire \B_V_data_1_payload_A_reg_n_3_[284] ;
  wire \B_V_data_1_payload_A_reg_n_3_[285] ;
  wire \B_V_data_1_payload_A_reg_n_3_[286] ;
  wire \B_V_data_1_payload_A_reg_n_3_[287] ;
  wire \B_V_data_1_payload_A_reg_n_3_[288] ;
  wire \B_V_data_1_payload_A_reg_n_3_[289] ;
  wire \B_V_data_1_payload_A_reg_n_3_[28] ;
  wire \B_V_data_1_payload_A_reg_n_3_[290] ;
  wire \B_V_data_1_payload_A_reg_n_3_[291] ;
  wire \B_V_data_1_payload_A_reg_n_3_[292] ;
  wire \B_V_data_1_payload_A_reg_n_3_[293] ;
  wire \B_V_data_1_payload_A_reg_n_3_[294] ;
  wire \B_V_data_1_payload_A_reg_n_3_[295] ;
  wire \B_V_data_1_payload_A_reg_n_3_[296] ;
  wire \B_V_data_1_payload_A_reg_n_3_[297] ;
  wire \B_V_data_1_payload_A_reg_n_3_[298] ;
  wire \B_V_data_1_payload_A_reg_n_3_[299] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[300] ;
  wire \B_V_data_1_payload_A_reg_n_3_[301] ;
  wire \B_V_data_1_payload_A_reg_n_3_[302] ;
  wire \B_V_data_1_payload_A_reg_n_3_[303] ;
  wire \B_V_data_1_payload_A_reg_n_3_[304] ;
  wire \B_V_data_1_payload_A_reg_n_3_[305] ;
  wire \B_V_data_1_payload_A_reg_n_3_[306] ;
  wire \B_V_data_1_payload_A_reg_n_3_[307] ;
  wire \B_V_data_1_payload_A_reg_n_3_[308] ;
  wire \B_V_data_1_payload_A_reg_n_3_[309] ;
  wire \B_V_data_1_payload_A_reg_n_3_[30] ;
  wire \B_V_data_1_payload_A_reg_n_3_[310] ;
  wire \B_V_data_1_payload_A_reg_n_3_[311] ;
  wire \B_V_data_1_payload_A_reg_n_3_[312] ;
  wire \B_V_data_1_payload_A_reg_n_3_[313] ;
  wire \B_V_data_1_payload_A_reg_n_3_[314] ;
  wire \B_V_data_1_payload_A_reg_n_3_[315] ;
  wire \B_V_data_1_payload_A_reg_n_3_[316] ;
  wire \B_V_data_1_payload_A_reg_n_3_[317] ;
  wire \B_V_data_1_payload_A_reg_n_3_[318] ;
  wire \B_V_data_1_payload_A_reg_n_3_[319] ;
  wire \B_V_data_1_payload_A_reg_n_3_[31] ;
  wire \B_V_data_1_payload_A_reg_n_3_[320] ;
  wire \B_V_data_1_payload_A_reg_n_3_[321] ;
  wire \B_V_data_1_payload_A_reg_n_3_[322] ;
  wire \B_V_data_1_payload_A_reg_n_3_[323] ;
  wire \B_V_data_1_payload_A_reg_n_3_[324] ;
  wire \B_V_data_1_payload_A_reg_n_3_[325] ;
  wire \B_V_data_1_payload_A_reg_n_3_[326] ;
  wire \B_V_data_1_payload_A_reg_n_3_[327] ;
  wire \B_V_data_1_payload_A_reg_n_3_[328] ;
  wire \B_V_data_1_payload_A_reg_n_3_[329] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[330] ;
  wire \B_V_data_1_payload_A_reg_n_3_[331] ;
  wire \B_V_data_1_payload_A_reg_n_3_[332] ;
  wire \B_V_data_1_payload_A_reg_n_3_[333] ;
  wire \B_V_data_1_payload_A_reg_n_3_[334] ;
  wire \B_V_data_1_payload_A_reg_n_3_[335] ;
  wire \B_V_data_1_payload_A_reg_n_3_[336] ;
  wire \B_V_data_1_payload_A_reg_n_3_[337] ;
  wire \B_V_data_1_payload_A_reg_n_3_[338] ;
  wire \B_V_data_1_payload_A_reg_n_3_[339] ;
  wire \B_V_data_1_payload_A_reg_n_3_[33] ;
  wire \B_V_data_1_payload_A_reg_n_3_[340] ;
  wire \B_V_data_1_payload_A_reg_n_3_[341] ;
  wire \B_V_data_1_payload_A_reg_n_3_[342] ;
  wire \B_V_data_1_payload_A_reg_n_3_[343] ;
  wire \B_V_data_1_payload_A_reg_n_3_[344] ;
  wire \B_V_data_1_payload_A_reg_n_3_[345] ;
  wire \B_V_data_1_payload_A_reg_n_3_[346] ;
  wire \B_V_data_1_payload_A_reg_n_3_[347] ;
  wire \B_V_data_1_payload_A_reg_n_3_[348] ;
  wire \B_V_data_1_payload_A_reg_n_3_[349] ;
  wire \B_V_data_1_payload_A_reg_n_3_[34] ;
  wire \B_V_data_1_payload_A_reg_n_3_[350] ;
  wire \B_V_data_1_payload_A_reg_n_3_[351] ;
  wire \B_V_data_1_payload_A_reg_n_3_[352] ;
  wire \B_V_data_1_payload_A_reg_n_3_[353] ;
  wire \B_V_data_1_payload_A_reg_n_3_[354] ;
  wire \B_V_data_1_payload_A_reg_n_3_[355] ;
  wire \B_V_data_1_payload_A_reg_n_3_[356] ;
  wire \B_V_data_1_payload_A_reg_n_3_[357] ;
  wire \B_V_data_1_payload_A_reg_n_3_[358] ;
  wire \B_V_data_1_payload_A_reg_n_3_[359] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[360] ;
  wire \B_V_data_1_payload_A_reg_n_3_[361] ;
  wire \B_V_data_1_payload_A_reg_n_3_[362] ;
  wire \B_V_data_1_payload_A_reg_n_3_[363] ;
  wire \B_V_data_1_payload_A_reg_n_3_[364] ;
  wire \B_V_data_1_payload_A_reg_n_3_[365] ;
  wire \B_V_data_1_payload_A_reg_n_3_[366] ;
  wire \B_V_data_1_payload_A_reg_n_3_[367] ;
  wire \B_V_data_1_payload_A_reg_n_3_[368] ;
  wire \B_V_data_1_payload_A_reg_n_3_[369] ;
  wire \B_V_data_1_payload_A_reg_n_3_[36] ;
  wire \B_V_data_1_payload_A_reg_n_3_[370] ;
  wire \B_V_data_1_payload_A_reg_n_3_[371] ;
  wire \B_V_data_1_payload_A_reg_n_3_[372] ;
  wire \B_V_data_1_payload_A_reg_n_3_[373] ;
  wire \B_V_data_1_payload_A_reg_n_3_[374] ;
  wire \B_V_data_1_payload_A_reg_n_3_[375] ;
  wire \B_V_data_1_payload_A_reg_n_3_[376] ;
  wire \B_V_data_1_payload_A_reg_n_3_[377] ;
  wire \B_V_data_1_payload_A_reg_n_3_[378] ;
  wire \B_V_data_1_payload_A_reg_n_3_[379] ;
  wire \B_V_data_1_payload_A_reg_n_3_[37] ;
  wire \B_V_data_1_payload_A_reg_n_3_[380] ;
  wire \B_V_data_1_payload_A_reg_n_3_[381] ;
  wire \B_V_data_1_payload_A_reg_n_3_[382] ;
  wire \B_V_data_1_payload_A_reg_n_3_[383] ;
  wire \B_V_data_1_payload_A_reg_n_3_[384] ;
  wire \B_V_data_1_payload_A_reg_n_3_[385] ;
  wire \B_V_data_1_payload_A_reg_n_3_[386] ;
  wire \B_V_data_1_payload_A_reg_n_3_[387] ;
  wire \B_V_data_1_payload_A_reg_n_3_[388] ;
  wire \B_V_data_1_payload_A_reg_n_3_[389] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[390] ;
  wire \B_V_data_1_payload_A_reg_n_3_[391] ;
  wire \B_V_data_1_payload_A_reg_n_3_[392] ;
  wire \B_V_data_1_payload_A_reg_n_3_[393] ;
  wire \B_V_data_1_payload_A_reg_n_3_[394] ;
  wire \B_V_data_1_payload_A_reg_n_3_[395] ;
  wire \B_V_data_1_payload_A_reg_n_3_[396] ;
  wire \B_V_data_1_payload_A_reg_n_3_[397] ;
  wire \B_V_data_1_payload_A_reg_n_3_[398] ;
  wire \B_V_data_1_payload_A_reg_n_3_[399] ;
  wire \B_V_data_1_payload_A_reg_n_3_[39] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[400] ;
  wire \B_V_data_1_payload_A_reg_n_3_[401] ;
  wire \B_V_data_1_payload_A_reg_n_3_[402] ;
  wire \B_V_data_1_payload_A_reg_n_3_[403] ;
  wire \B_V_data_1_payload_A_reg_n_3_[404] ;
  wire \B_V_data_1_payload_A_reg_n_3_[405] ;
  wire \B_V_data_1_payload_A_reg_n_3_[406] ;
  wire \B_V_data_1_payload_A_reg_n_3_[407] ;
  wire \B_V_data_1_payload_A_reg_n_3_[408] ;
  wire \B_V_data_1_payload_A_reg_n_3_[409] ;
  wire \B_V_data_1_payload_A_reg_n_3_[40] ;
  wire \B_V_data_1_payload_A_reg_n_3_[410] ;
  wire \B_V_data_1_payload_A_reg_n_3_[411] ;
  wire \B_V_data_1_payload_A_reg_n_3_[412] ;
  wire \B_V_data_1_payload_A_reg_n_3_[413] ;
  wire \B_V_data_1_payload_A_reg_n_3_[414] ;
  wire \B_V_data_1_payload_A_reg_n_3_[415] ;
  wire \B_V_data_1_payload_A_reg_n_3_[416] ;
  wire \B_V_data_1_payload_A_reg_n_3_[417] ;
  wire \B_V_data_1_payload_A_reg_n_3_[418] ;
  wire \B_V_data_1_payload_A_reg_n_3_[419] ;
  wire \B_V_data_1_payload_A_reg_n_3_[41] ;
  wire \B_V_data_1_payload_A_reg_n_3_[420] ;
  wire \B_V_data_1_payload_A_reg_n_3_[421] ;
  wire \B_V_data_1_payload_A_reg_n_3_[422] ;
  wire \B_V_data_1_payload_A_reg_n_3_[423] ;
  wire \B_V_data_1_payload_A_reg_n_3_[424] ;
  wire \B_V_data_1_payload_A_reg_n_3_[425] ;
  wire \B_V_data_1_payload_A_reg_n_3_[426] ;
  wire \B_V_data_1_payload_A_reg_n_3_[427] ;
  wire \B_V_data_1_payload_A_reg_n_3_[428] ;
  wire \B_V_data_1_payload_A_reg_n_3_[429] ;
  wire \B_V_data_1_payload_A_reg_n_3_[42] ;
  wire \B_V_data_1_payload_A_reg_n_3_[430] ;
  wire \B_V_data_1_payload_A_reg_n_3_[431] ;
  wire \B_V_data_1_payload_A_reg_n_3_[432] ;
  wire \B_V_data_1_payload_A_reg_n_3_[433] ;
  wire \B_V_data_1_payload_A_reg_n_3_[434] ;
  wire \B_V_data_1_payload_A_reg_n_3_[435] ;
  wire \B_V_data_1_payload_A_reg_n_3_[436] ;
  wire \B_V_data_1_payload_A_reg_n_3_[437] ;
  wire \B_V_data_1_payload_A_reg_n_3_[438] ;
  wire \B_V_data_1_payload_A_reg_n_3_[439] ;
  wire \B_V_data_1_payload_A_reg_n_3_[43] ;
  wire \B_V_data_1_payload_A_reg_n_3_[440] ;
  wire \B_V_data_1_payload_A_reg_n_3_[441] ;
  wire \B_V_data_1_payload_A_reg_n_3_[442] ;
  wire \B_V_data_1_payload_A_reg_n_3_[443] ;
  wire \B_V_data_1_payload_A_reg_n_3_[444] ;
  wire \B_V_data_1_payload_A_reg_n_3_[445] ;
  wire \B_V_data_1_payload_A_reg_n_3_[446] ;
  wire \B_V_data_1_payload_A_reg_n_3_[447] ;
  wire \B_V_data_1_payload_A_reg_n_3_[448] ;
  wire \B_V_data_1_payload_A_reg_n_3_[449] ;
  wire \B_V_data_1_payload_A_reg_n_3_[44] ;
  wire \B_V_data_1_payload_A_reg_n_3_[450] ;
  wire \B_V_data_1_payload_A_reg_n_3_[451] ;
  wire \B_V_data_1_payload_A_reg_n_3_[452] ;
  wire \B_V_data_1_payload_A_reg_n_3_[453] ;
  wire \B_V_data_1_payload_A_reg_n_3_[454] ;
  wire \B_V_data_1_payload_A_reg_n_3_[455] ;
  wire \B_V_data_1_payload_A_reg_n_3_[456] ;
  wire \B_V_data_1_payload_A_reg_n_3_[457] ;
  wire \B_V_data_1_payload_A_reg_n_3_[458] ;
  wire \B_V_data_1_payload_A_reg_n_3_[459] ;
  wire \B_V_data_1_payload_A_reg_n_3_[45] ;
  wire \B_V_data_1_payload_A_reg_n_3_[460] ;
  wire \B_V_data_1_payload_A_reg_n_3_[461] ;
  wire \B_V_data_1_payload_A_reg_n_3_[462] ;
  wire \B_V_data_1_payload_A_reg_n_3_[463] ;
  wire \B_V_data_1_payload_A_reg_n_3_[464] ;
  wire \B_V_data_1_payload_A_reg_n_3_[465] ;
  wire \B_V_data_1_payload_A_reg_n_3_[466] ;
  wire \B_V_data_1_payload_A_reg_n_3_[467] ;
  wire \B_V_data_1_payload_A_reg_n_3_[468] ;
  wire \B_V_data_1_payload_A_reg_n_3_[469] ;
  wire \B_V_data_1_payload_A_reg_n_3_[46] ;
  wire \B_V_data_1_payload_A_reg_n_3_[470] ;
  wire \B_V_data_1_payload_A_reg_n_3_[471] ;
  wire \B_V_data_1_payload_A_reg_n_3_[472] ;
  wire \B_V_data_1_payload_A_reg_n_3_[473] ;
  wire \B_V_data_1_payload_A_reg_n_3_[474] ;
  wire \B_V_data_1_payload_A_reg_n_3_[475] ;
  wire \B_V_data_1_payload_A_reg_n_3_[476] ;
  wire \B_V_data_1_payload_A_reg_n_3_[477] ;
  wire \B_V_data_1_payload_A_reg_n_3_[478] ;
  wire \B_V_data_1_payload_A_reg_n_3_[479] ;
  wire \B_V_data_1_payload_A_reg_n_3_[47] ;
  wire \B_V_data_1_payload_A_reg_n_3_[480] ;
  wire \B_V_data_1_payload_A_reg_n_3_[481] ;
  wire \B_V_data_1_payload_A_reg_n_3_[482] ;
  wire \B_V_data_1_payload_A_reg_n_3_[483] ;
  wire \B_V_data_1_payload_A_reg_n_3_[484] ;
  wire \B_V_data_1_payload_A_reg_n_3_[485] ;
  wire \B_V_data_1_payload_A_reg_n_3_[486] ;
  wire \B_V_data_1_payload_A_reg_n_3_[487] ;
  wire \B_V_data_1_payload_A_reg_n_3_[488] ;
  wire \B_V_data_1_payload_A_reg_n_3_[489] ;
  wire \B_V_data_1_payload_A_reg_n_3_[48] ;
  wire \B_V_data_1_payload_A_reg_n_3_[490] ;
  wire \B_V_data_1_payload_A_reg_n_3_[491] ;
  wire \B_V_data_1_payload_A_reg_n_3_[492] ;
  wire \B_V_data_1_payload_A_reg_n_3_[493] ;
  wire \B_V_data_1_payload_A_reg_n_3_[494] ;
  wire \B_V_data_1_payload_A_reg_n_3_[495] ;
  wire \B_V_data_1_payload_A_reg_n_3_[496] ;
  wire \B_V_data_1_payload_A_reg_n_3_[497] ;
  wire \B_V_data_1_payload_A_reg_n_3_[498] ;
  wire \B_V_data_1_payload_A_reg_n_3_[499] ;
  wire \B_V_data_1_payload_A_reg_n_3_[49] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[500] ;
  wire \B_V_data_1_payload_A_reg_n_3_[501] ;
  wire \B_V_data_1_payload_A_reg_n_3_[502] ;
  wire \B_V_data_1_payload_A_reg_n_3_[503] ;
  wire \B_V_data_1_payload_A_reg_n_3_[504] ;
  wire \B_V_data_1_payload_A_reg_n_3_[505] ;
  wire \B_V_data_1_payload_A_reg_n_3_[506] ;
  wire \B_V_data_1_payload_A_reg_n_3_[507] ;
  wire \B_V_data_1_payload_A_reg_n_3_[508] ;
  wire \B_V_data_1_payload_A_reg_n_3_[509] ;
  wire \B_V_data_1_payload_A_reg_n_3_[50] ;
  wire \B_V_data_1_payload_A_reg_n_3_[510] ;
  wire \B_V_data_1_payload_A_reg_n_3_[511] ;
  wire \B_V_data_1_payload_A_reg_n_3_[512] ;
  wire \B_V_data_1_payload_A_reg_n_3_[513] ;
  wire \B_V_data_1_payload_A_reg_n_3_[514] ;
  wire \B_V_data_1_payload_A_reg_n_3_[515] ;
  wire \B_V_data_1_payload_A_reg_n_3_[516] ;
  wire \B_V_data_1_payload_A_reg_n_3_[517] ;
  wire \B_V_data_1_payload_A_reg_n_3_[518] ;
  wire \B_V_data_1_payload_A_reg_n_3_[519] ;
  wire \B_V_data_1_payload_A_reg_n_3_[51] ;
  wire \B_V_data_1_payload_A_reg_n_3_[520] ;
  wire \B_V_data_1_payload_A_reg_n_3_[521] ;
  wire \B_V_data_1_payload_A_reg_n_3_[522] ;
  wire \B_V_data_1_payload_A_reg_n_3_[523] ;
  wire \B_V_data_1_payload_A_reg_n_3_[524] ;
  wire \B_V_data_1_payload_A_reg_n_3_[525] ;
  wire \B_V_data_1_payload_A_reg_n_3_[526] ;
  wire \B_V_data_1_payload_A_reg_n_3_[527] ;
  wire \B_V_data_1_payload_A_reg_n_3_[528] ;
  wire \B_V_data_1_payload_A_reg_n_3_[529] ;
  wire \B_V_data_1_payload_A_reg_n_3_[52] ;
  wire \B_V_data_1_payload_A_reg_n_3_[530] ;
  wire \B_V_data_1_payload_A_reg_n_3_[531] ;
  wire \B_V_data_1_payload_A_reg_n_3_[532] ;
  wire \B_V_data_1_payload_A_reg_n_3_[533] ;
  wire \B_V_data_1_payload_A_reg_n_3_[534] ;
  wire \B_V_data_1_payload_A_reg_n_3_[535] ;
  wire \B_V_data_1_payload_A_reg_n_3_[536] ;
  wire \B_V_data_1_payload_A_reg_n_3_[537] ;
  wire \B_V_data_1_payload_A_reg_n_3_[538] ;
  wire \B_V_data_1_payload_A_reg_n_3_[539] ;
  wire \B_V_data_1_payload_A_reg_n_3_[53] ;
  wire \B_V_data_1_payload_A_reg_n_3_[540] ;
  wire \B_V_data_1_payload_A_reg_n_3_[541] ;
  wire \B_V_data_1_payload_A_reg_n_3_[542] ;
  wire \B_V_data_1_payload_A_reg_n_3_[543] ;
  wire \B_V_data_1_payload_A_reg_n_3_[544] ;
  wire \B_V_data_1_payload_A_reg_n_3_[545] ;
  wire \B_V_data_1_payload_A_reg_n_3_[546] ;
  wire \B_V_data_1_payload_A_reg_n_3_[547] ;
  wire \B_V_data_1_payload_A_reg_n_3_[548] ;
  wire \B_V_data_1_payload_A_reg_n_3_[549] ;
  wire \B_V_data_1_payload_A_reg_n_3_[54] ;
  wire \B_V_data_1_payload_A_reg_n_3_[550] ;
  wire \B_V_data_1_payload_A_reg_n_3_[551] ;
  wire \B_V_data_1_payload_A_reg_n_3_[552] ;
  wire \B_V_data_1_payload_A_reg_n_3_[553] ;
  wire \B_V_data_1_payload_A_reg_n_3_[554] ;
  wire \B_V_data_1_payload_A_reg_n_3_[555] ;
  wire \B_V_data_1_payload_A_reg_n_3_[556] ;
  wire \B_V_data_1_payload_A_reg_n_3_[557] ;
  wire \B_V_data_1_payload_A_reg_n_3_[558] ;
  wire \B_V_data_1_payload_A_reg_n_3_[559] ;
  wire \B_V_data_1_payload_A_reg_n_3_[55] ;
  wire \B_V_data_1_payload_A_reg_n_3_[560] ;
  wire \B_V_data_1_payload_A_reg_n_3_[561] ;
  wire \B_V_data_1_payload_A_reg_n_3_[562] ;
  wire \B_V_data_1_payload_A_reg_n_3_[563] ;
  wire \B_V_data_1_payload_A_reg_n_3_[564] ;
  wire \B_V_data_1_payload_A_reg_n_3_[565] ;
  wire \B_V_data_1_payload_A_reg_n_3_[566] ;
  wire \B_V_data_1_payload_A_reg_n_3_[567] ;
  wire \B_V_data_1_payload_A_reg_n_3_[568] ;
  wire \B_V_data_1_payload_A_reg_n_3_[569] ;
  wire \B_V_data_1_payload_A_reg_n_3_[56] ;
  wire \B_V_data_1_payload_A_reg_n_3_[570] ;
  wire \B_V_data_1_payload_A_reg_n_3_[571] ;
  wire \B_V_data_1_payload_A_reg_n_3_[572] ;
  wire \B_V_data_1_payload_A_reg_n_3_[573] ;
  wire \B_V_data_1_payload_A_reg_n_3_[574] ;
  wire \B_V_data_1_payload_A_reg_n_3_[575] ;
  wire \B_V_data_1_payload_A_reg_n_3_[576] ;
  wire \B_V_data_1_payload_A_reg_n_3_[577] ;
  wire \B_V_data_1_payload_A_reg_n_3_[578] ;
  wire \B_V_data_1_payload_A_reg_n_3_[579] ;
  wire \B_V_data_1_payload_A_reg_n_3_[57] ;
  wire \B_V_data_1_payload_A_reg_n_3_[580] ;
  wire \B_V_data_1_payload_A_reg_n_3_[581] ;
  wire \B_V_data_1_payload_A_reg_n_3_[582] ;
  wire \B_V_data_1_payload_A_reg_n_3_[583] ;
  wire \B_V_data_1_payload_A_reg_n_3_[584] ;
  wire \B_V_data_1_payload_A_reg_n_3_[585] ;
  wire \B_V_data_1_payload_A_reg_n_3_[586] ;
  wire \B_V_data_1_payload_A_reg_n_3_[587] ;
  wire \B_V_data_1_payload_A_reg_n_3_[588] ;
  wire \B_V_data_1_payload_A_reg_n_3_[589] ;
  wire \B_V_data_1_payload_A_reg_n_3_[58] ;
  wire \B_V_data_1_payload_A_reg_n_3_[590] ;
  wire \B_V_data_1_payload_A_reg_n_3_[591] ;
  wire \B_V_data_1_payload_A_reg_n_3_[592] ;
  wire \B_V_data_1_payload_A_reg_n_3_[593] ;
  wire \B_V_data_1_payload_A_reg_n_3_[594] ;
  wire \B_V_data_1_payload_A_reg_n_3_[595] ;
  wire \B_V_data_1_payload_A_reg_n_3_[596] ;
  wire \B_V_data_1_payload_A_reg_n_3_[597] ;
  wire \B_V_data_1_payload_A_reg_n_3_[598] ;
  wire \B_V_data_1_payload_A_reg_n_3_[599] ;
  wire \B_V_data_1_payload_A_reg_n_3_[59] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[600] ;
  wire \B_V_data_1_payload_A_reg_n_3_[601] ;
  wire \B_V_data_1_payload_A_reg_n_3_[602] ;
  wire \B_V_data_1_payload_A_reg_n_3_[603] ;
  wire \B_V_data_1_payload_A_reg_n_3_[604] ;
  wire \B_V_data_1_payload_A_reg_n_3_[605] ;
  wire \B_V_data_1_payload_A_reg_n_3_[606] ;
  wire \B_V_data_1_payload_A_reg_n_3_[607] ;
  wire \B_V_data_1_payload_A_reg_n_3_[608] ;
  wire \B_V_data_1_payload_A_reg_n_3_[609] ;
  wire \B_V_data_1_payload_A_reg_n_3_[60] ;
  wire \B_V_data_1_payload_A_reg_n_3_[610] ;
  wire \B_V_data_1_payload_A_reg_n_3_[611] ;
  wire \B_V_data_1_payload_A_reg_n_3_[612] ;
  wire \B_V_data_1_payload_A_reg_n_3_[613] ;
  wire \B_V_data_1_payload_A_reg_n_3_[614] ;
  wire \B_V_data_1_payload_A_reg_n_3_[615] ;
  wire \B_V_data_1_payload_A_reg_n_3_[616] ;
  wire \B_V_data_1_payload_A_reg_n_3_[617] ;
  wire \B_V_data_1_payload_A_reg_n_3_[618] ;
  wire \B_V_data_1_payload_A_reg_n_3_[619] ;
  wire \B_V_data_1_payload_A_reg_n_3_[61] ;
  wire \B_V_data_1_payload_A_reg_n_3_[620] ;
  wire \B_V_data_1_payload_A_reg_n_3_[621] ;
  wire \B_V_data_1_payload_A_reg_n_3_[622] ;
  wire \B_V_data_1_payload_A_reg_n_3_[623] ;
  wire \B_V_data_1_payload_A_reg_n_3_[624] ;
  wire \B_V_data_1_payload_A_reg_n_3_[625] ;
  wire \B_V_data_1_payload_A_reg_n_3_[626] ;
  wire \B_V_data_1_payload_A_reg_n_3_[627] ;
  wire \B_V_data_1_payload_A_reg_n_3_[628] ;
  wire \B_V_data_1_payload_A_reg_n_3_[629] ;
  wire \B_V_data_1_payload_A_reg_n_3_[62] ;
  wire \B_V_data_1_payload_A_reg_n_3_[630] ;
  wire \B_V_data_1_payload_A_reg_n_3_[631] ;
  wire \B_V_data_1_payload_A_reg_n_3_[632] ;
  wire \B_V_data_1_payload_A_reg_n_3_[633] ;
  wire \B_V_data_1_payload_A_reg_n_3_[634] ;
  wire \B_V_data_1_payload_A_reg_n_3_[635] ;
  wire \B_V_data_1_payload_A_reg_n_3_[636] ;
  wire \B_V_data_1_payload_A_reg_n_3_[637] ;
  wire \B_V_data_1_payload_A_reg_n_3_[638] ;
  wire \B_V_data_1_payload_A_reg_n_3_[639] ;
  wire \B_V_data_1_payload_A_reg_n_3_[63] ;
  wire \B_V_data_1_payload_A_reg_n_3_[640] ;
  wire \B_V_data_1_payload_A_reg_n_3_[641] ;
  wire \B_V_data_1_payload_A_reg_n_3_[642] ;
  wire \B_V_data_1_payload_A_reg_n_3_[643] ;
  wire \B_V_data_1_payload_A_reg_n_3_[644] ;
  wire \B_V_data_1_payload_A_reg_n_3_[645] ;
  wire \B_V_data_1_payload_A_reg_n_3_[646] ;
  wire \B_V_data_1_payload_A_reg_n_3_[647] ;
  wire \B_V_data_1_payload_A_reg_n_3_[648] ;
  wire \B_V_data_1_payload_A_reg_n_3_[649] ;
  wire \B_V_data_1_payload_A_reg_n_3_[64] ;
  wire \B_V_data_1_payload_A_reg_n_3_[650] ;
  wire \B_V_data_1_payload_A_reg_n_3_[651] ;
  wire \B_V_data_1_payload_A_reg_n_3_[652] ;
  wire \B_V_data_1_payload_A_reg_n_3_[653] ;
  wire \B_V_data_1_payload_A_reg_n_3_[654] ;
  wire \B_V_data_1_payload_A_reg_n_3_[655] ;
  wire \B_V_data_1_payload_A_reg_n_3_[656] ;
  wire \B_V_data_1_payload_A_reg_n_3_[657] ;
  wire \B_V_data_1_payload_A_reg_n_3_[658] ;
  wire \B_V_data_1_payload_A_reg_n_3_[659] ;
  wire \B_V_data_1_payload_A_reg_n_3_[65] ;
  wire \B_V_data_1_payload_A_reg_n_3_[660] ;
  wire \B_V_data_1_payload_A_reg_n_3_[661] ;
  wire \B_V_data_1_payload_A_reg_n_3_[662] ;
  wire \B_V_data_1_payload_A_reg_n_3_[663] ;
  wire \B_V_data_1_payload_A_reg_n_3_[664] ;
  wire \B_V_data_1_payload_A_reg_n_3_[665] ;
  wire \B_V_data_1_payload_A_reg_n_3_[666] ;
  wire \B_V_data_1_payload_A_reg_n_3_[667] ;
  wire \B_V_data_1_payload_A_reg_n_3_[668] ;
  wire \B_V_data_1_payload_A_reg_n_3_[669] ;
  wire \B_V_data_1_payload_A_reg_n_3_[66] ;
  wire \B_V_data_1_payload_A_reg_n_3_[670] ;
  wire \B_V_data_1_payload_A_reg_n_3_[671] ;
  wire \B_V_data_1_payload_A_reg_n_3_[672] ;
  wire \B_V_data_1_payload_A_reg_n_3_[673] ;
  wire \B_V_data_1_payload_A_reg_n_3_[674] ;
  wire \B_V_data_1_payload_A_reg_n_3_[675] ;
  wire \B_V_data_1_payload_A_reg_n_3_[676] ;
  wire \B_V_data_1_payload_A_reg_n_3_[677] ;
  wire \B_V_data_1_payload_A_reg_n_3_[678] ;
  wire \B_V_data_1_payload_A_reg_n_3_[679] ;
  wire \B_V_data_1_payload_A_reg_n_3_[67] ;
  wire \B_V_data_1_payload_A_reg_n_3_[680] ;
  wire \B_V_data_1_payload_A_reg_n_3_[681] ;
  wire \B_V_data_1_payload_A_reg_n_3_[682] ;
  wire \B_V_data_1_payload_A_reg_n_3_[683] ;
  wire \B_V_data_1_payload_A_reg_n_3_[684] ;
  wire \B_V_data_1_payload_A_reg_n_3_[685] ;
  wire \B_V_data_1_payload_A_reg_n_3_[686] ;
  wire \B_V_data_1_payload_A_reg_n_3_[687] ;
  wire \B_V_data_1_payload_A_reg_n_3_[688] ;
  wire \B_V_data_1_payload_A_reg_n_3_[689] ;
  wire \B_V_data_1_payload_A_reg_n_3_[68] ;
  wire \B_V_data_1_payload_A_reg_n_3_[690] ;
  wire \B_V_data_1_payload_A_reg_n_3_[691] ;
  wire \B_V_data_1_payload_A_reg_n_3_[692] ;
  wire \B_V_data_1_payload_A_reg_n_3_[693] ;
  wire \B_V_data_1_payload_A_reg_n_3_[694] ;
  wire \B_V_data_1_payload_A_reg_n_3_[695] ;
  wire \B_V_data_1_payload_A_reg_n_3_[696] ;
  wire \B_V_data_1_payload_A_reg_n_3_[697] ;
  wire \B_V_data_1_payload_A_reg_n_3_[698] ;
  wire \B_V_data_1_payload_A_reg_n_3_[699] ;
  wire \B_V_data_1_payload_A_reg_n_3_[69] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[700] ;
  wire \B_V_data_1_payload_A_reg_n_3_[701] ;
  wire \B_V_data_1_payload_A_reg_n_3_[702] ;
  wire \B_V_data_1_payload_A_reg_n_3_[703] ;
  wire \B_V_data_1_payload_A_reg_n_3_[704] ;
  wire \B_V_data_1_payload_A_reg_n_3_[705] ;
  wire \B_V_data_1_payload_A_reg_n_3_[706] ;
  wire \B_V_data_1_payload_A_reg_n_3_[707] ;
  wire \B_V_data_1_payload_A_reg_n_3_[708] ;
  wire \B_V_data_1_payload_A_reg_n_3_[709] ;
  wire \B_V_data_1_payload_A_reg_n_3_[70] ;
  wire \B_V_data_1_payload_A_reg_n_3_[710] ;
  wire \B_V_data_1_payload_A_reg_n_3_[711] ;
  wire \B_V_data_1_payload_A_reg_n_3_[712] ;
  wire \B_V_data_1_payload_A_reg_n_3_[713] ;
  wire \B_V_data_1_payload_A_reg_n_3_[714] ;
  wire \B_V_data_1_payload_A_reg_n_3_[715] ;
  wire \B_V_data_1_payload_A_reg_n_3_[716] ;
  wire \B_V_data_1_payload_A_reg_n_3_[717] ;
  wire \B_V_data_1_payload_A_reg_n_3_[718] ;
  wire \B_V_data_1_payload_A_reg_n_3_[719] ;
  wire \B_V_data_1_payload_A_reg_n_3_[71] ;
  wire \B_V_data_1_payload_A_reg_n_3_[720] ;
  wire \B_V_data_1_payload_A_reg_n_3_[721] ;
  wire \B_V_data_1_payload_A_reg_n_3_[722] ;
  wire \B_V_data_1_payload_A_reg_n_3_[723] ;
  wire \B_V_data_1_payload_A_reg_n_3_[724] ;
  wire \B_V_data_1_payload_A_reg_n_3_[725] ;
  wire \B_V_data_1_payload_A_reg_n_3_[726] ;
  wire \B_V_data_1_payload_A_reg_n_3_[727] ;
  wire \B_V_data_1_payload_A_reg_n_3_[728] ;
  wire \B_V_data_1_payload_A_reg_n_3_[729] ;
  wire \B_V_data_1_payload_A_reg_n_3_[72] ;
  wire \B_V_data_1_payload_A_reg_n_3_[730] ;
  wire \B_V_data_1_payload_A_reg_n_3_[731] ;
  wire \B_V_data_1_payload_A_reg_n_3_[732] ;
  wire \B_V_data_1_payload_A_reg_n_3_[733] ;
  wire \B_V_data_1_payload_A_reg_n_3_[734] ;
  wire \B_V_data_1_payload_A_reg_n_3_[735] ;
  wire \B_V_data_1_payload_A_reg_n_3_[736] ;
  wire \B_V_data_1_payload_A_reg_n_3_[737] ;
  wire \B_V_data_1_payload_A_reg_n_3_[738] ;
  wire \B_V_data_1_payload_A_reg_n_3_[739] ;
  wire \B_V_data_1_payload_A_reg_n_3_[73] ;
  wire \B_V_data_1_payload_A_reg_n_3_[740] ;
  wire \B_V_data_1_payload_A_reg_n_3_[741] ;
  wire \B_V_data_1_payload_A_reg_n_3_[742] ;
  wire \B_V_data_1_payload_A_reg_n_3_[743] ;
  wire \B_V_data_1_payload_A_reg_n_3_[744] ;
  wire \B_V_data_1_payload_A_reg_n_3_[745] ;
  wire \B_V_data_1_payload_A_reg_n_3_[746] ;
  wire \B_V_data_1_payload_A_reg_n_3_[747] ;
  wire \B_V_data_1_payload_A_reg_n_3_[748] ;
  wire \B_V_data_1_payload_A_reg_n_3_[749] ;
  wire \B_V_data_1_payload_A_reg_n_3_[74] ;
  wire \B_V_data_1_payload_A_reg_n_3_[750] ;
  wire \B_V_data_1_payload_A_reg_n_3_[751] ;
  wire \B_V_data_1_payload_A_reg_n_3_[752] ;
  wire \B_V_data_1_payload_A_reg_n_3_[753] ;
  wire \B_V_data_1_payload_A_reg_n_3_[754] ;
  wire \B_V_data_1_payload_A_reg_n_3_[755] ;
  wire \B_V_data_1_payload_A_reg_n_3_[756] ;
  wire \B_V_data_1_payload_A_reg_n_3_[757] ;
  wire \B_V_data_1_payload_A_reg_n_3_[758] ;
  wire \B_V_data_1_payload_A_reg_n_3_[759] ;
  wire \B_V_data_1_payload_A_reg_n_3_[75] ;
  wire \B_V_data_1_payload_A_reg_n_3_[760] ;
  wire \B_V_data_1_payload_A_reg_n_3_[761] ;
  wire \B_V_data_1_payload_A_reg_n_3_[762] ;
  wire \B_V_data_1_payload_A_reg_n_3_[763] ;
  wire \B_V_data_1_payload_A_reg_n_3_[764] ;
  wire \B_V_data_1_payload_A_reg_n_3_[765] ;
  wire \B_V_data_1_payload_A_reg_n_3_[766] ;
  wire \B_V_data_1_payload_A_reg_n_3_[767] ;
  wire \B_V_data_1_payload_A_reg_n_3_[768] ;
  wire \B_V_data_1_payload_A_reg_n_3_[769] ;
  wire \B_V_data_1_payload_A_reg_n_3_[76] ;
  wire \B_V_data_1_payload_A_reg_n_3_[770] ;
  wire \B_V_data_1_payload_A_reg_n_3_[771] ;
  wire \B_V_data_1_payload_A_reg_n_3_[772] ;
  wire \B_V_data_1_payload_A_reg_n_3_[773] ;
  wire \B_V_data_1_payload_A_reg_n_3_[774] ;
  wire \B_V_data_1_payload_A_reg_n_3_[775] ;
  wire \B_V_data_1_payload_A_reg_n_3_[776] ;
  wire \B_V_data_1_payload_A_reg_n_3_[777] ;
  wire \B_V_data_1_payload_A_reg_n_3_[778] ;
  wire \B_V_data_1_payload_A_reg_n_3_[779] ;
  wire \B_V_data_1_payload_A_reg_n_3_[77] ;
  wire \B_V_data_1_payload_A_reg_n_3_[780] ;
  wire \B_V_data_1_payload_A_reg_n_3_[781] ;
  wire \B_V_data_1_payload_A_reg_n_3_[782] ;
  wire \B_V_data_1_payload_A_reg_n_3_[783] ;
  wire \B_V_data_1_payload_A_reg_n_3_[784] ;
  wire \B_V_data_1_payload_A_reg_n_3_[785] ;
  wire \B_V_data_1_payload_A_reg_n_3_[786] ;
  wire \B_V_data_1_payload_A_reg_n_3_[787] ;
  wire \B_V_data_1_payload_A_reg_n_3_[788] ;
  wire \B_V_data_1_payload_A_reg_n_3_[789] ;
  wire \B_V_data_1_payload_A_reg_n_3_[78] ;
  wire \B_V_data_1_payload_A_reg_n_3_[790] ;
  wire \B_V_data_1_payload_A_reg_n_3_[791] ;
  wire \B_V_data_1_payload_A_reg_n_3_[792] ;
  wire \B_V_data_1_payload_A_reg_n_3_[793] ;
  wire \B_V_data_1_payload_A_reg_n_3_[794] ;
  wire \B_V_data_1_payload_A_reg_n_3_[795] ;
  wire \B_V_data_1_payload_A_reg_n_3_[796] ;
  wire \B_V_data_1_payload_A_reg_n_3_[797] ;
  wire \B_V_data_1_payload_A_reg_n_3_[798] ;
  wire \B_V_data_1_payload_A_reg_n_3_[799] ;
  wire \B_V_data_1_payload_A_reg_n_3_[79] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[800] ;
  wire \B_V_data_1_payload_A_reg_n_3_[801] ;
  wire \B_V_data_1_payload_A_reg_n_3_[802] ;
  wire \B_V_data_1_payload_A_reg_n_3_[803] ;
  wire \B_V_data_1_payload_A_reg_n_3_[804] ;
  wire \B_V_data_1_payload_A_reg_n_3_[805] ;
  wire \B_V_data_1_payload_A_reg_n_3_[806] ;
  wire \B_V_data_1_payload_A_reg_n_3_[807] ;
  wire \B_V_data_1_payload_A_reg_n_3_[808] ;
  wire \B_V_data_1_payload_A_reg_n_3_[809] ;
  wire \B_V_data_1_payload_A_reg_n_3_[80] ;
  wire \B_V_data_1_payload_A_reg_n_3_[810] ;
  wire \B_V_data_1_payload_A_reg_n_3_[811] ;
  wire \B_V_data_1_payload_A_reg_n_3_[812] ;
  wire \B_V_data_1_payload_A_reg_n_3_[813] ;
  wire \B_V_data_1_payload_A_reg_n_3_[814] ;
  wire \B_V_data_1_payload_A_reg_n_3_[815] ;
  wire \B_V_data_1_payload_A_reg_n_3_[816] ;
  wire \B_V_data_1_payload_A_reg_n_3_[817] ;
  wire \B_V_data_1_payload_A_reg_n_3_[818] ;
  wire \B_V_data_1_payload_A_reg_n_3_[819] ;
  wire \B_V_data_1_payload_A_reg_n_3_[81] ;
  wire \B_V_data_1_payload_A_reg_n_3_[820] ;
  wire \B_V_data_1_payload_A_reg_n_3_[821] ;
  wire \B_V_data_1_payload_A_reg_n_3_[822] ;
  wire \B_V_data_1_payload_A_reg_n_3_[823] ;
  wire \B_V_data_1_payload_A_reg_n_3_[824] ;
  wire \B_V_data_1_payload_A_reg_n_3_[825] ;
  wire \B_V_data_1_payload_A_reg_n_3_[826] ;
  wire \B_V_data_1_payload_A_reg_n_3_[827] ;
  wire \B_V_data_1_payload_A_reg_n_3_[828] ;
  wire \B_V_data_1_payload_A_reg_n_3_[829] ;
  wire \B_V_data_1_payload_A_reg_n_3_[82] ;
  wire \B_V_data_1_payload_A_reg_n_3_[830] ;
  wire \B_V_data_1_payload_A_reg_n_3_[831] ;
  wire \B_V_data_1_payload_A_reg_n_3_[832] ;
  wire \B_V_data_1_payload_A_reg_n_3_[833] ;
  wire \B_V_data_1_payload_A_reg_n_3_[834] ;
  wire \B_V_data_1_payload_A_reg_n_3_[835] ;
  wire \B_V_data_1_payload_A_reg_n_3_[836] ;
  wire \B_V_data_1_payload_A_reg_n_3_[837] ;
  wire \B_V_data_1_payload_A_reg_n_3_[838] ;
  wire \B_V_data_1_payload_A_reg_n_3_[839] ;
  wire \B_V_data_1_payload_A_reg_n_3_[83] ;
  wire \B_V_data_1_payload_A_reg_n_3_[840] ;
  wire \B_V_data_1_payload_A_reg_n_3_[841] ;
  wire \B_V_data_1_payload_A_reg_n_3_[842] ;
  wire \B_V_data_1_payload_A_reg_n_3_[843] ;
  wire \B_V_data_1_payload_A_reg_n_3_[844] ;
  wire \B_V_data_1_payload_A_reg_n_3_[845] ;
  wire \B_V_data_1_payload_A_reg_n_3_[846] ;
  wire \B_V_data_1_payload_A_reg_n_3_[847] ;
  wire \B_V_data_1_payload_A_reg_n_3_[848] ;
  wire \B_V_data_1_payload_A_reg_n_3_[849] ;
  wire \B_V_data_1_payload_A_reg_n_3_[84] ;
  wire \B_V_data_1_payload_A_reg_n_3_[850] ;
  wire \B_V_data_1_payload_A_reg_n_3_[851] ;
  wire \B_V_data_1_payload_A_reg_n_3_[852] ;
  wire \B_V_data_1_payload_A_reg_n_3_[853] ;
  wire \B_V_data_1_payload_A_reg_n_3_[854] ;
  wire \B_V_data_1_payload_A_reg_n_3_[855] ;
  wire \B_V_data_1_payload_A_reg_n_3_[856] ;
  wire \B_V_data_1_payload_A_reg_n_3_[857] ;
  wire \B_V_data_1_payload_A_reg_n_3_[858] ;
  wire \B_V_data_1_payload_A_reg_n_3_[859] ;
  wire \B_V_data_1_payload_A_reg_n_3_[85] ;
  wire \B_V_data_1_payload_A_reg_n_3_[860] ;
  wire \B_V_data_1_payload_A_reg_n_3_[861] ;
  wire \B_V_data_1_payload_A_reg_n_3_[862] ;
  wire \B_V_data_1_payload_A_reg_n_3_[863] ;
  wire \B_V_data_1_payload_A_reg_n_3_[864] ;
  wire \B_V_data_1_payload_A_reg_n_3_[865] ;
  wire \B_V_data_1_payload_A_reg_n_3_[866] ;
  wire \B_V_data_1_payload_A_reg_n_3_[867] ;
  wire \B_V_data_1_payload_A_reg_n_3_[868] ;
  wire \B_V_data_1_payload_A_reg_n_3_[869] ;
  wire \B_V_data_1_payload_A_reg_n_3_[86] ;
  wire \B_V_data_1_payload_A_reg_n_3_[870] ;
  wire \B_V_data_1_payload_A_reg_n_3_[871] ;
  wire \B_V_data_1_payload_A_reg_n_3_[872] ;
  wire \B_V_data_1_payload_A_reg_n_3_[873] ;
  wire \B_V_data_1_payload_A_reg_n_3_[874] ;
  wire \B_V_data_1_payload_A_reg_n_3_[875] ;
  wire \B_V_data_1_payload_A_reg_n_3_[876] ;
  wire \B_V_data_1_payload_A_reg_n_3_[877] ;
  wire \B_V_data_1_payload_A_reg_n_3_[878] ;
  wire \B_V_data_1_payload_A_reg_n_3_[879] ;
  wire \B_V_data_1_payload_A_reg_n_3_[87] ;
  wire \B_V_data_1_payload_A_reg_n_3_[880] ;
  wire \B_V_data_1_payload_A_reg_n_3_[881] ;
  wire \B_V_data_1_payload_A_reg_n_3_[882] ;
  wire \B_V_data_1_payload_A_reg_n_3_[883] ;
  wire \B_V_data_1_payload_A_reg_n_3_[884] ;
  wire \B_V_data_1_payload_A_reg_n_3_[885] ;
  wire \B_V_data_1_payload_A_reg_n_3_[886] ;
  wire \B_V_data_1_payload_A_reg_n_3_[887] ;
  wire \B_V_data_1_payload_A_reg_n_3_[888] ;
  wire \B_V_data_1_payload_A_reg_n_3_[889] ;
  wire \B_V_data_1_payload_A_reg_n_3_[88] ;
  wire \B_V_data_1_payload_A_reg_n_3_[890] ;
  wire \B_V_data_1_payload_A_reg_n_3_[891] ;
  wire \B_V_data_1_payload_A_reg_n_3_[892] ;
  wire \B_V_data_1_payload_A_reg_n_3_[893] ;
  wire \B_V_data_1_payload_A_reg_n_3_[894] ;
  wire \B_V_data_1_payload_A_reg_n_3_[895] ;
  wire \B_V_data_1_payload_A_reg_n_3_[896] ;
  wire \B_V_data_1_payload_A_reg_n_3_[897] ;
  wire \B_V_data_1_payload_A_reg_n_3_[898] ;
  wire \B_V_data_1_payload_A_reg_n_3_[899] ;
  wire \B_V_data_1_payload_A_reg_n_3_[89] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[900] ;
  wire \B_V_data_1_payload_A_reg_n_3_[901] ;
  wire \B_V_data_1_payload_A_reg_n_3_[902] ;
  wire \B_V_data_1_payload_A_reg_n_3_[903] ;
  wire \B_V_data_1_payload_A_reg_n_3_[904] ;
  wire \B_V_data_1_payload_A_reg_n_3_[905] ;
  wire \B_V_data_1_payload_A_reg_n_3_[906] ;
  wire \B_V_data_1_payload_A_reg_n_3_[907] ;
  wire \B_V_data_1_payload_A_reg_n_3_[908] ;
  wire \B_V_data_1_payload_A_reg_n_3_[909] ;
  wire \B_V_data_1_payload_A_reg_n_3_[90] ;
  wire \B_V_data_1_payload_A_reg_n_3_[910] ;
  wire \B_V_data_1_payload_A_reg_n_3_[911] ;
  wire \B_V_data_1_payload_A_reg_n_3_[912] ;
  wire \B_V_data_1_payload_A_reg_n_3_[913] ;
  wire \B_V_data_1_payload_A_reg_n_3_[914] ;
  wire \B_V_data_1_payload_A_reg_n_3_[915] ;
  wire \B_V_data_1_payload_A_reg_n_3_[916] ;
  wire \B_V_data_1_payload_A_reg_n_3_[917] ;
  wire \B_V_data_1_payload_A_reg_n_3_[918] ;
  wire \B_V_data_1_payload_A_reg_n_3_[919] ;
  wire \B_V_data_1_payload_A_reg_n_3_[91] ;
  wire \B_V_data_1_payload_A_reg_n_3_[920] ;
  wire \B_V_data_1_payload_A_reg_n_3_[921] ;
  wire \B_V_data_1_payload_A_reg_n_3_[922] ;
  wire \B_V_data_1_payload_A_reg_n_3_[923] ;
  wire \B_V_data_1_payload_A_reg_n_3_[924] ;
  wire \B_V_data_1_payload_A_reg_n_3_[925] ;
  wire \B_V_data_1_payload_A_reg_n_3_[926] ;
  wire \B_V_data_1_payload_A_reg_n_3_[927] ;
  wire \B_V_data_1_payload_A_reg_n_3_[928] ;
  wire \B_V_data_1_payload_A_reg_n_3_[929] ;
  wire \B_V_data_1_payload_A_reg_n_3_[92] ;
  wire \B_V_data_1_payload_A_reg_n_3_[930] ;
  wire \B_V_data_1_payload_A_reg_n_3_[931] ;
  wire \B_V_data_1_payload_A_reg_n_3_[932] ;
  wire \B_V_data_1_payload_A_reg_n_3_[933] ;
  wire \B_V_data_1_payload_A_reg_n_3_[934] ;
  wire \B_V_data_1_payload_A_reg_n_3_[935] ;
  wire \B_V_data_1_payload_A_reg_n_3_[93] ;
  wire \B_V_data_1_payload_A_reg_n_3_[94] ;
  wire \B_V_data_1_payload_A_reg_n_3_[95] ;
  wire \B_V_data_1_payload_A_reg_n_3_[96] ;
  wire \B_V_data_1_payload_A_reg_n_3_[97] ;
  wire \B_V_data_1_payload_A_reg_n_3_[98] ;
  wire \B_V_data_1_payload_A_reg_n_3_[99] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [935:0]\B_V_data_1_payload_B_reg[935]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[100] ;
  wire \B_V_data_1_payload_B_reg_n_3_[101] ;
  wire \B_V_data_1_payload_B_reg_n_3_[102] ;
  wire \B_V_data_1_payload_B_reg_n_3_[103] ;
  wire \B_V_data_1_payload_B_reg_n_3_[104] ;
  wire \B_V_data_1_payload_B_reg_n_3_[105] ;
  wire \B_V_data_1_payload_B_reg_n_3_[106] ;
  wire \B_V_data_1_payload_B_reg_n_3_[107] ;
  wire \B_V_data_1_payload_B_reg_n_3_[108] ;
  wire \B_V_data_1_payload_B_reg_n_3_[109] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[110] ;
  wire \B_V_data_1_payload_B_reg_n_3_[111] ;
  wire \B_V_data_1_payload_B_reg_n_3_[112] ;
  wire \B_V_data_1_payload_B_reg_n_3_[113] ;
  wire \B_V_data_1_payload_B_reg_n_3_[114] ;
  wire \B_V_data_1_payload_B_reg_n_3_[115] ;
  wire \B_V_data_1_payload_B_reg_n_3_[116] ;
  wire \B_V_data_1_payload_B_reg_n_3_[117] ;
  wire \B_V_data_1_payload_B_reg_n_3_[118] ;
  wire \B_V_data_1_payload_B_reg_n_3_[119] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[120] ;
  wire \B_V_data_1_payload_B_reg_n_3_[121] ;
  wire \B_V_data_1_payload_B_reg_n_3_[122] ;
  wire \B_V_data_1_payload_B_reg_n_3_[123] ;
  wire \B_V_data_1_payload_B_reg_n_3_[124] ;
  wire \B_V_data_1_payload_B_reg_n_3_[125] ;
  wire \B_V_data_1_payload_B_reg_n_3_[126] ;
  wire \B_V_data_1_payload_B_reg_n_3_[127] ;
  wire \B_V_data_1_payload_B_reg_n_3_[128] ;
  wire \B_V_data_1_payload_B_reg_n_3_[129] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[130] ;
  wire \B_V_data_1_payload_B_reg_n_3_[131] ;
  wire \B_V_data_1_payload_B_reg_n_3_[132] ;
  wire \B_V_data_1_payload_B_reg_n_3_[133] ;
  wire \B_V_data_1_payload_B_reg_n_3_[134] ;
  wire \B_V_data_1_payload_B_reg_n_3_[135] ;
  wire \B_V_data_1_payload_B_reg_n_3_[136] ;
  wire \B_V_data_1_payload_B_reg_n_3_[137] ;
  wire \B_V_data_1_payload_B_reg_n_3_[138] ;
  wire \B_V_data_1_payload_B_reg_n_3_[139] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[140] ;
  wire \B_V_data_1_payload_B_reg_n_3_[141] ;
  wire \B_V_data_1_payload_B_reg_n_3_[142] ;
  wire \B_V_data_1_payload_B_reg_n_3_[143] ;
  wire \B_V_data_1_payload_B_reg_n_3_[144] ;
  wire \B_V_data_1_payload_B_reg_n_3_[145] ;
  wire \B_V_data_1_payload_B_reg_n_3_[146] ;
  wire \B_V_data_1_payload_B_reg_n_3_[147] ;
  wire \B_V_data_1_payload_B_reg_n_3_[148] ;
  wire \B_V_data_1_payload_B_reg_n_3_[149] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[150] ;
  wire \B_V_data_1_payload_B_reg_n_3_[151] ;
  wire \B_V_data_1_payload_B_reg_n_3_[152] ;
  wire \B_V_data_1_payload_B_reg_n_3_[153] ;
  wire \B_V_data_1_payload_B_reg_n_3_[154] ;
  wire \B_V_data_1_payload_B_reg_n_3_[155] ;
  wire \B_V_data_1_payload_B_reg_n_3_[156] ;
  wire \B_V_data_1_payload_B_reg_n_3_[157] ;
  wire \B_V_data_1_payload_B_reg_n_3_[158] ;
  wire \B_V_data_1_payload_B_reg_n_3_[159] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[160] ;
  wire \B_V_data_1_payload_B_reg_n_3_[161] ;
  wire \B_V_data_1_payload_B_reg_n_3_[162] ;
  wire \B_V_data_1_payload_B_reg_n_3_[163] ;
  wire \B_V_data_1_payload_B_reg_n_3_[164] ;
  wire \B_V_data_1_payload_B_reg_n_3_[165] ;
  wire \B_V_data_1_payload_B_reg_n_3_[166] ;
  wire \B_V_data_1_payload_B_reg_n_3_[167] ;
  wire \B_V_data_1_payload_B_reg_n_3_[168] ;
  wire \B_V_data_1_payload_B_reg_n_3_[169] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[170] ;
  wire \B_V_data_1_payload_B_reg_n_3_[171] ;
  wire \B_V_data_1_payload_B_reg_n_3_[172] ;
  wire \B_V_data_1_payload_B_reg_n_3_[173] ;
  wire \B_V_data_1_payload_B_reg_n_3_[174] ;
  wire \B_V_data_1_payload_B_reg_n_3_[175] ;
  wire \B_V_data_1_payload_B_reg_n_3_[176] ;
  wire \B_V_data_1_payload_B_reg_n_3_[177] ;
  wire \B_V_data_1_payload_B_reg_n_3_[178] ;
  wire \B_V_data_1_payload_B_reg_n_3_[179] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[180] ;
  wire \B_V_data_1_payload_B_reg_n_3_[181] ;
  wire \B_V_data_1_payload_B_reg_n_3_[182] ;
  wire \B_V_data_1_payload_B_reg_n_3_[183] ;
  wire \B_V_data_1_payload_B_reg_n_3_[184] ;
  wire \B_V_data_1_payload_B_reg_n_3_[185] ;
  wire \B_V_data_1_payload_B_reg_n_3_[186] ;
  wire \B_V_data_1_payload_B_reg_n_3_[187] ;
  wire \B_V_data_1_payload_B_reg_n_3_[188] ;
  wire \B_V_data_1_payload_B_reg_n_3_[189] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[190] ;
  wire \B_V_data_1_payload_B_reg_n_3_[191] ;
  wire \B_V_data_1_payload_B_reg_n_3_[192] ;
  wire \B_V_data_1_payload_B_reg_n_3_[193] ;
  wire \B_V_data_1_payload_B_reg_n_3_[194] ;
  wire \B_V_data_1_payload_B_reg_n_3_[195] ;
  wire \B_V_data_1_payload_B_reg_n_3_[196] ;
  wire \B_V_data_1_payload_B_reg_n_3_[197] ;
  wire \B_V_data_1_payload_B_reg_n_3_[198] ;
  wire \B_V_data_1_payload_B_reg_n_3_[199] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[200] ;
  wire \B_V_data_1_payload_B_reg_n_3_[201] ;
  wire \B_V_data_1_payload_B_reg_n_3_[202] ;
  wire \B_V_data_1_payload_B_reg_n_3_[203] ;
  wire \B_V_data_1_payload_B_reg_n_3_[204] ;
  wire \B_V_data_1_payload_B_reg_n_3_[205] ;
  wire \B_V_data_1_payload_B_reg_n_3_[206] ;
  wire \B_V_data_1_payload_B_reg_n_3_[207] ;
  wire \B_V_data_1_payload_B_reg_n_3_[208] ;
  wire \B_V_data_1_payload_B_reg_n_3_[209] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[210] ;
  wire \B_V_data_1_payload_B_reg_n_3_[211] ;
  wire \B_V_data_1_payload_B_reg_n_3_[212] ;
  wire \B_V_data_1_payload_B_reg_n_3_[213] ;
  wire \B_V_data_1_payload_B_reg_n_3_[214] ;
  wire \B_V_data_1_payload_B_reg_n_3_[215] ;
  wire \B_V_data_1_payload_B_reg_n_3_[216] ;
  wire \B_V_data_1_payload_B_reg_n_3_[217] ;
  wire \B_V_data_1_payload_B_reg_n_3_[218] ;
  wire \B_V_data_1_payload_B_reg_n_3_[219] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[220] ;
  wire \B_V_data_1_payload_B_reg_n_3_[221] ;
  wire \B_V_data_1_payload_B_reg_n_3_[222] ;
  wire \B_V_data_1_payload_B_reg_n_3_[223] ;
  wire \B_V_data_1_payload_B_reg_n_3_[224] ;
  wire \B_V_data_1_payload_B_reg_n_3_[225] ;
  wire \B_V_data_1_payload_B_reg_n_3_[226] ;
  wire \B_V_data_1_payload_B_reg_n_3_[227] ;
  wire \B_V_data_1_payload_B_reg_n_3_[228] ;
  wire \B_V_data_1_payload_B_reg_n_3_[229] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[230] ;
  wire \B_V_data_1_payload_B_reg_n_3_[231] ;
  wire \B_V_data_1_payload_B_reg_n_3_[232] ;
  wire \B_V_data_1_payload_B_reg_n_3_[233] ;
  wire \B_V_data_1_payload_B_reg_n_3_[234] ;
  wire \B_V_data_1_payload_B_reg_n_3_[235] ;
  wire \B_V_data_1_payload_B_reg_n_3_[236] ;
  wire \B_V_data_1_payload_B_reg_n_3_[237] ;
  wire \B_V_data_1_payload_B_reg_n_3_[238] ;
  wire \B_V_data_1_payload_B_reg_n_3_[239] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[240] ;
  wire \B_V_data_1_payload_B_reg_n_3_[241] ;
  wire \B_V_data_1_payload_B_reg_n_3_[242] ;
  wire \B_V_data_1_payload_B_reg_n_3_[243] ;
  wire \B_V_data_1_payload_B_reg_n_3_[244] ;
  wire \B_V_data_1_payload_B_reg_n_3_[245] ;
  wire \B_V_data_1_payload_B_reg_n_3_[246] ;
  wire \B_V_data_1_payload_B_reg_n_3_[247] ;
  wire \B_V_data_1_payload_B_reg_n_3_[248] ;
  wire \B_V_data_1_payload_B_reg_n_3_[249] ;
  wire \B_V_data_1_payload_B_reg_n_3_[24] ;
  wire \B_V_data_1_payload_B_reg_n_3_[250] ;
  wire \B_V_data_1_payload_B_reg_n_3_[251] ;
  wire \B_V_data_1_payload_B_reg_n_3_[252] ;
  wire \B_V_data_1_payload_B_reg_n_3_[253] ;
  wire \B_V_data_1_payload_B_reg_n_3_[254] ;
  wire \B_V_data_1_payload_B_reg_n_3_[255] ;
  wire \B_V_data_1_payload_B_reg_n_3_[256] ;
  wire \B_V_data_1_payload_B_reg_n_3_[257] ;
  wire \B_V_data_1_payload_B_reg_n_3_[258] ;
  wire \B_V_data_1_payload_B_reg_n_3_[259] ;
  wire \B_V_data_1_payload_B_reg_n_3_[25] ;
  wire \B_V_data_1_payload_B_reg_n_3_[260] ;
  wire \B_V_data_1_payload_B_reg_n_3_[261] ;
  wire \B_V_data_1_payload_B_reg_n_3_[262] ;
  wire \B_V_data_1_payload_B_reg_n_3_[263] ;
  wire \B_V_data_1_payload_B_reg_n_3_[264] ;
  wire \B_V_data_1_payload_B_reg_n_3_[265] ;
  wire \B_V_data_1_payload_B_reg_n_3_[266] ;
  wire \B_V_data_1_payload_B_reg_n_3_[267] ;
  wire \B_V_data_1_payload_B_reg_n_3_[268] ;
  wire \B_V_data_1_payload_B_reg_n_3_[269] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[270] ;
  wire \B_V_data_1_payload_B_reg_n_3_[271] ;
  wire \B_V_data_1_payload_B_reg_n_3_[272] ;
  wire \B_V_data_1_payload_B_reg_n_3_[273] ;
  wire \B_V_data_1_payload_B_reg_n_3_[274] ;
  wire \B_V_data_1_payload_B_reg_n_3_[275] ;
  wire \B_V_data_1_payload_B_reg_n_3_[276] ;
  wire \B_V_data_1_payload_B_reg_n_3_[277] ;
  wire \B_V_data_1_payload_B_reg_n_3_[278] ;
  wire \B_V_data_1_payload_B_reg_n_3_[279] ;
  wire \B_V_data_1_payload_B_reg_n_3_[27] ;
  wire \B_V_data_1_payload_B_reg_n_3_[280] ;
  wire \B_V_data_1_payload_B_reg_n_3_[281] ;
  wire \B_V_data_1_payload_B_reg_n_3_[282] ;
  wire \B_V_data_1_payload_B_reg_n_3_[283] ;
  wire \B_V_data_1_payload_B_reg_n_3_[284] ;
  wire \B_V_data_1_payload_B_reg_n_3_[285] ;
  wire \B_V_data_1_payload_B_reg_n_3_[286] ;
  wire \B_V_data_1_payload_B_reg_n_3_[287] ;
  wire \B_V_data_1_payload_B_reg_n_3_[288] ;
  wire \B_V_data_1_payload_B_reg_n_3_[289] ;
  wire \B_V_data_1_payload_B_reg_n_3_[28] ;
  wire \B_V_data_1_payload_B_reg_n_3_[290] ;
  wire \B_V_data_1_payload_B_reg_n_3_[291] ;
  wire \B_V_data_1_payload_B_reg_n_3_[292] ;
  wire \B_V_data_1_payload_B_reg_n_3_[293] ;
  wire \B_V_data_1_payload_B_reg_n_3_[294] ;
  wire \B_V_data_1_payload_B_reg_n_3_[295] ;
  wire \B_V_data_1_payload_B_reg_n_3_[296] ;
  wire \B_V_data_1_payload_B_reg_n_3_[297] ;
  wire \B_V_data_1_payload_B_reg_n_3_[298] ;
  wire \B_V_data_1_payload_B_reg_n_3_[299] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[300] ;
  wire \B_V_data_1_payload_B_reg_n_3_[301] ;
  wire \B_V_data_1_payload_B_reg_n_3_[302] ;
  wire \B_V_data_1_payload_B_reg_n_3_[303] ;
  wire \B_V_data_1_payload_B_reg_n_3_[304] ;
  wire \B_V_data_1_payload_B_reg_n_3_[305] ;
  wire \B_V_data_1_payload_B_reg_n_3_[306] ;
  wire \B_V_data_1_payload_B_reg_n_3_[307] ;
  wire \B_V_data_1_payload_B_reg_n_3_[308] ;
  wire \B_V_data_1_payload_B_reg_n_3_[309] ;
  wire \B_V_data_1_payload_B_reg_n_3_[30] ;
  wire \B_V_data_1_payload_B_reg_n_3_[310] ;
  wire \B_V_data_1_payload_B_reg_n_3_[311] ;
  wire \B_V_data_1_payload_B_reg_n_3_[312] ;
  wire \B_V_data_1_payload_B_reg_n_3_[313] ;
  wire \B_V_data_1_payload_B_reg_n_3_[314] ;
  wire \B_V_data_1_payload_B_reg_n_3_[315] ;
  wire \B_V_data_1_payload_B_reg_n_3_[316] ;
  wire \B_V_data_1_payload_B_reg_n_3_[317] ;
  wire \B_V_data_1_payload_B_reg_n_3_[318] ;
  wire \B_V_data_1_payload_B_reg_n_3_[319] ;
  wire \B_V_data_1_payload_B_reg_n_3_[31] ;
  wire \B_V_data_1_payload_B_reg_n_3_[320] ;
  wire \B_V_data_1_payload_B_reg_n_3_[321] ;
  wire \B_V_data_1_payload_B_reg_n_3_[322] ;
  wire \B_V_data_1_payload_B_reg_n_3_[323] ;
  wire \B_V_data_1_payload_B_reg_n_3_[324] ;
  wire \B_V_data_1_payload_B_reg_n_3_[325] ;
  wire \B_V_data_1_payload_B_reg_n_3_[326] ;
  wire \B_V_data_1_payload_B_reg_n_3_[327] ;
  wire \B_V_data_1_payload_B_reg_n_3_[328] ;
  wire \B_V_data_1_payload_B_reg_n_3_[329] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[330] ;
  wire \B_V_data_1_payload_B_reg_n_3_[331] ;
  wire \B_V_data_1_payload_B_reg_n_3_[332] ;
  wire \B_V_data_1_payload_B_reg_n_3_[333] ;
  wire \B_V_data_1_payload_B_reg_n_3_[334] ;
  wire \B_V_data_1_payload_B_reg_n_3_[335] ;
  wire \B_V_data_1_payload_B_reg_n_3_[336] ;
  wire \B_V_data_1_payload_B_reg_n_3_[337] ;
  wire \B_V_data_1_payload_B_reg_n_3_[338] ;
  wire \B_V_data_1_payload_B_reg_n_3_[339] ;
  wire \B_V_data_1_payload_B_reg_n_3_[33] ;
  wire \B_V_data_1_payload_B_reg_n_3_[340] ;
  wire \B_V_data_1_payload_B_reg_n_3_[341] ;
  wire \B_V_data_1_payload_B_reg_n_3_[342] ;
  wire \B_V_data_1_payload_B_reg_n_3_[343] ;
  wire \B_V_data_1_payload_B_reg_n_3_[344] ;
  wire \B_V_data_1_payload_B_reg_n_3_[345] ;
  wire \B_V_data_1_payload_B_reg_n_3_[346] ;
  wire \B_V_data_1_payload_B_reg_n_3_[347] ;
  wire \B_V_data_1_payload_B_reg_n_3_[348] ;
  wire \B_V_data_1_payload_B_reg_n_3_[349] ;
  wire \B_V_data_1_payload_B_reg_n_3_[34] ;
  wire \B_V_data_1_payload_B_reg_n_3_[350] ;
  wire \B_V_data_1_payload_B_reg_n_3_[351] ;
  wire \B_V_data_1_payload_B_reg_n_3_[352] ;
  wire \B_V_data_1_payload_B_reg_n_3_[353] ;
  wire \B_V_data_1_payload_B_reg_n_3_[354] ;
  wire \B_V_data_1_payload_B_reg_n_3_[355] ;
  wire \B_V_data_1_payload_B_reg_n_3_[356] ;
  wire \B_V_data_1_payload_B_reg_n_3_[357] ;
  wire \B_V_data_1_payload_B_reg_n_3_[358] ;
  wire \B_V_data_1_payload_B_reg_n_3_[359] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[360] ;
  wire \B_V_data_1_payload_B_reg_n_3_[361] ;
  wire \B_V_data_1_payload_B_reg_n_3_[362] ;
  wire \B_V_data_1_payload_B_reg_n_3_[363] ;
  wire \B_V_data_1_payload_B_reg_n_3_[364] ;
  wire \B_V_data_1_payload_B_reg_n_3_[365] ;
  wire \B_V_data_1_payload_B_reg_n_3_[366] ;
  wire \B_V_data_1_payload_B_reg_n_3_[367] ;
  wire \B_V_data_1_payload_B_reg_n_3_[368] ;
  wire \B_V_data_1_payload_B_reg_n_3_[369] ;
  wire \B_V_data_1_payload_B_reg_n_3_[36] ;
  wire \B_V_data_1_payload_B_reg_n_3_[370] ;
  wire \B_V_data_1_payload_B_reg_n_3_[371] ;
  wire \B_V_data_1_payload_B_reg_n_3_[372] ;
  wire \B_V_data_1_payload_B_reg_n_3_[373] ;
  wire \B_V_data_1_payload_B_reg_n_3_[374] ;
  wire \B_V_data_1_payload_B_reg_n_3_[375] ;
  wire \B_V_data_1_payload_B_reg_n_3_[376] ;
  wire \B_V_data_1_payload_B_reg_n_3_[377] ;
  wire \B_V_data_1_payload_B_reg_n_3_[378] ;
  wire \B_V_data_1_payload_B_reg_n_3_[379] ;
  wire \B_V_data_1_payload_B_reg_n_3_[37] ;
  wire \B_V_data_1_payload_B_reg_n_3_[380] ;
  wire \B_V_data_1_payload_B_reg_n_3_[381] ;
  wire \B_V_data_1_payload_B_reg_n_3_[382] ;
  wire \B_V_data_1_payload_B_reg_n_3_[383] ;
  wire \B_V_data_1_payload_B_reg_n_3_[384] ;
  wire \B_V_data_1_payload_B_reg_n_3_[385] ;
  wire \B_V_data_1_payload_B_reg_n_3_[386] ;
  wire \B_V_data_1_payload_B_reg_n_3_[387] ;
  wire \B_V_data_1_payload_B_reg_n_3_[388] ;
  wire \B_V_data_1_payload_B_reg_n_3_[389] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[390] ;
  wire \B_V_data_1_payload_B_reg_n_3_[391] ;
  wire \B_V_data_1_payload_B_reg_n_3_[392] ;
  wire \B_V_data_1_payload_B_reg_n_3_[393] ;
  wire \B_V_data_1_payload_B_reg_n_3_[394] ;
  wire \B_V_data_1_payload_B_reg_n_3_[395] ;
  wire \B_V_data_1_payload_B_reg_n_3_[396] ;
  wire \B_V_data_1_payload_B_reg_n_3_[397] ;
  wire \B_V_data_1_payload_B_reg_n_3_[398] ;
  wire \B_V_data_1_payload_B_reg_n_3_[399] ;
  wire \B_V_data_1_payload_B_reg_n_3_[39] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[400] ;
  wire \B_V_data_1_payload_B_reg_n_3_[401] ;
  wire \B_V_data_1_payload_B_reg_n_3_[402] ;
  wire \B_V_data_1_payload_B_reg_n_3_[403] ;
  wire \B_V_data_1_payload_B_reg_n_3_[404] ;
  wire \B_V_data_1_payload_B_reg_n_3_[405] ;
  wire \B_V_data_1_payload_B_reg_n_3_[406] ;
  wire \B_V_data_1_payload_B_reg_n_3_[407] ;
  wire \B_V_data_1_payload_B_reg_n_3_[408] ;
  wire \B_V_data_1_payload_B_reg_n_3_[409] ;
  wire \B_V_data_1_payload_B_reg_n_3_[40] ;
  wire \B_V_data_1_payload_B_reg_n_3_[410] ;
  wire \B_V_data_1_payload_B_reg_n_3_[411] ;
  wire \B_V_data_1_payload_B_reg_n_3_[412] ;
  wire \B_V_data_1_payload_B_reg_n_3_[413] ;
  wire \B_V_data_1_payload_B_reg_n_3_[414] ;
  wire \B_V_data_1_payload_B_reg_n_3_[415] ;
  wire \B_V_data_1_payload_B_reg_n_3_[416] ;
  wire \B_V_data_1_payload_B_reg_n_3_[417] ;
  wire \B_V_data_1_payload_B_reg_n_3_[418] ;
  wire \B_V_data_1_payload_B_reg_n_3_[419] ;
  wire \B_V_data_1_payload_B_reg_n_3_[41] ;
  wire \B_V_data_1_payload_B_reg_n_3_[420] ;
  wire \B_V_data_1_payload_B_reg_n_3_[421] ;
  wire \B_V_data_1_payload_B_reg_n_3_[422] ;
  wire \B_V_data_1_payload_B_reg_n_3_[423] ;
  wire \B_V_data_1_payload_B_reg_n_3_[424] ;
  wire \B_V_data_1_payload_B_reg_n_3_[425] ;
  wire \B_V_data_1_payload_B_reg_n_3_[426] ;
  wire \B_V_data_1_payload_B_reg_n_3_[427] ;
  wire \B_V_data_1_payload_B_reg_n_3_[428] ;
  wire \B_V_data_1_payload_B_reg_n_3_[429] ;
  wire \B_V_data_1_payload_B_reg_n_3_[42] ;
  wire \B_V_data_1_payload_B_reg_n_3_[430] ;
  wire \B_V_data_1_payload_B_reg_n_3_[431] ;
  wire \B_V_data_1_payload_B_reg_n_3_[432] ;
  wire \B_V_data_1_payload_B_reg_n_3_[433] ;
  wire \B_V_data_1_payload_B_reg_n_3_[434] ;
  wire \B_V_data_1_payload_B_reg_n_3_[435] ;
  wire \B_V_data_1_payload_B_reg_n_3_[436] ;
  wire \B_V_data_1_payload_B_reg_n_3_[437] ;
  wire \B_V_data_1_payload_B_reg_n_3_[438] ;
  wire \B_V_data_1_payload_B_reg_n_3_[439] ;
  wire \B_V_data_1_payload_B_reg_n_3_[43] ;
  wire \B_V_data_1_payload_B_reg_n_3_[440] ;
  wire \B_V_data_1_payload_B_reg_n_3_[441] ;
  wire \B_V_data_1_payload_B_reg_n_3_[442] ;
  wire \B_V_data_1_payload_B_reg_n_3_[443] ;
  wire \B_V_data_1_payload_B_reg_n_3_[444] ;
  wire \B_V_data_1_payload_B_reg_n_3_[445] ;
  wire \B_V_data_1_payload_B_reg_n_3_[446] ;
  wire \B_V_data_1_payload_B_reg_n_3_[447] ;
  wire \B_V_data_1_payload_B_reg_n_3_[448] ;
  wire \B_V_data_1_payload_B_reg_n_3_[449] ;
  wire \B_V_data_1_payload_B_reg_n_3_[44] ;
  wire \B_V_data_1_payload_B_reg_n_3_[450] ;
  wire \B_V_data_1_payload_B_reg_n_3_[451] ;
  wire \B_V_data_1_payload_B_reg_n_3_[452] ;
  wire \B_V_data_1_payload_B_reg_n_3_[453] ;
  wire \B_V_data_1_payload_B_reg_n_3_[454] ;
  wire \B_V_data_1_payload_B_reg_n_3_[455] ;
  wire \B_V_data_1_payload_B_reg_n_3_[456] ;
  wire \B_V_data_1_payload_B_reg_n_3_[457] ;
  wire \B_V_data_1_payload_B_reg_n_3_[458] ;
  wire \B_V_data_1_payload_B_reg_n_3_[459] ;
  wire \B_V_data_1_payload_B_reg_n_3_[45] ;
  wire \B_V_data_1_payload_B_reg_n_3_[460] ;
  wire \B_V_data_1_payload_B_reg_n_3_[461] ;
  wire \B_V_data_1_payload_B_reg_n_3_[462] ;
  wire \B_V_data_1_payload_B_reg_n_3_[463] ;
  wire \B_V_data_1_payload_B_reg_n_3_[464] ;
  wire \B_V_data_1_payload_B_reg_n_3_[465] ;
  wire \B_V_data_1_payload_B_reg_n_3_[466] ;
  wire \B_V_data_1_payload_B_reg_n_3_[467] ;
  wire \B_V_data_1_payload_B_reg_n_3_[468] ;
  wire \B_V_data_1_payload_B_reg_n_3_[469] ;
  wire \B_V_data_1_payload_B_reg_n_3_[46] ;
  wire \B_V_data_1_payload_B_reg_n_3_[470] ;
  wire \B_V_data_1_payload_B_reg_n_3_[471] ;
  wire \B_V_data_1_payload_B_reg_n_3_[472] ;
  wire \B_V_data_1_payload_B_reg_n_3_[473] ;
  wire \B_V_data_1_payload_B_reg_n_3_[474] ;
  wire \B_V_data_1_payload_B_reg_n_3_[475] ;
  wire \B_V_data_1_payload_B_reg_n_3_[476] ;
  wire \B_V_data_1_payload_B_reg_n_3_[477] ;
  wire \B_V_data_1_payload_B_reg_n_3_[478] ;
  wire \B_V_data_1_payload_B_reg_n_3_[479] ;
  wire \B_V_data_1_payload_B_reg_n_3_[47] ;
  wire \B_V_data_1_payload_B_reg_n_3_[480] ;
  wire \B_V_data_1_payload_B_reg_n_3_[481] ;
  wire \B_V_data_1_payload_B_reg_n_3_[482] ;
  wire \B_V_data_1_payload_B_reg_n_3_[483] ;
  wire \B_V_data_1_payload_B_reg_n_3_[484] ;
  wire \B_V_data_1_payload_B_reg_n_3_[485] ;
  wire \B_V_data_1_payload_B_reg_n_3_[486] ;
  wire \B_V_data_1_payload_B_reg_n_3_[487] ;
  wire \B_V_data_1_payload_B_reg_n_3_[488] ;
  wire \B_V_data_1_payload_B_reg_n_3_[489] ;
  wire \B_V_data_1_payload_B_reg_n_3_[48] ;
  wire \B_V_data_1_payload_B_reg_n_3_[490] ;
  wire \B_V_data_1_payload_B_reg_n_3_[491] ;
  wire \B_V_data_1_payload_B_reg_n_3_[492] ;
  wire \B_V_data_1_payload_B_reg_n_3_[493] ;
  wire \B_V_data_1_payload_B_reg_n_3_[494] ;
  wire \B_V_data_1_payload_B_reg_n_3_[495] ;
  wire \B_V_data_1_payload_B_reg_n_3_[496] ;
  wire \B_V_data_1_payload_B_reg_n_3_[497] ;
  wire \B_V_data_1_payload_B_reg_n_3_[498] ;
  wire \B_V_data_1_payload_B_reg_n_3_[499] ;
  wire \B_V_data_1_payload_B_reg_n_3_[49] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[500] ;
  wire \B_V_data_1_payload_B_reg_n_3_[501] ;
  wire \B_V_data_1_payload_B_reg_n_3_[502] ;
  wire \B_V_data_1_payload_B_reg_n_3_[503] ;
  wire \B_V_data_1_payload_B_reg_n_3_[504] ;
  wire \B_V_data_1_payload_B_reg_n_3_[505] ;
  wire \B_V_data_1_payload_B_reg_n_3_[506] ;
  wire \B_V_data_1_payload_B_reg_n_3_[507] ;
  wire \B_V_data_1_payload_B_reg_n_3_[508] ;
  wire \B_V_data_1_payload_B_reg_n_3_[509] ;
  wire \B_V_data_1_payload_B_reg_n_3_[50] ;
  wire \B_V_data_1_payload_B_reg_n_3_[510] ;
  wire \B_V_data_1_payload_B_reg_n_3_[511] ;
  wire \B_V_data_1_payload_B_reg_n_3_[512] ;
  wire \B_V_data_1_payload_B_reg_n_3_[513] ;
  wire \B_V_data_1_payload_B_reg_n_3_[514] ;
  wire \B_V_data_1_payload_B_reg_n_3_[515] ;
  wire \B_V_data_1_payload_B_reg_n_3_[516] ;
  wire \B_V_data_1_payload_B_reg_n_3_[517] ;
  wire \B_V_data_1_payload_B_reg_n_3_[518] ;
  wire \B_V_data_1_payload_B_reg_n_3_[519] ;
  wire \B_V_data_1_payload_B_reg_n_3_[51] ;
  wire \B_V_data_1_payload_B_reg_n_3_[520] ;
  wire \B_V_data_1_payload_B_reg_n_3_[521] ;
  wire \B_V_data_1_payload_B_reg_n_3_[522] ;
  wire \B_V_data_1_payload_B_reg_n_3_[523] ;
  wire \B_V_data_1_payload_B_reg_n_3_[524] ;
  wire \B_V_data_1_payload_B_reg_n_3_[525] ;
  wire \B_V_data_1_payload_B_reg_n_3_[526] ;
  wire \B_V_data_1_payload_B_reg_n_3_[527] ;
  wire \B_V_data_1_payload_B_reg_n_3_[528] ;
  wire \B_V_data_1_payload_B_reg_n_3_[529] ;
  wire \B_V_data_1_payload_B_reg_n_3_[52] ;
  wire \B_V_data_1_payload_B_reg_n_3_[530] ;
  wire \B_V_data_1_payload_B_reg_n_3_[531] ;
  wire \B_V_data_1_payload_B_reg_n_3_[532] ;
  wire \B_V_data_1_payload_B_reg_n_3_[533] ;
  wire \B_V_data_1_payload_B_reg_n_3_[534] ;
  wire \B_V_data_1_payload_B_reg_n_3_[535] ;
  wire \B_V_data_1_payload_B_reg_n_3_[536] ;
  wire \B_V_data_1_payload_B_reg_n_3_[537] ;
  wire \B_V_data_1_payload_B_reg_n_3_[538] ;
  wire \B_V_data_1_payload_B_reg_n_3_[539] ;
  wire \B_V_data_1_payload_B_reg_n_3_[53] ;
  wire \B_V_data_1_payload_B_reg_n_3_[540] ;
  wire \B_V_data_1_payload_B_reg_n_3_[541] ;
  wire \B_V_data_1_payload_B_reg_n_3_[542] ;
  wire \B_V_data_1_payload_B_reg_n_3_[543] ;
  wire \B_V_data_1_payload_B_reg_n_3_[544] ;
  wire \B_V_data_1_payload_B_reg_n_3_[545] ;
  wire \B_V_data_1_payload_B_reg_n_3_[546] ;
  wire \B_V_data_1_payload_B_reg_n_3_[547] ;
  wire \B_V_data_1_payload_B_reg_n_3_[548] ;
  wire \B_V_data_1_payload_B_reg_n_3_[549] ;
  wire \B_V_data_1_payload_B_reg_n_3_[54] ;
  wire \B_V_data_1_payload_B_reg_n_3_[550] ;
  wire \B_V_data_1_payload_B_reg_n_3_[551] ;
  wire \B_V_data_1_payload_B_reg_n_3_[552] ;
  wire \B_V_data_1_payload_B_reg_n_3_[553] ;
  wire \B_V_data_1_payload_B_reg_n_3_[554] ;
  wire \B_V_data_1_payload_B_reg_n_3_[555] ;
  wire \B_V_data_1_payload_B_reg_n_3_[556] ;
  wire \B_V_data_1_payload_B_reg_n_3_[557] ;
  wire \B_V_data_1_payload_B_reg_n_3_[558] ;
  wire \B_V_data_1_payload_B_reg_n_3_[559] ;
  wire \B_V_data_1_payload_B_reg_n_3_[55] ;
  wire \B_V_data_1_payload_B_reg_n_3_[560] ;
  wire \B_V_data_1_payload_B_reg_n_3_[561] ;
  wire \B_V_data_1_payload_B_reg_n_3_[562] ;
  wire \B_V_data_1_payload_B_reg_n_3_[563] ;
  wire \B_V_data_1_payload_B_reg_n_3_[564] ;
  wire \B_V_data_1_payload_B_reg_n_3_[565] ;
  wire \B_V_data_1_payload_B_reg_n_3_[566] ;
  wire \B_V_data_1_payload_B_reg_n_3_[567] ;
  wire \B_V_data_1_payload_B_reg_n_3_[568] ;
  wire \B_V_data_1_payload_B_reg_n_3_[569] ;
  wire \B_V_data_1_payload_B_reg_n_3_[56] ;
  wire \B_V_data_1_payload_B_reg_n_3_[570] ;
  wire \B_V_data_1_payload_B_reg_n_3_[571] ;
  wire \B_V_data_1_payload_B_reg_n_3_[572] ;
  wire \B_V_data_1_payload_B_reg_n_3_[573] ;
  wire \B_V_data_1_payload_B_reg_n_3_[574] ;
  wire \B_V_data_1_payload_B_reg_n_3_[575] ;
  wire \B_V_data_1_payload_B_reg_n_3_[576] ;
  wire \B_V_data_1_payload_B_reg_n_3_[577] ;
  wire \B_V_data_1_payload_B_reg_n_3_[578] ;
  wire \B_V_data_1_payload_B_reg_n_3_[579] ;
  wire \B_V_data_1_payload_B_reg_n_3_[57] ;
  wire \B_V_data_1_payload_B_reg_n_3_[580] ;
  wire \B_V_data_1_payload_B_reg_n_3_[581] ;
  wire \B_V_data_1_payload_B_reg_n_3_[582] ;
  wire \B_V_data_1_payload_B_reg_n_3_[583] ;
  wire \B_V_data_1_payload_B_reg_n_3_[584] ;
  wire \B_V_data_1_payload_B_reg_n_3_[585] ;
  wire \B_V_data_1_payload_B_reg_n_3_[586] ;
  wire \B_V_data_1_payload_B_reg_n_3_[587] ;
  wire \B_V_data_1_payload_B_reg_n_3_[588] ;
  wire \B_V_data_1_payload_B_reg_n_3_[589] ;
  wire \B_V_data_1_payload_B_reg_n_3_[58] ;
  wire \B_V_data_1_payload_B_reg_n_3_[590] ;
  wire \B_V_data_1_payload_B_reg_n_3_[591] ;
  wire \B_V_data_1_payload_B_reg_n_3_[592] ;
  wire \B_V_data_1_payload_B_reg_n_3_[593] ;
  wire \B_V_data_1_payload_B_reg_n_3_[594] ;
  wire \B_V_data_1_payload_B_reg_n_3_[595] ;
  wire \B_V_data_1_payload_B_reg_n_3_[596] ;
  wire \B_V_data_1_payload_B_reg_n_3_[597] ;
  wire \B_V_data_1_payload_B_reg_n_3_[598] ;
  wire \B_V_data_1_payload_B_reg_n_3_[599] ;
  wire \B_V_data_1_payload_B_reg_n_3_[59] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[600] ;
  wire \B_V_data_1_payload_B_reg_n_3_[601] ;
  wire \B_V_data_1_payload_B_reg_n_3_[602] ;
  wire \B_V_data_1_payload_B_reg_n_3_[603] ;
  wire \B_V_data_1_payload_B_reg_n_3_[604] ;
  wire \B_V_data_1_payload_B_reg_n_3_[605] ;
  wire \B_V_data_1_payload_B_reg_n_3_[606] ;
  wire \B_V_data_1_payload_B_reg_n_3_[607] ;
  wire \B_V_data_1_payload_B_reg_n_3_[608] ;
  wire \B_V_data_1_payload_B_reg_n_3_[609] ;
  wire \B_V_data_1_payload_B_reg_n_3_[60] ;
  wire \B_V_data_1_payload_B_reg_n_3_[610] ;
  wire \B_V_data_1_payload_B_reg_n_3_[611] ;
  wire \B_V_data_1_payload_B_reg_n_3_[612] ;
  wire \B_V_data_1_payload_B_reg_n_3_[613] ;
  wire \B_V_data_1_payload_B_reg_n_3_[614] ;
  wire \B_V_data_1_payload_B_reg_n_3_[615] ;
  wire \B_V_data_1_payload_B_reg_n_3_[616] ;
  wire \B_V_data_1_payload_B_reg_n_3_[617] ;
  wire \B_V_data_1_payload_B_reg_n_3_[618] ;
  wire \B_V_data_1_payload_B_reg_n_3_[619] ;
  wire \B_V_data_1_payload_B_reg_n_3_[61] ;
  wire \B_V_data_1_payload_B_reg_n_3_[620] ;
  wire \B_V_data_1_payload_B_reg_n_3_[621] ;
  wire \B_V_data_1_payload_B_reg_n_3_[622] ;
  wire \B_V_data_1_payload_B_reg_n_3_[623] ;
  wire \B_V_data_1_payload_B_reg_n_3_[624] ;
  wire \B_V_data_1_payload_B_reg_n_3_[625] ;
  wire \B_V_data_1_payload_B_reg_n_3_[626] ;
  wire \B_V_data_1_payload_B_reg_n_3_[627] ;
  wire \B_V_data_1_payload_B_reg_n_3_[628] ;
  wire \B_V_data_1_payload_B_reg_n_3_[629] ;
  wire \B_V_data_1_payload_B_reg_n_3_[62] ;
  wire \B_V_data_1_payload_B_reg_n_3_[630] ;
  wire \B_V_data_1_payload_B_reg_n_3_[631] ;
  wire \B_V_data_1_payload_B_reg_n_3_[632] ;
  wire \B_V_data_1_payload_B_reg_n_3_[633] ;
  wire \B_V_data_1_payload_B_reg_n_3_[634] ;
  wire \B_V_data_1_payload_B_reg_n_3_[635] ;
  wire \B_V_data_1_payload_B_reg_n_3_[636] ;
  wire \B_V_data_1_payload_B_reg_n_3_[637] ;
  wire \B_V_data_1_payload_B_reg_n_3_[638] ;
  wire \B_V_data_1_payload_B_reg_n_3_[639] ;
  wire \B_V_data_1_payload_B_reg_n_3_[63] ;
  wire \B_V_data_1_payload_B_reg_n_3_[640] ;
  wire \B_V_data_1_payload_B_reg_n_3_[641] ;
  wire \B_V_data_1_payload_B_reg_n_3_[642] ;
  wire \B_V_data_1_payload_B_reg_n_3_[643] ;
  wire \B_V_data_1_payload_B_reg_n_3_[644] ;
  wire \B_V_data_1_payload_B_reg_n_3_[645] ;
  wire \B_V_data_1_payload_B_reg_n_3_[646] ;
  wire \B_V_data_1_payload_B_reg_n_3_[647] ;
  wire \B_V_data_1_payload_B_reg_n_3_[648] ;
  wire \B_V_data_1_payload_B_reg_n_3_[649] ;
  wire \B_V_data_1_payload_B_reg_n_3_[64] ;
  wire \B_V_data_1_payload_B_reg_n_3_[650] ;
  wire \B_V_data_1_payload_B_reg_n_3_[651] ;
  wire \B_V_data_1_payload_B_reg_n_3_[652] ;
  wire \B_V_data_1_payload_B_reg_n_3_[653] ;
  wire \B_V_data_1_payload_B_reg_n_3_[654] ;
  wire \B_V_data_1_payload_B_reg_n_3_[655] ;
  wire \B_V_data_1_payload_B_reg_n_3_[656] ;
  wire \B_V_data_1_payload_B_reg_n_3_[657] ;
  wire \B_V_data_1_payload_B_reg_n_3_[658] ;
  wire \B_V_data_1_payload_B_reg_n_3_[659] ;
  wire \B_V_data_1_payload_B_reg_n_3_[65] ;
  wire \B_V_data_1_payload_B_reg_n_3_[660] ;
  wire \B_V_data_1_payload_B_reg_n_3_[661] ;
  wire \B_V_data_1_payload_B_reg_n_3_[662] ;
  wire \B_V_data_1_payload_B_reg_n_3_[663] ;
  wire \B_V_data_1_payload_B_reg_n_3_[664] ;
  wire \B_V_data_1_payload_B_reg_n_3_[665] ;
  wire \B_V_data_1_payload_B_reg_n_3_[666] ;
  wire \B_V_data_1_payload_B_reg_n_3_[667] ;
  wire \B_V_data_1_payload_B_reg_n_3_[668] ;
  wire \B_V_data_1_payload_B_reg_n_3_[669] ;
  wire \B_V_data_1_payload_B_reg_n_3_[66] ;
  wire \B_V_data_1_payload_B_reg_n_3_[670] ;
  wire \B_V_data_1_payload_B_reg_n_3_[671] ;
  wire \B_V_data_1_payload_B_reg_n_3_[672] ;
  wire \B_V_data_1_payload_B_reg_n_3_[673] ;
  wire \B_V_data_1_payload_B_reg_n_3_[674] ;
  wire \B_V_data_1_payload_B_reg_n_3_[675] ;
  wire \B_V_data_1_payload_B_reg_n_3_[676] ;
  wire \B_V_data_1_payload_B_reg_n_3_[677] ;
  wire \B_V_data_1_payload_B_reg_n_3_[678] ;
  wire \B_V_data_1_payload_B_reg_n_3_[679] ;
  wire \B_V_data_1_payload_B_reg_n_3_[67] ;
  wire \B_V_data_1_payload_B_reg_n_3_[680] ;
  wire \B_V_data_1_payload_B_reg_n_3_[681] ;
  wire \B_V_data_1_payload_B_reg_n_3_[682] ;
  wire \B_V_data_1_payload_B_reg_n_3_[683] ;
  wire \B_V_data_1_payload_B_reg_n_3_[684] ;
  wire \B_V_data_1_payload_B_reg_n_3_[685] ;
  wire \B_V_data_1_payload_B_reg_n_3_[686] ;
  wire \B_V_data_1_payload_B_reg_n_3_[687] ;
  wire \B_V_data_1_payload_B_reg_n_3_[688] ;
  wire \B_V_data_1_payload_B_reg_n_3_[689] ;
  wire \B_V_data_1_payload_B_reg_n_3_[68] ;
  wire \B_V_data_1_payload_B_reg_n_3_[690] ;
  wire \B_V_data_1_payload_B_reg_n_3_[691] ;
  wire \B_V_data_1_payload_B_reg_n_3_[692] ;
  wire \B_V_data_1_payload_B_reg_n_3_[693] ;
  wire \B_V_data_1_payload_B_reg_n_3_[694] ;
  wire \B_V_data_1_payload_B_reg_n_3_[695] ;
  wire \B_V_data_1_payload_B_reg_n_3_[696] ;
  wire \B_V_data_1_payload_B_reg_n_3_[697] ;
  wire \B_V_data_1_payload_B_reg_n_3_[698] ;
  wire \B_V_data_1_payload_B_reg_n_3_[699] ;
  wire \B_V_data_1_payload_B_reg_n_3_[69] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[700] ;
  wire \B_V_data_1_payload_B_reg_n_3_[701] ;
  wire \B_V_data_1_payload_B_reg_n_3_[702] ;
  wire \B_V_data_1_payload_B_reg_n_3_[703] ;
  wire \B_V_data_1_payload_B_reg_n_3_[704] ;
  wire \B_V_data_1_payload_B_reg_n_3_[705] ;
  wire \B_V_data_1_payload_B_reg_n_3_[706] ;
  wire \B_V_data_1_payload_B_reg_n_3_[707] ;
  wire \B_V_data_1_payload_B_reg_n_3_[708] ;
  wire \B_V_data_1_payload_B_reg_n_3_[709] ;
  wire \B_V_data_1_payload_B_reg_n_3_[70] ;
  wire \B_V_data_1_payload_B_reg_n_3_[710] ;
  wire \B_V_data_1_payload_B_reg_n_3_[711] ;
  wire \B_V_data_1_payload_B_reg_n_3_[712] ;
  wire \B_V_data_1_payload_B_reg_n_3_[713] ;
  wire \B_V_data_1_payload_B_reg_n_3_[714] ;
  wire \B_V_data_1_payload_B_reg_n_3_[715] ;
  wire \B_V_data_1_payload_B_reg_n_3_[716] ;
  wire \B_V_data_1_payload_B_reg_n_3_[717] ;
  wire \B_V_data_1_payload_B_reg_n_3_[718] ;
  wire \B_V_data_1_payload_B_reg_n_3_[719] ;
  wire \B_V_data_1_payload_B_reg_n_3_[71] ;
  wire \B_V_data_1_payload_B_reg_n_3_[720] ;
  wire \B_V_data_1_payload_B_reg_n_3_[721] ;
  wire \B_V_data_1_payload_B_reg_n_3_[722] ;
  wire \B_V_data_1_payload_B_reg_n_3_[723] ;
  wire \B_V_data_1_payload_B_reg_n_3_[724] ;
  wire \B_V_data_1_payload_B_reg_n_3_[725] ;
  wire \B_V_data_1_payload_B_reg_n_3_[726] ;
  wire \B_V_data_1_payload_B_reg_n_3_[727] ;
  wire \B_V_data_1_payload_B_reg_n_3_[728] ;
  wire \B_V_data_1_payload_B_reg_n_3_[729] ;
  wire \B_V_data_1_payload_B_reg_n_3_[72] ;
  wire \B_V_data_1_payload_B_reg_n_3_[730] ;
  wire \B_V_data_1_payload_B_reg_n_3_[731] ;
  wire \B_V_data_1_payload_B_reg_n_3_[732] ;
  wire \B_V_data_1_payload_B_reg_n_3_[733] ;
  wire \B_V_data_1_payload_B_reg_n_3_[734] ;
  wire \B_V_data_1_payload_B_reg_n_3_[735] ;
  wire \B_V_data_1_payload_B_reg_n_3_[736] ;
  wire \B_V_data_1_payload_B_reg_n_3_[737] ;
  wire \B_V_data_1_payload_B_reg_n_3_[738] ;
  wire \B_V_data_1_payload_B_reg_n_3_[739] ;
  wire \B_V_data_1_payload_B_reg_n_3_[73] ;
  wire \B_V_data_1_payload_B_reg_n_3_[740] ;
  wire \B_V_data_1_payload_B_reg_n_3_[741] ;
  wire \B_V_data_1_payload_B_reg_n_3_[742] ;
  wire \B_V_data_1_payload_B_reg_n_3_[743] ;
  wire \B_V_data_1_payload_B_reg_n_3_[744] ;
  wire \B_V_data_1_payload_B_reg_n_3_[745] ;
  wire \B_V_data_1_payload_B_reg_n_3_[746] ;
  wire \B_V_data_1_payload_B_reg_n_3_[747] ;
  wire \B_V_data_1_payload_B_reg_n_3_[748] ;
  wire \B_V_data_1_payload_B_reg_n_3_[749] ;
  wire \B_V_data_1_payload_B_reg_n_3_[74] ;
  wire \B_V_data_1_payload_B_reg_n_3_[750] ;
  wire \B_V_data_1_payload_B_reg_n_3_[751] ;
  wire \B_V_data_1_payload_B_reg_n_3_[752] ;
  wire \B_V_data_1_payload_B_reg_n_3_[753] ;
  wire \B_V_data_1_payload_B_reg_n_3_[754] ;
  wire \B_V_data_1_payload_B_reg_n_3_[755] ;
  wire \B_V_data_1_payload_B_reg_n_3_[756] ;
  wire \B_V_data_1_payload_B_reg_n_3_[757] ;
  wire \B_V_data_1_payload_B_reg_n_3_[758] ;
  wire \B_V_data_1_payload_B_reg_n_3_[759] ;
  wire \B_V_data_1_payload_B_reg_n_3_[75] ;
  wire \B_V_data_1_payload_B_reg_n_3_[760] ;
  wire \B_V_data_1_payload_B_reg_n_3_[761] ;
  wire \B_V_data_1_payload_B_reg_n_3_[762] ;
  wire \B_V_data_1_payload_B_reg_n_3_[763] ;
  wire \B_V_data_1_payload_B_reg_n_3_[764] ;
  wire \B_V_data_1_payload_B_reg_n_3_[765] ;
  wire \B_V_data_1_payload_B_reg_n_3_[766] ;
  wire \B_V_data_1_payload_B_reg_n_3_[767] ;
  wire \B_V_data_1_payload_B_reg_n_3_[768] ;
  wire \B_V_data_1_payload_B_reg_n_3_[769] ;
  wire \B_V_data_1_payload_B_reg_n_3_[76] ;
  wire \B_V_data_1_payload_B_reg_n_3_[770] ;
  wire \B_V_data_1_payload_B_reg_n_3_[771] ;
  wire \B_V_data_1_payload_B_reg_n_3_[772] ;
  wire \B_V_data_1_payload_B_reg_n_3_[773] ;
  wire \B_V_data_1_payload_B_reg_n_3_[774] ;
  wire \B_V_data_1_payload_B_reg_n_3_[775] ;
  wire \B_V_data_1_payload_B_reg_n_3_[776] ;
  wire \B_V_data_1_payload_B_reg_n_3_[777] ;
  wire \B_V_data_1_payload_B_reg_n_3_[778] ;
  wire \B_V_data_1_payload_B_reg_n_3_[779] ;
  wire \B_V_data_1_payload_B_reg_n_3_[77] ;
  wire \B_V_data_1_payload_B_reg_n_3_[780] ;
  wire \B_V_data_1_payload_B_reg_n_3_[781] ;
  wire \B_V_data_1_payload_B_reg_n_3_[782] ;
  wire \B_V_data_1_payload_B_reg_n_3_[783] ;
  wire \B_V_data_1_payload_B_reg_n_3_[784] ;
  wire \B_V_data_1_payload_B_reg_n_3_[785] ;
  wire \B_V_data_1_payload_B_reg_n_3_[786] ;
  wire \B_V_data_1_payload_B_reg_n_3_[787] ;
  wire \B_V_data_1_payload_B_reg_n_3_[788] ;
  wire \B_V_data_1_payload_B_reg_n_3_[789] ;
  wire \B_V_data_1_payload_B_reg_n_3_[78] ;
  wire \B_V_data_1_payload_B_reg_n_3_[790] ;
  wire \B_V_data_1_payload_B_reg_n_3_[791] ;
  wire \B_V_data_1_payload_B_reg_n_3_[792] ;
  wire \B_V_data_1_payload_B_reg_n_3_[793] ;
  wire \B_V_data_1_payload_B_reg_n_3_[794] ;
  wire \B_V_data_1_payload_B_reg_n_3_[795] ;
  wire \B_V_data_1_payload_B_reg_n_3_[796] ;
  wire \B_V_data_1_payload_B_reg_n_3_[797] ;
  wire \B_V_data_1_payload_B_reg_n_3_[798] ;
  wire \B_V_data_1_payload_B_reg_n_3_[799] ;
  wire \B_V_data_1_payload_B_reg_n_3_[79] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[800] ;
  wire \B_V_data_1_payload_B_reg_n_3_[801] ;
  wire \B_V_data_1_payload_B_reg_n_3_[802] ;
  wire \B_V_data_1_payload_B_reg_n_3_[803] ;
  wire \B_V_data_1_payload_B_reg_n_3_[804] ;
  wire \B_V_data_1_payload_B_reg_n_3_[805] ;
  wire \B_V_data_1_payload_B_reg_n_3_[806] ;
  wire \B_V_data_1_payload_B_reg_n_3_[807] ;
  wire \B_V_data_1_payload_B_reg_n_3_[808] ;
  wire \B_V_data_1_payload_B_reg_n_3_[809] ;
  wire \B_V_data_1_payload_B_reg_n_3_[80] ;
  wire \B_V_data_1_payload_B_reg_n_3_[810] ;
  wire \B_V_data_1_payload_B_reg_n_3_[811] ;
  wire \B_V_data_1_payload_B_reg_n_3_[812] ;
  wire \B_V_data_1_payload_B_reg_n_3_[813] ;
  wire \B_V_data_1_payload_B_reg_n_3_[814] ;
  wire \B_V_data_1_payload_B_reg_n_3_[815] ;
  wire \B_V_data_1_payload_B_reg_n_3_[816] ;
  wire \B_V_data_1_payload_B_reg_n_3_[817] ;
  wire \B_V_data_1_payload_B_reg_n_3_[818] ;
  wire \B_V_data_1_payload_B_reg_n_3_[819] ;
  wire \B_V_data_1_payload_B_reg_n_3_[81] ;
  wire \B_V_data_1_payload_B_reg_n_3_[820] ;
  wire \B_V_data_1_payload_B_reg_n_3_[821] ;
  wire \B_V_data_1_payload_B_reg_n_3_[822] ;
  wire \B_V_data_1_payload_B_reg_n_3_[823] ;
  wire \B_V_data_1_payload_B_reg_n_3_[824] ;
  wire \B_V_data_1_payload_B_reg_n_3_[825] ;
  wire \B_V_data_1_payload_B_reg_n_3_[826] ;
  wire \B_V_data_1_payload_B_reg_n_3_[827] ;
  wire \B_V_data_1_payload_B_reg_n_3_[828] ;
  wire \B_V_data_1_payload_B_reg_n_3_[829] ;
  wire \B_V_data_1_payload_B_reg_n_3_[82] ;
  wire \B_V_data_1_payload_B_reg_n_3_[830] ;
  wire \B_V_data_1_payload_B_reg_n_3_[831] ;
  wire \B_V_data_1_payload_B_reg_n_3_[832] ;
  wire \B_V_data_1_payload_B_reg_n_3_[833] ;
  wire \B_V_data_1_payload_B_reg_n_3_[834] ;
  wire \B_V_data_1_payload_B_reg_n_3_[835] ;
  wire \B_V_data_1_payload_B_reg_n_3_[836] ;
  wire \B_V_data_1_payload_B_reg_n_3_[837] ;
  wire \B_V_data_1_payload_B_reg_n_3_[838] ;
  wire \B_V_data_1_payload_B_reg_n_3_[839] ;
  wire \B_V_data_1_payload_B_reg_n_3_[83] ;
  wire \B_V_data_1_payload_B_reg_n_3_[840] ;
  wire \B_V_data_1_payload_B_reg_n_3_[841] ;
  wire \B_V_data_1_payload_B_reg_n_3_[842] ;
  wire \B_V_data_1_payload_B_reg_n_3_[843] ;
  wire \B_V_data_1_payload_B_reg_n_3_[844] ;
  wire \B_V_data_1_payload_B_reg_n_3_[845] ;
  wire \B_V_data_1_payload_B_reg_n_3_[846] ;
  wire \B_V_data_1_payload_B_reg_n_3_[847] ;
  wire \B_V_data_1_payload_B_reg_n_3_[848] ;
  wire \B_V_data_1_payload_B_reg_n_3_[849] ;
  wire \B_V_data_1_payload_B_reg_n_3_[84] ;
  wire \B_V_data_1_payload_B_reg_n_3_[850] ;
  wire \B_V_data_1_payload_B_reg_n_3_[851] ;
  wire \B_V_data_1_payload_B_reg_n_3_[852] ;
  wire \B_V_data_1_payload_B_reg_n_3_[853] ;
  wire \B_V_data_1_payload_B_reg_n_3_[854] ;
  wire \B_V_data_1_payload_B_reg_n_3_[855] ;
  wire \B_V_data_1_payload_B_reg_n_3_[856] ;
  wire \B_V_data_1_payload_B_reg_n_3_[857] ;
  wire \B_V_data_1_payload_B_reg_n_3_[858] ;
  wire \B_V_data_1_payload_B_reg_n_3_[859] ;
  wire \B_V_data_1_payload_B_reg_n_3_[85] ;
  wire \B_V_data_1_payload_B_reg_n_3_[860] ;
  wire \B_V_data_1_payload_B_reg_n_3_[861] ;
  wire \B_V_data_1_payload_B_reg_n_3_[862] ;
  wire \B_V_data_1_payload_B_reg_n_3_[863] ;
  wire \B_V_data_1_payload_B_reg_n_3_[864] ;
  wire \B_V_data_1_payload_B_reg_n_3_[865] ;
  wire \B_V_data_1_payload_B_reg_n_3_[866] ;
  wire \B_V_data_1_payload_B_reg_n_3_[867] ;
  wire \B_V_data_1_payload_B_reg_n_3_[868] ;
  wire \B_V_data_1_payload_B_reg_n_3_[869] ;
  wire \B_V_data_1_payload_B_reg_n_3_[86] ;
  wire \B_V_data_1_payload_B_reg_n_3_[870] ;
  wire \B_V_data_1_payload_B_reg_n_3_[871] ;
  wire \B_V_data_1_payload_B_reg_n_3_[872] ;
  wire \B_V_data_1_payload_B_reg_n_3_[873] ;
  wire \B_V_data_1_payload_B_reg_n_3_[874] ;
  wire \B_V_data_1_payload_B_reg_n_3_[875] ;
  wire \B_V_data_1_payload_B_reg_n_3_[876] ;
  wire \B_V_data_1_payload_B_reg_n_3_[877] ;
  wire \B_V_data_1_payload_B_reg_n_3_[878] ;
  wire \B_V_data_1_payload_B_reg_n_3_[879] ;
  wire \B_V_data_1_payload_B_reg_n_3_[87] ;
  wire \B_V_data_1_payload_B_reg_n_3_[880] ;
  wire \B_V_data_1_payload_B_reg_n_3_[881] ;
  wire \B_V_data_1_payload_B_reg_n_3_[882] ;
  wire \B_V_data_1_payload_B_reg_n_3_[883] ;
  wire \B_V_data_1_payload_B_reg_n_3_[884] ;
  wire \B_V_data_1_payload_B_reg_n_3_[885] ;
  wire \B_V_data_1_payload_B_reg_n_3_[886] ;
  wire \B_V_data_1_payload_B_reg_n_3_[887] ;
  wire \B_V_data_1_payload_B_reg_n_3_[888] ;
  wire \B_V_data_1_payload_B_reg_n_3_[889] ;
  wire \B_V_data_1_payload_B_reg_n_3_[88] ;
  wire \B_V_data_1_payload_B_reg_n_3_[890] ;
  wire \B_V_data_1_payload_B_reg_n_3_[891] ;
  wire \B_V_data_1_payload_B_reg_n_3_[892] ;
  wire \B_V_data_1_payload_B_reg_n_3_[893] ;
  wire \B_V_data_1_payload_B_reg_n_3_[894] ;
  wire \B_V_data_1_payload_B_reg_n_3_[895] ;
  wire \B_V_data_1_payload_B_reg_n_3_[896] ;
  wire \B_V_data_1_payload_B_reg_n_3_[897] ;
  wire \B_V_data_1_payload_B_reg_n_3_[898] ;
  wire \B_V_data_1_payload_B_reg_n_3_[899] ;
  wire \B_V_data_1_payload_B_reg_n_3_[89] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[900] ;
  wire \B_V_data_1_payload_B_reg_n_3_[901] ;
  wire \B_V_data_1_payload_B_reg_n_3_[902] ;
  wire \B_V_data_1_payload_B_reg_n_3_[903] ;
  wire \B_V_data_1_payload_B_reg_n_3_[904] ;
  wire \B_V_data_1_payload_B_reg_n_3_[905] ;
  wire \B_V_data_1_payload_B_reg_n_3_[906] ;
  wire \B_V_data_1_payload_B_reg_n_3_[907] ;
  wire \B_V_data_1_payload_B_reg_n_3_[908] ;
  wire \B_V_data_1_payload_B_reg_n_3_[909] ;
  wire \B_V_data_1_payload_B_reg_n_3_[90] ;
  wire \B_V_data_1_payload_B_reg_n_3_[910] ;
  wire \B_V_data_1_payload_B_reg_n_3_[911] ;
  wire \B_V_data_1_payload_B_reg_n_3_[912] ;
  wire \B_V_data_1_payload_B_reg_n_3_[913] ;
  wire \B_V_data_1_payload_B_reg_n_3_[914] ;
  wire \B_V_data_1_payload_B_reg_n_3_[915] ;
  wire \B_V_data_1_payload_B_reg_n_3_[916] ;
  wire \B_V_data_1_payload_B_reg_n_3_[917] ;
  wire \B_V_data_1_payload_B_reg_n_3_[918] ;
  wire \B_V_data_1_payload_B_reg_n_3_[919] ;
  wire \B_V_data_1_payload_B_reg_n_3_[91] ;
  wire \B_V_data_1_payload_B_reg_n_3_[920] ;
  wire \B_V_data_1_payload_B_reg_n_3_[921] ;
  wire \B_V_data_1_payload_B_reg_n_3_[922] ;
  wire \B_V_data_1_payload_B_reg_n_3_[923] ;
  wire \B_V_data_1_payload_B_reg_n_3_[924] ;
  wire \B_V_data_1_payload_B_reg_n_3_[925] ;
  wire \B_V_data_1_payload_B_reg_n_3_[926] ;
  wire \B_V_data_1_payload_B_reg_n_3_[927] ;
  wire \B_V_data_1_payload_B_reg_n_3_[928] ;
  wire \B_V_data_1_payload_B_reg_n_3_[929] ;
  wire \B_V_data_1_payload_B_reg_n_3_[92] ;
  wire \B_V_data_1_payload_B_reg_n_3_[930] ;
  wire \B_V_data_1_payload_B_reg_n_3_[931] ;
  wire \B_V_data_1_payload_B_reg_n_3_[932] ;
  wire \B_V_data_1_payload_B_reg_n_3_[933] ;
  wire \B_V_data_1_payload_B_reg_n_3_[934] ;
  wire \B_V_data_1_payload_B_reg_n_3_[935] ;
  wire \B_V_data_1_payload_B_reg_n_3_[93] ;
  wire \B_V_data_1_payload_B_reg_n_3_[94] ;
  wire \B_V_data_1_payload_B_reg_n_3_[95] ;
  wire \B_V_data_1_payload_B_reg_n_3_[96] ;
  wire \B_V_data_1_payload_B_reg_n_3_[97] ;
  wire \B_V_data_1_payload_B_reg_n_3_[98] ;
  wire \B_V_data_1_payload_B_reg_n_3_[99] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_rd_reg_rep__0_n_3;
  wire B_V_data_1_sel_rd_reg_rep__1_n_3;
  wire B_V_data_1_sel_rd_reg_rep__2_n_3;
  wire B_V_data_1_sel_rd_reg_rep__3_n_3;
  wire B_V_data_1_sel_rd_reg_rep__4_n_3;
  wire B_V_data_1_sel_rd_reg_rep_n_3;
  wire B_V_data_1_sel_rd_rep__0_i_1_n_3;
  wire B_V_data_1_sel_rd_rep__1_i_1_n_3;
  wire B_V_data_1_sel_rd_rep__2_i_1_n_3;
  wire B_V_data_1_sel_rd_rep__3_i_1_n_3;
  wire B_V_data_1_sel_rd_rep__4_i_1_n_3;
  wire B_V_data_1_sel_rd_rep_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY;
  wire [935:0]weights_V_TDATA;
  wire weights_V_TVALID;
  wire weights_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[935]_i_1 
       (.I0(weights_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[935]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[100] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[101] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[102] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[103] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[104] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[105] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[106] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[107] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[108] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[109] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[110] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[111] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[112] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[113] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[114] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[115] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[116] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[117] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[118] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[119] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[120] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[121] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[122] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[123] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[124] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[125] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[126] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[127] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[128] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[129] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[130] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[131] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[132] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[133] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[134] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[135] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[136] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[137] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[138] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[139] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[140] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[141] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[142] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[143] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[144] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[145] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[146] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[147] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[148] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[149] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[150] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[151] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[152] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[153] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[154] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[155] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[156] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[157] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[158] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[159] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[160] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[161] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[162] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[163] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[164] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[165] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[166] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[167] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[168] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[169] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[170] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[171] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[172] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[173] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[174] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[175] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[176] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[177] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[178] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[179] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[180] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[181] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[182] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[183] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[184] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[185] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[186] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[187] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[188] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[189] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[190] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[191] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[192] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[193] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[194] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[195] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[196] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[197] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[198] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[199] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[200] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[201] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[202] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[203] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[204] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[205] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[206] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[207] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[208] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[209] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[210] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[211] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[212] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[213] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[214] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[215] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[216] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[217] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[218] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[219] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[220] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[221] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[222] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[223] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[224] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[225] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[226] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[227] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[228] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[229] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[230] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[231] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[232] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[233] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[234] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[235] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[236] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[237] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[238] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[239] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[240] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[241] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[242] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[243] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[244] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[245] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[246] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[247] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[248] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[249] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[250] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[251] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[252] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[253] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[254] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[255] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[256] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[257] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[258] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[259] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[260] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[261] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[262] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[263] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[264] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[265] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[266] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[267] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[268] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[269] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[270] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[271] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[272] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[273] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[274] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[275] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[276] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[277] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[278] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[279] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[280] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[281] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[282] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[283] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[284] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[285] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[286] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[287] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[288] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[288]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[288] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[289] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[289]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[289] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[290] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[290]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[290] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[291] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[291]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[291] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[292] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[292]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[292] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[293] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[293]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[293] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[294] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[294]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[294] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[295] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[295]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[295] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[296] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[296]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[296] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[297] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[297]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[297] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[298] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[298]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[298] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[299] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[299]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[299] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[300] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[300]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[300] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[301] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[301]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[301] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[302] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[302]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[302] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[303] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[303]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[303] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[304] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[304]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[304] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[305] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[305]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[305] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[306] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[306]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[306] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[307] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[307]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[307] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[308] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[308]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[308] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[309] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[309]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[309] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[310] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[310]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[310] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[311] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[311]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[311] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[312] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[312]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[312] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[313] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[313]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[313] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[314] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[314]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[314] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[315] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[315]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[315] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[316] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[316]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[316] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[317] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[317]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[317] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[318] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[318]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[318] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[319] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[319]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[319] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[320] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[320]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[320] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[321] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[321]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[321] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[322] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[322]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[322] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[323] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[323]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[323] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[324] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[324]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[324] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[325] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[325]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[325] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[326] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[326]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[326] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[327] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[327]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[327] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[328] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[328]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[328] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[329] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[329]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[329] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[330] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[330]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[330] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[331] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[331]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[331] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[332] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[332]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[332] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[333] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[333]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[333] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[334] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[334]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[334] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[335] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[335]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[335] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[336] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[336]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[336] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[337] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[337]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[337] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[338] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[338]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[338] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[339] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[339]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[339] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[340] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[340]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[340] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[341] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[341]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[341] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[342] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[342]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[342] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[343] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[343]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[343] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[344] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[344]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[344] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[345] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[345]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[345] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[346] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[346]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[346] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[347] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[347]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[347] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[348] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[348]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[348] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[349] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[349]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[349] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[350] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[350]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[350] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[351] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[351]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[351] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[352] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[352]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[352] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[353] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[353]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[353] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[354] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[354]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[354] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[355] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[355]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[355] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[356] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[356]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[356] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[357] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[357]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[357] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[358] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[358]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[358] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[359] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[359]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[359] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[360] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[360]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[360] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[361] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[361]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[361] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[362] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[362]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[362] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[363] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[363]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[363] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[364] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[364]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[364] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[365] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[365]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[365] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[366] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[366]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[366] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[367] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[367]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[367] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[368] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[368]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[368] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[369] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[369]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[369] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[370] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[370]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[370] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[371] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[371]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[371] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[372] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[372]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[372] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[373] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[373]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[373] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[374] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[374]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[374] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[375] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[375]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[375] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[376] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[376]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[376] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[377] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[377]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[377] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[378] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[378]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[378] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[379] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[379]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[379] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[380] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[380]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[380] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[381] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[381]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[381] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[382] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[382]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[382] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[383] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[383]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[383] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[384] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[384]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[384] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[385] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[385]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[385] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[386] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[386]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[386] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[387] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[387]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[387] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[388] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[388]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[388] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[389] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[389]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[389] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[390] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[390]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[390] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[391] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[391]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[391] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[392] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[392]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[392] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[393] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[393]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[393] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[394] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[394]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[394] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[395] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[395]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[395] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[396] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[396]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[396] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[397] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[397]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[397] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[398] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[398]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[398] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[399] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[399]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[399] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[400] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[400]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[400] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[401] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[401]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[401] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[402] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[402]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[402] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[403] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[403]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[403] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[404] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[404]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[404] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[405] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[405]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[405] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[406] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[406]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[406] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[407] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[407]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[407] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[408] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[408]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[408] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[409] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[409]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[409] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[410] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[410]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[410] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[411] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[411]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[411] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[412] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[412]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[412] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[413] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[413]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[413] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[414] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[414]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[414] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[415] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[415]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[415] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[416] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[416]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[416] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[417] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[417]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[417] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[418] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[418]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[418] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[419] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[419]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[419] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[420] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[420]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[420] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[421] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[421]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[421] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[422] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[422]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[422] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[423] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[423]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[423] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[424] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[424]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[424] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[425] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[425]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[425] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[426] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[426]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[426] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[427] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[427]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[427] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[428] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[428]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[428] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[429] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[429]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[429] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[430] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[430]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[430] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[431] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[431]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[431] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[432] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[432]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[432] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[433] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[433]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[433] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[434] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[434]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[434] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[435] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[435]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[435] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[436] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[436]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[436] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[437] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[437]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[437] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[438] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[438]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[438] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[439] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[439]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[439] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[440] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[440]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[440] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[441] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[441]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[441] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[442] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[442]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[442] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[443] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[443]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[443] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[444] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[444]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[444] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[445] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[445]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[445] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[446] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[446]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[446] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[447] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[447]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[447] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[448] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[448]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[448] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[449] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[449]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[449] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[450] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[450]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[450] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[451] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[451]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[451] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[452] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[452]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[452] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[453] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[453]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[453] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[454] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[454]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[454] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[455] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[455]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[455] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[456] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[456]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[456] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[457] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[457]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[457] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[458] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[458]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[458] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[459] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[459]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[459] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[460] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[460]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[460] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[461] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[461]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[461] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[462] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[462]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[462] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[463] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[463]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[463] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[464] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[464]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[464] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[465] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[465]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[465] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[466] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[466]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[466] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[467] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[467]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[467] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[468] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[468]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[468] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[469] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[469]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[469] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[470] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[470]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[470] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[471] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[471]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[471] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[472] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[472]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[472] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[473] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[473]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[473] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[474] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[474]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[474] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[475] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[475]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[475] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[476] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[476]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[476] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[477] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[477]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[477] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[478] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[478]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[478] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[479] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[479]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[479] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[480] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[480]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[480] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[481] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[481]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[481] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[482] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[482]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[482] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[483] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[483]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[483] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[484] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[484]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[484] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[485] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[485]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[485] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[486] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[486]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[486] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[487] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[487]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[487] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[488] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[488]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[488] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[489] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[489]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[489] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[490] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[490]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[490] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[491] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[491]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[491] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[492] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[492]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[492] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[493] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[493]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[493] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[494] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[494]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[494] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[495] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[495]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[495] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[496] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[496]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[496] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[497] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[497]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[497] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[498] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[498]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[498] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[499] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[499]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[499] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[500] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[500]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[500] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[501] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[501]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[501] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[502] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[502]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[502] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[503] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[503]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[503] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[504] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[504]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[504] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[505] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[505]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[505] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[506] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[506]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[506] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[507] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[507]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[507] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[508] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[508]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[508] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[509] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[509]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[509] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[510] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[510]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[510] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[511] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[511]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[511] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[512] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[512]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[512] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[513] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[513]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[513] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[514] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[514]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[514] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[515] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[515]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[515] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[516] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[516]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[516] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[517] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[517]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[517] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[518] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[518]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[518] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[519] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[519]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[519] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[520] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[520]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[520] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[521] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[521]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[521] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[522] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[522]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[522] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[523] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[523]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[523] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[524] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[524]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[524] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[525] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[525]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[525] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[526] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[526]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[526] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[527] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[527]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[527] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[528] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[528]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[528] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[529] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[529]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[529] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[530] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[530]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[530] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[531] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[531]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[531] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[532] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[532]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[532] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[533] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[533]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[533] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[534] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[534]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[534] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[535] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[535]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[535] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[536] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[536]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[536] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[537] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[537]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[537] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[538] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[538]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[538] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[539] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[539]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[539] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[540] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[540]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[540] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[541] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[541]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[541] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[542] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[542]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[542] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[543] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[543]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[543] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[544] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[544]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[544] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[545] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[545]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[545] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[546] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[546]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[546] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[547] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[547]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[547] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[548] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[548]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[548] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[549] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[549]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[549] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[550] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[550]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[550] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[551] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[551]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[551] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[552] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[552]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[552] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[553] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[553]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[553] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[554] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[554]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[554] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[555] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[555]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[555] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[556] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[556]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[556] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[557] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[557]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[557] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[558] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[558]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[558] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[559] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[559]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[559] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[560] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[560]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[560] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[561] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[561]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[561] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[562] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[562]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[562] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[563] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[563]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[563] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[564] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[564]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[564] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[565] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[565]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[565] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[566] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[566]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[566] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[567] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[567]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[567] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[568] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[568]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[568] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[569] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[569]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[569] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[570] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[570]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[570] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[571] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[571]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[571] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[572] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[572]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[572] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[573] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[573]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[573] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[574] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[574]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[574] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[575] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[575]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[575] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[576] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[576]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[576] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[577] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[577]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[577] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[578] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[578]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[578] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[579] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[579]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[579] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[580] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[580]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[580] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[581] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[581]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[581] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[582] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[582]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[582] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[583] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[583]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[583] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[584] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[584]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[584] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[585] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[585]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[585] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[586] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[586]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[586] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[587] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[587]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[587] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[588] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[588]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[588] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[589] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[589]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[589] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[590] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[590]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[590] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[591] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[591]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[591] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[592] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[592]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[592] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[593] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[593]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[593] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[594] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[594]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[594] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[595] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[595]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[595] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[596] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[596]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[596] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[597] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[597]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[597] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[598] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[598]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[598] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[599] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[599]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[599] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[600] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[600]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[600] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[601] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[601]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[601] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[602] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[602]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[602] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[603] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[603]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[603] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[604] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[604]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[604] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[605] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[605]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[605] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[606] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[606]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[606] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[607] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[607]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[607] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[608] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[608]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[608] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[609] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[609]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[609] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[610] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[610]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[610] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[611] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[611]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[611] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[612] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[612]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[612] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[613] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[613]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[613] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[614] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[614]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[614] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[615] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[615]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[615] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[616] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[616]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[616] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[617] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[617]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[617] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[618] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[618]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[618] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[619] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[619]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[619] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[620] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[620]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[620] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[621] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[621]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[621] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[622] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[622]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[622] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[623] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[623]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[623] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[624] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[624]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[624] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[625] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[625]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[625] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[626] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[626]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[626] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[627] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[627]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[627] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[628] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[628]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[628] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[629] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[629]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[629] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[630] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[630]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[630] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[631] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[631]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[631] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[632] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[632]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[632] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[633] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[633]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[633] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[634] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[634]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[634] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[635] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[635]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[635] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[636] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[636]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[636] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[637] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[637]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[637] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[638] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[638]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[638] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[639] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[639]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[639] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[640] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[640]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[640] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[641] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[641]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[641] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[642] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[642]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[642] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[643] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[643]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[643] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[644] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[644]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[644] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[645] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[645]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[645] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[646] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[646]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[646] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[647] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[647]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[647] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[648] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[648]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[648] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[649] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[649]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[649] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[64] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[650] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[650]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[650] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[651] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[651]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[651] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[652] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[652]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[652] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[653] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[653]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[653] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[654] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[654]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[654] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[655] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[655]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[655] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[656] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[656]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[656] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[657] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[657]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[657] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[658] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[658]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[658] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[659] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[659]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[659] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[65] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[660] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[660]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[660] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[661] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[661]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[661] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[662] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[662]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[662] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[663] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[663]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[663] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[664] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[664]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[664] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[665] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[665]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[665] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[666] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[666]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[666] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[667] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[667]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[667] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[668] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[668]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[668] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[669] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[669]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[669] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[66] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[670] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[670]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[670] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[671] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[671]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[671] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[672] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[672]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[672] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[673] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[673]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[673] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[674] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[674]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[674] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[675] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[675]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[675] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[676] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[676]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[676] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[677] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[677]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[677] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[678] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[678]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[678] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[679] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[679]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[679] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[67] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[680] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[680]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[680] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[681] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[681]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[681] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[682] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[682]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[682] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[683] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[683]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[683] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[684] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[684]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[684] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[685] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[685]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[685] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[686] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[686]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[686] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[687] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[687]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[687] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[688] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[688]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[688] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[689] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[689]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[689] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[68] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[690] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[690]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[690] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[691] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[691]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[691] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[692] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[692]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[692] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[693] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[693]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[693] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[694] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[694]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[694] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[695] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[695]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[695] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[696] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[696]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[696] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[697] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[697]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[697] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[698] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[698]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[698] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[699] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[699]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[699] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[69] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[700] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[700]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[700] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[701] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[701]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[701] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[702] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[702]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[702] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[703] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[703]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[703] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[704] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[704]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[704] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[705] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[705]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[705] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[706] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[706]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[706] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[707] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[707]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[707] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[708] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[708]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[708] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[709] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[709]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[709] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[70] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[710] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[710]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[710] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[711] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[711]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[711] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[712] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[712]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[712] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[713] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[713]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[713] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[714] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[714]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[714] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[715] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[715]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[715] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[716] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[716]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[716] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[717] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[717]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[717] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[718] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[718]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[718] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[719] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[719]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[719] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[71] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[720] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[720]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[720] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[721] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[721]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[721] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[722] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[722]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[722] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[723] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[723]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[723] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[724] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[724]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[724] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[725] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[725]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[725] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[726] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[726]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[726] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[727] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[727]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[727] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[728] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[728]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[728] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[729] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[729]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[729] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[72] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[730] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[730]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[730] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[731] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[731]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[731] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[732] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[732]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[732] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[733] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[733]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[733] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[734] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[734]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[734] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[735] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[735]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[735] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[736] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[736]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[736] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[737] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[737]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[737] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[738] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[738]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[738] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[739] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[739]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[739] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[73] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[740] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[740]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[740] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[741] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[741]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[741] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[742] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[742]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[742] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[743] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[743]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[743] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[744] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[744]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[744] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[745] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[745]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[745] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[746] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[746]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[746] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[747] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[747]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[747] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[748] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[748]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[748] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[749] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[749]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[749] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[74] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[750] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[750]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[750] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[751] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[751]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[751] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[752] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[752]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[752] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[753] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[753]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[753] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[754] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[754]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[754] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[755] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[755]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[755] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[756] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[756]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[756] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[757] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[757]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[757] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[758] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[758]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[758] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[759] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[759]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[759] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[75] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[760] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[760]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[760] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[761] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[761]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[761] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[762] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[762]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[762] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[763] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[763]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[763] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[764] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[764]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[764] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[765] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[765]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[765] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[766] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[766]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[766] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[767] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[767]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[767] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[768] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[768]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[768] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[769] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[769]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[769] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[76] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[770] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[770]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[770] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[771] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[771]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[771] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[772] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[772]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[772] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[773] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[773]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[773] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[774] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[774]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[774] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[775] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[775]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[775] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[776] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[776]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[776] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[777] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[777]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[777] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[778] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[778]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[778] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[779] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[779]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[779] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[77] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[780] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[780]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[780] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[781] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[781]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[781] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[782] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[782]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[782] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[783] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[783]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[783] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[784] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[784]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[784] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[785] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[785]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[785] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[786] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[786]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[786] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[787] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[787]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[787] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[788] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[788]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[788] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[789] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[789]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[789] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[78] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[790] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[790]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[790] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[791] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[791]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[791] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[792] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[792]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[792] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[793] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[793]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[793] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[794] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[794]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[794] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[795] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[795]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[795] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[796] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[796]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[796] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[797] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[797]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[797] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[798] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[798]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[798] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[799] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[799]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[799] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[79] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[800] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[800]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[800] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[801] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[801]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[801] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[802] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[802]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[802] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[803] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[803]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[803] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[804] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[804]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[804] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[805] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[805]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[805] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[806] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[806]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[806] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[807] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[807]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[807] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[808] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[808]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[808] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[809] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[809]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[809] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[80] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[810] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[810]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[810] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[811] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[811]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[811] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[812] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[812]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[812] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[813] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[813]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[813] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[814] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[814]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[814] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[815] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[815]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[815] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[816] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[816]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[816] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[817] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[817]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[817] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[818] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[818]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[818] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[819] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[819]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[819] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[81] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[820] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[820]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[820] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[821] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[821]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[821] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[822] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[822]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[822] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[823] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[823]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[823] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[824] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[824]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[824] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[825] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[825]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[825] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[826] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[826]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[826] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[827] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[827]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[827] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[828] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[828]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[828] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[829] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[829]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[829] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[82] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[830] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[830]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[830] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[831] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[831]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[831] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[832] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[832]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[832] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[833] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[833]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[833] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[834] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[834]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[834] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[835] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[835]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[835] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[836] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[836]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[836] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[837] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[837]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[837] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[838] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[838]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[838] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[839] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[839]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[839] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[83] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[840] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[840]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[840] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[841] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[841]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[841] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[842] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[842]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[842] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[843] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[843]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[843] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[844] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[844]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[844] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[845] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[845]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[845] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[846] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[846]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[846] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[847] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[847]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[847] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[848] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[848]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[848] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[849] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[849]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[849] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[84] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[850] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[850]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[850] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[851] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[851]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[851] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[852] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[852]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[852] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[853] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[853]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[853] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[854] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[854]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[854] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[855] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[855]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[855] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[856] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[856]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[856] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[857] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[857]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[857] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[858] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[858]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[858] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[859] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[859]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[859] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[85] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[860] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[860]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[860] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[861] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[861]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[861] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[862] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[862]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[862] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[863] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[863]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[863] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[864] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[864]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[864] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[865] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[865]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[865] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[866] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[866]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[866] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[867] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[867]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[867] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[868] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[868]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[868] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[869] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[869]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[869] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[86] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[870] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[870]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[870] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[871] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[871]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[871] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[872] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[872]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[872] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[873] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[873]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[873] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[874] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[874]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[874] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[875] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[875]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[875] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[876] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[876]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[876] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[877] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[877]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[877] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[878] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[878]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[878] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[879] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[879]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[879] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[87] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[880] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[880]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[880] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[881] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[881]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[881] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[882] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[882]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[882] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[883] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[883]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[883] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[884] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[884]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[884] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[885] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[885]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[885] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[886] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[886]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[886] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[887] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[887]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[887] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[888] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[888]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[888] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[889] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[889]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[889] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[88] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[890] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[890]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[890] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[891] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[891]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[891] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[892] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[892]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[892] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[893] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[893]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[893] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[894] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[894]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[894] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[895] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[895]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[895] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[896] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[896]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[896] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[897] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[897]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[897] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[898] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[898]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[898] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[899] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[899]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[899] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[89] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[900] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[900]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[900] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[901] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[901]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[901] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[902] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[902]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[902] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[903] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[903]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[903] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[904] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[904]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[904] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[905] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[905]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[905] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[906] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[906]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[906] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[907] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[907]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[907] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[908] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[908]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[908] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[909] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[909]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[909] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[90] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[910] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[910]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[910] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[911] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[911]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[911] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[912] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[912]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[912] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[913] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[913]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[913] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[914] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[914]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[914] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[915] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[915]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[915] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[916] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[916]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[916] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[917] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[917]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[917] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[918] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[918]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[918] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[919] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[919]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[919] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[91] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[920] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[920]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[920] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[921] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[921]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[921] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[922] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[922]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[922] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[923] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[923]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[923] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[924] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[924]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[924] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[925] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[925]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[925] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[926] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[926]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[926] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[927] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[927]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[927] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[928] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[928]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[928] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[929] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[929]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[929] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[92] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[930] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[930]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[930] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[931] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[931]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[931] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[932] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[932]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[932] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[933] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[933]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[933] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[934] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[934]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[934] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[935] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[935]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[935] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[93] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[94] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[95] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[96] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[97] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[98] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[99] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[935]_i_1_n_3 ),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[935]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(weights_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[100] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[100]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[101] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[101]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[102] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[102]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[103] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[103]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[104] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[104]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[105] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[105]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[106] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[106]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[107] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[107]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[108] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[108]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[109] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[109]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[110] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[110]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[111] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[111]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[112] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[112]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[113] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[113]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[114] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[114]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[115] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[115]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[116] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[116]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[117] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[117]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[118] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[118]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[119] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[119]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[120] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[120]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[121] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[121]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[122] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[122]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[123] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[123]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[124] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[124]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[125] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[125]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[126] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[126]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[127] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[127]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[128] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[128]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[129] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[129]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[130] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[130]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[131] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[131]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[132] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[132]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[133] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[133]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[134] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[134]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[135] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[135]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[136] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[136]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[137] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[137]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[138] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[138]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[139] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[139]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[140] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[140]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[141] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[141]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[142] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[142]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[143] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[143]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[144] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[144]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[145] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[145]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[146] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[146]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[147] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[147]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[148] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[148]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[149] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[149]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[150] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[150]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[151] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[151]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[152] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[152]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[153] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[153]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[154] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[154]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[155] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[155]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[156] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[156]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[157] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[157]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[158] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[158]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[159] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[159]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[160] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[160]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[161] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[161]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[162] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[162]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[163] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[163]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[164] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[164]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[165] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[165]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[166] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[166]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[167] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[167]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[168] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[168]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[169] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[169]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[170] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[170]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[171] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[171]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[172] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[172]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[173] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[173]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[174] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[174]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[175] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[175]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[176] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[176]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[177] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[177]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[178] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[178]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[179] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[179]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[180] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[180]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[181] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[181]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[182] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[182]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[183] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[183]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[184] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[184]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[185] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[185]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[186] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[186]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[187] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[187]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[188] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[188]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[189] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[189]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[190] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[190]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[191] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[191]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[192] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[192]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[193] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[193]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[194] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[194]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[195] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[195]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[196] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[196]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[197] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[197]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[198] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[198]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[199] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[199]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[200] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[200]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[201] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[201]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[202] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[202]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[203] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[203]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[204] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[204]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[205] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[205]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[206] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[206]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[207] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[207]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[208] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[208]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[209] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[209]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[210] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[210]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[211] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[211]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[212] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[212]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[213] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[213]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[214] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[214]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[215] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[215]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[216] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[216]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[217] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[217]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[218] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[218]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[219] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[219]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[220] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[220]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[221] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[221]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[222] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[222]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[223] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[223]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[224] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[224]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[225] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[225]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[226] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[226]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[227] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[227]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[228] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[228]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[229] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[229]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[230] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[230]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[231] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[231]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[232] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[232]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[233] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[233]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[234] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[234]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[235] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[235]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[236] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[236]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[237] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[237]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[238] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[238]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[239] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[239]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[240] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[240]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[241] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[241]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[242] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[242]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[243] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[243]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[244] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[244]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[245] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[245]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[246] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[246]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[247] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[247]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[248] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[248]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[249] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[249]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[250] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[250]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[251] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[251]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[252] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[252]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[253] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[253]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[254] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[254]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[255] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[255]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[256] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[256]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[257] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[257]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[258] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[258]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[259] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[259]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[260] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[260]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[261] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[261]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[262] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[262]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[263] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[263]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[264] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[264]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[265] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[265]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[266] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[266]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[267] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[267]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[268] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[268]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[269] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[269]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[270] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[270]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[271] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[271]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[272] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[272]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[273] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[273]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[274] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[274]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[275] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[275]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[276] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[276]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[277] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[277]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[278] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[278]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[279] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[279]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[280] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[280]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[281] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[281]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[282] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[282]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[283] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[283]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[284] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[284]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[285] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[285]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[286] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[286]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[287] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[287]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[288] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[288]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[288] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[289] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[289]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[289] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[290] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[290]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[290] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[291] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[291]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[291] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[292] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[292]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[292] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[293] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[293]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[293] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[294] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[294]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[294] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[295] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[295]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[295] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[296] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[296]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[296] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[297] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[297]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[297] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[298] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[298]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[298] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[299] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[299]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[299] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[300] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[300]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[300] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[301] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[301]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[301] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[302] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[302]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[302] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[303] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[303]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[303] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[304] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[304]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[304] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[305] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[305]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[305] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[306] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[306]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[306] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[307] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[307]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[307] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[308] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[308]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[308] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[309] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[309]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[309] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[310] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[310]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[310] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[311] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[311]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[311] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[312] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[312]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[312] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[313] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[313]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[313] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[314] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[314]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[314] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[315] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[315]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[315] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[316] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[316]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[316] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[317] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[317]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[317] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[318] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[318]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[318] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[319] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[319]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[319] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[320] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[320]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[320] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[321] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[321]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[321] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[322] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[322]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[322] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[323] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[323]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[323] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[324] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[324]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[324] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[325] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[325]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[325] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[326] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[326]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[326] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[327] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[327]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[327] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[328] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[328]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[328] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[329] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[329]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[329] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[330] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[330]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[330] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[331] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[331]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[331] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[332] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[332]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[332] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[333] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[333]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[333] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[334] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[334]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[334] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[335] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[335]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[335] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[336] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[336]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[336] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[337] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[337]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[337] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[338] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[338]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[338] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[339] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[339]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[339] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[340] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[340]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[340] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[341] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[341]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[341] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[342] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[342]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[342] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[343] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[343]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[343] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[344] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[344]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[344] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[345] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[345]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[345] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[346] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[346]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[346] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[347] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[347]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[347] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[348] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[348]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[348] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[349] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[349]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[349] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[350] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[350]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[350] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[351] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[351]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[351] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[352] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[352]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[352] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[353] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[353]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[353] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[354] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[354]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[354] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[355] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[355]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[355] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[356] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[356]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[356] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[357] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[357]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[357] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[358] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[358]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[358] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[359] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[359]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[359] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[360] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[360]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[360] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[361] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[361]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[361] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[362] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[362]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[362] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[363] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[363]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[363] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[364] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[364]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[364] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[365] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[365]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[365] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[366] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[366]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[366] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[367] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[367]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[367] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[368] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[368]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[368] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[369] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[369]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[369] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[370] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[370]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[370] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[371] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[371]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[371] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[372] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[372]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[372] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[373] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[373]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[373] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[374] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[374]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[374] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[375] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[375]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[375] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[376] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[376]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[376] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[377] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[377]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[377] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[378] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[378]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[378] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[379] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[379]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[379] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[380] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[380]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[380] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[381] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[381]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[381] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[382] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[382]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[382] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[383] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[383]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[383] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[384] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[384]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[384] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[385] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[385]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[385] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[386] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[386]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[386] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[387] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[387]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[387] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[388] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[388]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[388] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[389] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[389]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[389] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[390] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[390]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[390] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[391] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[391]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[391] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[392] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[392]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[392] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[393] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[393]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[393] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[394] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[394]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[394] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[395] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[395]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[395] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[396] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[396]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[396] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[397] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[397]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[397] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[398] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[398]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[398] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[399] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[399]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[399] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[400] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[400]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[400] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[401] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[401]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[401] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[402] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[402]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[402] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[403] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[403]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[403] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[404] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[404]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[404] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[405] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[405]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[405] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[406] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[406]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[406] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[407] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[407]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[407] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[408] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[408]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[408] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[409] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[409]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[409] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[410] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[410]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[410] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[411] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[411]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[411] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[412] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[412]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[412] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[413] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[413]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[413] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[414] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[414]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[414] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[415] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[415]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[415] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[416] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[416]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[416] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[417] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[417]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[417] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[418] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[418]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[418] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[419] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[419]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[419] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[420] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[420]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[420] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[421] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[421]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[421] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[422] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[422]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[422] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[423] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[423]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[423] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[424] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[424]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[424] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[425] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[425]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[425] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[426] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[426]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[426] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[427] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[427]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[427] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[428] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[428]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[428] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[429] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[429]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[429] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[430] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[430]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[430] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[431] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[431]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[431] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[432] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[432]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[432] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[433] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[433]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[433] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[434] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[434]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[434] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[435] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[435]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[435] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[436] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[436]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[436] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[437] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[437]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[437] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[438] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[438]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[438] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[439] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[439]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[439] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[440] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[440]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[440] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[441] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[441]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[441] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[442] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[442]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[442] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[443] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[443]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[443] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[444] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[444]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[444] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[445] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[445]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[445] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[446] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[446]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[446] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[447] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[447]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[447] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[448] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[448]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[448] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[449] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[449]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[449] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[450] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[450]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[450] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[451] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[451]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[451] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[452] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[452]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[452] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[453] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[453]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[453] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[454] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[454]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[454] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[455] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[455]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[455] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[456] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[456]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[456] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[457] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[457]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[457] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[458] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[458]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[458] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[459] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[459]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[459] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[460] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[460]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[460] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[461] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[461]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[461] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[462] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[462]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[462] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[463] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[463]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[463] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[464] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[464]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[464] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[465] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[465]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[465] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[466] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[466]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[466] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[467] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[467]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[467] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[468] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[468]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[468] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[469] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[469]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[469] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[470] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[470]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[470] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[471] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[471]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[471] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[472] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[472]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[472] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[473] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[473]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[473] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[474] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[474]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[474] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[475] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[475]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[475] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[476] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[476]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[476] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[477] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[477]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[477] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[478] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[478]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[478] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[479] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[479]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[479] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[480] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[480]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[480] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[481] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[481]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[481] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[482] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[482]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[482] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[483] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[483]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[483] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[484] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[484]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[484] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[485] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[485]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[485] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[486] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[486]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[486] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[487] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[487]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[487] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[488] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[488]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[488] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[489] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[489]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[489] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[490] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[490]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[490] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[491] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[491]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[491] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[492] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[492]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[492] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[493] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[493]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[493] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[494] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[494]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[494] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[495] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[495]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[495] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[496] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[496]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[496] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[497] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[497]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[497] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[498] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[498]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[498] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[499] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[499]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[499] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[500] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[500]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[500] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[501] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[501]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[501] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[502] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[502]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[502] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[503] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[503]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[503] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[504] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[504]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[504] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[505] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[505]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[505] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[506] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[506]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[506] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[507] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[507]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[507] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[508] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[508]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[508] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[509] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[509]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[509] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[510] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[510]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[510] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[511] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[511]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[511] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[512] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[512]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[512] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[513] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[513]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[513] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[514] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[514]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[514] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[515] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[515]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[515] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[516] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[516]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[516] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[517] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[517]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[517] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[518] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[518]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[518] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[519] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[519]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[519] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[520] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[520]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[520] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[521] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[521]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[521] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[522] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[522]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[522] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[523] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[523]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[523] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[524] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[524]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[524] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[525] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[525]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[525] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[526] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[526]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[526] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[527] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[527]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[527] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[528] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[528]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[528] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[529] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[529]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[529] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[530] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[530]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[530] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[531] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[531]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[531] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[532] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[532]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[532] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[533] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[533]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[533] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[534] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[534]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[534] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[535] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[535]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[535] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[536] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[536]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[536] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[537] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[537]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[537] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[538] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[538]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[538] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[539] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[539]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[539] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[540] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[540]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[540] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[541] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[541]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[541] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[542] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[542]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[542] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[543] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[543]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[543] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[544] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[544]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[544] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[545] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[545]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[545] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[546] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[546]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[546] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[547] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[547]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[547] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[548] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[548]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[548] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[549] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[549]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[549] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[550] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[550]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[550] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[551] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[551]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[551] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[552] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[552]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[552] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[553] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[553]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[553] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[554] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[554]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[554] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[555] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[555]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[555] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[556] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[556]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[556] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[557] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[557]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[557] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[558] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[558]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[558] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[559] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[559]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[559] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[560] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[560]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[560] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[561] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[561]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[561] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[562] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[562]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[562] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[563] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[563]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[563] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[564] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[564]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[564] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[565] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[565]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[565] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[566] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[566]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[566] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[567] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[567]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[567] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[568] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[568]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[568] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[569] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[569]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[569] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[570] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[570]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[570] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[571] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[571]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[571] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[572] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[572]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[572] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[573] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[573]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[573] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[574] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[574]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[574] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[575] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[575]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[575] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[576] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[576]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[576] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[577] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[577]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[577] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[578] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[578]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[578] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[579] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[579]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[579] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[580] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[580]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[580] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[581] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[581]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[581] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[582] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[582]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[582] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[583] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[583]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[583] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[584] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[584]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[584] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[585] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[585]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[585] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[586] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[586]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[586] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[587] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[587]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[587] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[588] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[588]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[588] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[589] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[589]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[589] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[590] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[590]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[590] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[591] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[591]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[591] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[592] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[592]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[592] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[593] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[593]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[593] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[594] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[594]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[594] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[595] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[595]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[595] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[596] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[596]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[596] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[597] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[597]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[597] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[598] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[598]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[598] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[599] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[599]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[599] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[600] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[600]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[600] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[601] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[601]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[601] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[602] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[602]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[602] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[603] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[603]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[603] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[604] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[604]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[604] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[605] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[605]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[605] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[606] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[606]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[606] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[607] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[607]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[607] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[608] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[608]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[608] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[609] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[609]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[609] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[610] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[610]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[610] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[611] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[611]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[611] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[612] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[612]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[612] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[613] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[613]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[613] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[614] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[614]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[614] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[615] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[615]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[615] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[616] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[616]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[616] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[617] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[617]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[617] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[618] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[618]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[618] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[619] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[619]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[619] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[620] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[620]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[620] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[621] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[621]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[621] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[622] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[622]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[622] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[623] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[623]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[623] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[624] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[624]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[624] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[625] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[625]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[625] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[626] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[626]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[626] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[627] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[627]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[627] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[628] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[628]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[628] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[629] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[629]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[629] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[630] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[630]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[630] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[631] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[631]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[631] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[632] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[632]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[632] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[633] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[633]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[633] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[634] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[634]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[634] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[635] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[635]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[635] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[636] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[636]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[636] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[637] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[637]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[637] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[638] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[638]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[638] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[639] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[639]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[639] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[640] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[640]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[640] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[641] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[641]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[641] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[642] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[642]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[642] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[643] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[643]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[643] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[644] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[644]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[644] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[645] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[645]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[645] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[646] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[646]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[646] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[647] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[647]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[647] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[648] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[648]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[648] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[649] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[649]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[649] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[64] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[64]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[650] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[650]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[650] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[651] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[651]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[651] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[652] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[652]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[652] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[653] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[653]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[653] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[654] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[654]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[654] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[655] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[655]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[655] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[656] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[656]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[656] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[657] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[657]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[657] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[658] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[658]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[658] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[659] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[659]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[659] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[65] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[65]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[660] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[660]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[660] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[661] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[661]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[661] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[662] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[662]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[662] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[663] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[663]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[663] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[664] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[664]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[664] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[665] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[665]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[665] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[666] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[666]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[666] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[667] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[667]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[667] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[668] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[668]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[668] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[669] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[669]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[669] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[66] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[66]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[670] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[670]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[670] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[671] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[671]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[671] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[672] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[672]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[672] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[673] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[673]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[673] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[674] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[674]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[674] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[675] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[675]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[675] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[676] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[676]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[676] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[677] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[677]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[677] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[678] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[678]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[678] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[679] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[679]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[679] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[67] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[67]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[680] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[680]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[680] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[681] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[681]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[681] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[682] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[682]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[682] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[683] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[683]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[683] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[684] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[684]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[684] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[685] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[685]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[685] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[686] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[686]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[686] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[687] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[687]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[687] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[688] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[688]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[688] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[689] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[689]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[689] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[68] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[68]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[690] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[690]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[690] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[691] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[691]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[691] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[692] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[692]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[692] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[693] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[693]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[693] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[694] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[694]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[694] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[695] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[695]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[695] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[696] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[696]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[696] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[697] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[697]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[697] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[698] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[698]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[698] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[699] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[699]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[699] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[69] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[69]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[700] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[700]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[700] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[701] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[701]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[701] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[702] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[702]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[702] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[703] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[703]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[703] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[704] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[704]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[704] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[705] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[705]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[705] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[706] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[706]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[706] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[707] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[707]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[707] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[708] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[708]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[708] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[709] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[709]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[709] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[70] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[70]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[710] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[710]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[710] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[711] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[711]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[711] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[712] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[712]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[712] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[713] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[713]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[713] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[714] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[714]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[714] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[715] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[715]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[715] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[716] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[716]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[716] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[717] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[717]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[717] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[718] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[718]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[718] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[719] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[719]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[719] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[71] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[71]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[720] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[720]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[720] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[721] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[721]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[721] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[722] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[722]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[722] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[723] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[723]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[723] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[724] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[724]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[724] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[725] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[725]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[725] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[726] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[726]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[726] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[727] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[727]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[727] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[728] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[728]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[728] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[729] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[729]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[729] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[72] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[72]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[730] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[730]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[730] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[731] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[731]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[731] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[732] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[732]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[732] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[733] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[733]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[733] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[734] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[734]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[734] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[735] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[735]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[735] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[736] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[736]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[736] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[737] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[737]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[737] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[738] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[738]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[738] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[739] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[739]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[739] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[73] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[73]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[740] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[740]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[740] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[741] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[741]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[741] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[742] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[742]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[742] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[743] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[743]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[743] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[744] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[744]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[744] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[745] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[745]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[745] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[746] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[746]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[746] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[747] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[747]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[747] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[748] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[748]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[748] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[749] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[749]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[749] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[74] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[74]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[750] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[750]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[750] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[751] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[751]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[751] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[752] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[752]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[752] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[753] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[753]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[753] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[754] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[754]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[754] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[755] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[755]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[755] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[756] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[756]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[756] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[757] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[757]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[757] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[758] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[758]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[758] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[759] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[759]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[759] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[75] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[75]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[760] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[760]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[760] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[761] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[761]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[761] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[762] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[762]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[762] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[763] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[763]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[763] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[764] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[764]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[764] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[765] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[765]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[765] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[766] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[766]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[766] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[767] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[767]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[767] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[768] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[768]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[768] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[769] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[769]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[769] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[76] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[76]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[770] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[770]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[770] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[771] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[771]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[771] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[772] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[772]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[772] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[773] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[773]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[773] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[774] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[774]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[774] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[775] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[775]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[775] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[776] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[776]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[776] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[777] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[777]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[777] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[778] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[778]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[778] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[779] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[779]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[779] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[77] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[77]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[780] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[780]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[780] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[781] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[781]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[781] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[782] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[782]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[782] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[783] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[783]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[783] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[784] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[784]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[784] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[785] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[785]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[785] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[786] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[786]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[786] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[787] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[787]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[787] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[788] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[788]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[788] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[789] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[789]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[789] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[78] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[78]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[790] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[790]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[790] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[791] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[791]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[791] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[792] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[792]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[792] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[793] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[793]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[793] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[794] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[794]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[794] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[795] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[795]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[795] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[796] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[796]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[796] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[797] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[797]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[797] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[798] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[798]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[798] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[799] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[799]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[799] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[79] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[79]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[800] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[800]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[800] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[801] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[801]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[801] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[802] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[802]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[802] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[803] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[803]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[803] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[804] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[804]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[804] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[805] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[805]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[805] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[806] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[806]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[806] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[807] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[807]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[807] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[808] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[808]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[808] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[809] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[809]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[809] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[80] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[80]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[810] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[810]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[810] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[811] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[811]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[811] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[812] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[812]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[812] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[813] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[813]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[813] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[814] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[814]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[814] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[815] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[815]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[815] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[816] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[816]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[816] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[817] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[817]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[817] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[818] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[818]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[818] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[819] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[819]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[819] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[81] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[81]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[820] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[820]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[820] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[821] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[821]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[821] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[822] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[822]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[822] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[823] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[823]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[823] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[824] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[824]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[824] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[825] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[825]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[825] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[826] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[826]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[826] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[827] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[827]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[827] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[828] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[828]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[828] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[829] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[829]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[829] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[82] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[82]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[830] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[830]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[830] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[831] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[831]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[831] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[832] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[832]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[832] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[833] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[833]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[833] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[834] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[834]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[834] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[835] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[835]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[835] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[836] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[836]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[836] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[837] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[837]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[837] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[838] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[838]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[838] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[839] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[839]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[839] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[83] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[83]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[840] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[840]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[840] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[841] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[841]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[841] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[842] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[842]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[842] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[843] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[843]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[843] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[844] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[844]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[844] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[845] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[845]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[845] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[846] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[846]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[846] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[847] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[847]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[847] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[848] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[848]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[848] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[849] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[849]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[849] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[84] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[84]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[850] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[850]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[850] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[851] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[851]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[851] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[852] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[852]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[852] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[853] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[853]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[853] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[854] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[854]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[854] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[855] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[855]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[855] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[856] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[856]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[856] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[857] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[857]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[857] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[858] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[858]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[858] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[859] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[859]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[859] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[85] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[85]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[860] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[860]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[860] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[861] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[861]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[861] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[862] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[862]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[862] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[863] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[863]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[863] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[864] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[864]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[864] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[865] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[865]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[865] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[866] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[866]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[866] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[867] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[867]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[867] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[868] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[868]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[868] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[869] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[869]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[869] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[86] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[86]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[870] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[870]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[870] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[871] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[871]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[871] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[872] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[872]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[872] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[873] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[873]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[873] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[874] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[874]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[874] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[875] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[875]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[875] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[876] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[876]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[876] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[877] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[877]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[877] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[878] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[878]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[878] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[879] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[879]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[879] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[87] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[87]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[880] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[880]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[880] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[881] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[881]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[881] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[882] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[882]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[882] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[883] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[883]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[883] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[884] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[884]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[884] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[885] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[885]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[885] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[886] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[886]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[886] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[887] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[887]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[887] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[888] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[888]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[888] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[889] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[889]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[889] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[88] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[88]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[890] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[890]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[890] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[891] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[891]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[891] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[892] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[892]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[892] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[893] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[893]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[893] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[894] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[894]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[894] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[895] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[895]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[895] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[896] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[896]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[896] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[897] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[897]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[897] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[898] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[898]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[898] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[899] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[899]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[899] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[89] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[89]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[900] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[900]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[900] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[901] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[901]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[901] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[902] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[902]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[902] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[903] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[903]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[903] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[904] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[904]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[904] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[905] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[905]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[905] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[906] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[906]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[906] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[907] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[907]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[907] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[908] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[908]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[908] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[909] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[909]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[909] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[90] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[90]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[910] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[910]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[910] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[911] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[911]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[911] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[912] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[912]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[912] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[913] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[913]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[913] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[914] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[914]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[914] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[915] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[915]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[915] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[916] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[916]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[916] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[917] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[917]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[917] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[918] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[918]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[918] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[919] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[919]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[919] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[91] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[91]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[920] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[920]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[920] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[921] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[921]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[921] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[922] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[922]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[922] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[923] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[923]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[923] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[924] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[924]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[924] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[925] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[925]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[925] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[926] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[926]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[926] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[927] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[927]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[927] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[928] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[928]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[928] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[929] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[929]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[929] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[92] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[92]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[930] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[930]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[930] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[931] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[931]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[931] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[932] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[932]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[932] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[933] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[933]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[933] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[934] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[934]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[934] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[935] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[935]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[935] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[93] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[93]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[94] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[94]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[95] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[95]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[96] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[96]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[97] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[97]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[98] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[98]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[99] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[99]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(weights_V_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__0_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__1_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__2_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__3_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "B_V_data_1_sel_rd_reg" *) 
  FDRE B_V_data_1_sel_rd_reg_rep__4
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_rep__4_i_1_n_3),
        .Q(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep__0_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep__1_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep__2_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep__2_i_1_n_3));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep__3_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep__3_i_1_n_3));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep__4_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep__4_i_1_n_3));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_rep_i_1
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_rep_i_1_n_3));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(weights_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(Q),
        .I3(weights_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(weights_V_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_weights_V_TREADY),
        .I2(weights_V_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(weights_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(weights_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[800] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[800] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [800]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[801] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[801] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [801]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[802] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[802] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [802]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[803] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[803] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [803]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[804] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[804] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [804]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[805] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[805] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [805]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[806] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[806] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [806]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_100_reg_11096[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[807] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[807] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [807]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[808] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[808] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [808]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[809] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[809] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [809]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[810] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[810] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [810]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[811] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[811] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [811]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[812] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[812] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [812]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[813] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[813] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [813]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[814] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[814] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [814]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_101_reg_11101[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[815] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[815] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [815]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[816] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[816] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [816]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[817] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[817] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [817]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[818] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[818] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [818]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[819] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[819] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [819]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[820] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[820] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [820]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[821] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[821] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [821]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[822] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[822] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [822]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_102_reg_11106[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[823] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[823] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [823]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[832] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[832] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [832]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[833] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[833] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [833]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[834] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[834] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [834]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[835] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[835] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [835]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[836] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[836] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [836]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[837] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[837] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [837]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[838] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[838] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [838]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_104_reg_11116[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[839] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[839] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [839]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[840] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[840] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [840]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[841] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[841] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [841]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[842] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[842] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [842]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[843] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[843] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [843]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[844] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[844] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [844]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[845] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[845] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [845]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[846] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[846] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [846]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_105_reg_11121[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[847] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[847] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [847]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[848] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[848] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [848]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[849] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[849] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [849]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[850] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[850] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [850]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[851] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[851] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [851]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[852] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[852] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [852]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[853] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[853] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [853]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[854] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[854] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [854]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_106_reg_11126[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[855] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[855] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [855]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[872] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[872] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [872]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[873] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[873] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [873]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[874] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[874] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [874]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[875] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[875] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [875]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[876] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[876] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [876]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[877] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[877] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [877]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[878] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[878] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [878]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_109_reg_11141[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[879] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[879] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [879]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[880] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[880] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [880]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[881] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[881] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [881]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[882] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[882] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [882]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[883] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[883] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [883]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[884] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[884] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [884]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[885] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[885] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [885]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[886] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[886] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [886]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_110_reg_11146[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[887] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[887] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [887]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[888] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[888] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [888]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[889] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[889] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [889]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[890] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[890] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [890]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[891] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[891] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [891]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[892] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[892] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [892]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[893] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[893] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [893]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[894] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[894] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [894]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_111_reg_11151[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[895] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[895] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [895]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[904] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[904] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [904]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[905] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[905] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [905]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[906] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[906] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [906]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[907] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[907] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [907]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[908] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[908] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [908]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[909] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[909] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [909]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[910] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[910] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [910]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_113_reg_11161[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[911] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[911] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [911]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[912] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[912] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [912]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[913] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[913] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [913]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[914] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[914] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [914]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[915] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[915] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [915]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[916] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[916] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [916]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[917] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[917] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [917]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[918] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[918] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [918]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_114_reg_11166[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[919] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[919] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [919]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[920] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[920] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [920]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[921] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[921] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [921]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[922] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[922] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [922]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[923] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[923] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [923]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[924] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[924] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [924]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[925] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[925] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [925]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[926] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[926] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [926]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_115_reg_11171[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[927] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[927] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [927]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_118_reg_10601[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_119_reg_10606[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[88] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[88] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [88]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[89] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[89] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [89]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[90] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[90] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [90]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[91] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[91] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [91]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[92] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[92] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [92]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[93] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[93] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [93]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[94] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[94] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [94]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_11_reg_10651[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[95] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[95] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [95]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[24] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[25] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[27] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[28] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[30] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_120_reg_10611[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[31] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[40] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[41] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[42] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[43] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[44] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[45] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[46] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_122_reg_10621[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[47] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[48] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[49] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[50] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[51] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[52] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[53] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[54] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_123_reg_10626[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[55] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[56] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[57] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[58] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[59] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[60] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[61] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[62] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_124_reg_10631[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[63] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[96] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[96] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [96]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[97] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[97] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [97]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[98] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[98] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [98]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[99] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[99] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [99]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[100] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[100] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [100]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[101] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[101] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [101]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[102] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[102] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [102]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_12_reg_10656[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[103] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[103] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [103]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[112] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[112] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [112]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[113] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[113] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [113]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[114] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[114] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [114]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[115] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[115] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [115]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[116] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[116] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [116]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[117] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[117] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [117]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[118] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[118] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [118]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_14_reg_10666[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[119] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[119] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [119]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[120] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[120] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [120]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[121] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[121] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [121]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[122] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[122] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [122]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[123] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[123] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [123]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[124] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[124] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [124]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[125] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[125] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [125]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[126] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[126] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [126]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_15_reg_10671[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[127] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[127] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [127]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[128] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[128] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [128]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[129] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[129] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [129]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[130] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[130] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [130]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[131] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[131] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [131]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[132] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[132] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [132]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[133] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[133] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [133]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[134] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[134] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [134]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_16_reg_10676[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[135] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[135] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [135]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[152] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[152] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [152]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[153] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[153] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [153]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[154] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[154] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [154]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[155] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[155] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [155]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[156] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[156] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [156]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[157] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[157] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [157]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[158] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[158] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [158]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_19_reg_10691[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[159] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[159] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [159]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[160] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[160] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [160]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[161] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[161] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [161]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[162] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[162] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [162]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[163] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[163] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [163]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[164] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[164] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [164]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[165] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[165] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [165]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[166] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[166] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [166]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_20_reg_10696[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[167] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[167] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [167]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[168] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[168] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [168]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[169] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[169] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [169]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[170] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[170] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [170]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[171] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[171] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [171]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[172] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[172] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [172]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[173] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[173] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [173]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[174] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[174] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [174]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_21_reg_10701[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[175] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[175] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [175]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[184] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[184] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [184]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[185] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[185] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [185]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[186] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[186] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [186]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[187] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[187] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [187]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[188] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[188] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [188]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[189] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[189] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [189]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[190] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[190] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [190]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_23_reg_10711[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[191] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[191] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [191]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[192] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[192] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [192]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[193] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[193] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [193]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[194] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[194] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [194]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[195] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[195] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [195]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[196] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[196] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [196]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[197] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[197] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [197]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[198] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[198] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [198]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_24_reg_10716[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[199] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[199] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [199]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[200] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[200] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [200]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[201] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[201] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [201]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[202] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[202] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [202]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[203] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[203] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [203]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[204] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[204] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [204]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[205] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[205] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [205]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[206] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[206] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [206]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_25_reg_10721[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[207] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[207] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [207]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[224] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[224] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [224]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[225] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[225] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [225]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[226] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[226] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [226]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[227] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[227] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [227]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[228] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[228] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [228]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[229] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[229] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [229]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[230] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[230] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [230]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_28_reg_10736[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[231] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[231] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [231]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[232] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[232] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [232]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[233] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[233] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [233]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[234] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[234] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [234]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[235] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[235] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [235]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[236] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[236] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [236]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[237] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[237] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [237]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[238] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[238] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [238]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_29_reg_10741[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[239] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[239] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [239]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[240] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[240] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [240]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[241] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[241] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [241]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[242] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[242] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [242]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[243] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[243] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [243]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[244] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[244] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [244]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[245] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[245] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [245]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[246] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[246] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [246]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_30_reg_10746[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[247] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[247] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [247]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[256] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[256] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [256]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[257] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[257] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [257]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[258] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[258] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [258]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[259] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[259] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [259]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[260] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[260] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [260]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[261] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[261] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [261]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[262] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[262] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [262]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_32_reg_10756[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[263] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[263] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [263]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[264] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[264] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [264]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[265] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[265] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [265]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[266] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[266] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [266]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[267] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[267] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [267]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[268] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[268] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [268]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[269] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[269] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [269]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[270] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[270] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [270]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_33_reg_10761[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[271] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[271] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [271]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[272] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[272] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [272]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[273] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[273] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [273]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[274] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[274] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [274]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[275] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[275] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [275]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[276] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[276] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [276]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[277] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[277] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [277]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[278] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[278] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [278]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_34_reg_10766[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[279] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[279] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [279]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[296] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[296] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [296]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[297] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[297] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [297]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[298] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[298] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [298]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[299] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[299] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [299]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[300] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[300] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [300]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[301] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[301] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [301]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[302] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[302] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [302]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_37_reg_10781[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[303] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[303] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [303]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[304] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[304] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [304]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[305] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[305] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [305]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[306] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[306] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [306]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[307] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[307] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [307]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[308] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[308] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [308]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[309] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[309] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [309]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[310] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[310] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [310]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_38_reg_10786[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[311] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[311] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [311]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[312] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[312] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [312]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[313] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[313] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [313]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[314] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[314] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [314]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[315] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[315] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [315]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[316] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[316] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [316]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[317] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[317] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [317]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[318] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[318] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [318]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_39_reg_10791[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[319] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[319] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [319]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[328] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[328] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [328]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[329] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[329] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [329]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[330] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[330] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [330]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[331] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[331] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [331]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[332] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[332] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [332]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[333] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[333] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [333]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[334] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[334] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [334]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_41_reg_10801[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[335] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[335] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [335]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[336] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[336] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [336]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[337] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[337] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [337]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[338] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[338] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [338]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[339] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[339] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [339]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[340] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[340] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [340]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[341] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[341] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [341]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[342] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[342] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [342]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_42_reg_10806[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[343] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[343] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [343]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[344] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[344] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [344]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[345] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[345] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [345]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[346] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[346] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [346]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[347] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[347] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [347]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[348] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[348] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [348]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[349] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[349] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [349]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[350] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[350] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [350]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_43_reg_10811[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[351] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[351] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [351]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[368] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[368] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [368]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[369] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[369] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [369]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[370] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[370] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [370]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[371] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[371] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [371]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[372] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[372] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [372]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[373] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[373] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [373]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[374] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[374] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [374]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_46_reg_10826[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[375] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[375] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [375]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[376] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[376] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [376]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[377] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[377] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [377]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[378] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[378] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [378]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[379] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[379] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [379]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[380] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[380] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [380]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[381] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[381] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [381]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[382] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[382] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [382]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_47_reg_10831[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[383] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[383] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [383]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[384] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[384] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [384]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[385] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[385] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [385]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[386] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[386] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [386]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[387] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[387] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [387]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[388] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[388] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [388]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[389] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[389] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [389]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[390] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[390] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [390]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_48_reg_10836[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[391] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[391] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [391]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[400] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[400] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [400]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[401] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[401] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [401]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[402] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[402] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [402]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[403] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[403] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [403]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[404] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[404] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [404]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[405] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[405] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [405]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[406] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[406] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [406]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_50_reg_10846[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[407] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[407] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [407]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[408] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[408] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [408]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[409] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[409] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [409]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[410] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[410] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [410]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[411] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[411] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [411]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[412] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[412] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [412]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[413] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[413] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [413]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[414] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[414] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [414]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_51_reg_10851[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[415] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[415] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [415]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[416] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[416] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [416]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[417] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[417] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [417]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[418] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[418] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [418]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[419] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[419] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [419]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[420] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[420] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [420]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[421] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[421] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [421]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[422] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[422] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [422]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_52_reg_10856[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[423] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[423] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [423]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[440] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[440] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [440]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[441] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[441] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [441]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[442] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[442] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [442]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[443] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[443] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [443]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[444] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[444] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [444]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[445] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[445] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [445]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[446] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[446] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [446]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_55_reg_10871[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[447] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[447] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [447]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[448] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[448] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [448]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[449] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[449] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [449]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[450] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[450] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [450]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[451] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[451] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [451]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[452] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[452] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [452]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[453] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[453] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [453]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[454] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[454] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [454]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_56_reg_10876[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[455] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[455] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [455]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[456] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[456] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [456]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[457] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[457] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [457]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[458] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[458] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [458]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[459] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[459] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [459]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[460] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[460] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [460]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[461] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[461] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [461]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[462] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[462] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [462]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_57_reg_10881[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[463] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[463] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [463]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[472] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[472] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [472]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[473] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[473] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [473]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[474] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[474] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [474]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[475] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[475] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [475]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[476] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[476] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [476]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[477] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[477] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [477]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[478] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[478] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [478]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_59_reg_10891[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[479] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[479] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [479]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[480] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[480] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [480]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[481] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[481] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [481]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[482] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[482] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [482]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[483] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[483] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [483]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[484] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[484] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [484]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[485] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[485] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [485]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[486] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[486] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [486]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_60_reg_10896[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[487] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[487] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [487]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[488] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[488] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [488]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[489] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[489] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [489]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[490] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[490] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [490]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[491] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[491] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [491]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[492] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[492] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [492]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[493] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[493] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [493]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[494] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[494] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [494]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_61_reg_10901[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[495] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[495] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [495]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[512] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[512] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [512]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[513] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[513] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [513]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[514] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[514] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [514]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[515] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[515] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [515]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[516] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[516] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [516]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[517] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[517] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [517]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[518] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[518] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [518]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_64_reg_10916[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[519] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[519] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [519]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[520] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[520] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [520]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[521] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[521] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [521]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[522] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[522] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [522]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[523] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[523] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [523]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[524] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[524] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [524]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[525] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[525] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [525]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[526] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[526] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [526]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_65_reg_10921[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[527] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[527] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [527]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[528] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[528] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [528]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[529] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[529] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [529]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[530] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[530] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [530]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[531] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[531] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [531]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[532] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[532] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [532]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[533] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[533] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [533]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[534] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[534] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [534]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_66_reg_10926[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[535] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[535] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [535]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[544] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[544] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [544]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[545] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[545] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [545]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[546] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[546] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [546]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[547] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[547] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [547]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[548] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[548] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [548]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[549] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[549] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [549]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[550] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[550] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [550]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_68_reg_10936[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[551] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[551] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [551]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[552] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[552] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [552]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[553] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[553] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [553]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[554] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[554] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [554]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[555] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[555] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [555]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[556] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[556] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [556]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[557] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[557] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [557]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[558] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[558] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [558]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_69_reg_10941[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[559] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[559] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [559]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[560] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[560] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [560]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[561] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[561] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [561]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[562] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[562] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [562]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[563] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[563] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [563]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[564] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[564] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [564]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[565] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[565] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [565]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[566] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[566] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [566]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_70_reg_10946[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[567] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[567] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [567]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[584] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[584] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [584]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[585] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[585] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [585]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[586] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[586] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [586]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[587] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[587] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [587]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[588] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[588] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [588]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[589] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[589] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [589]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[590] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[590] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [590]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_73_reg_10961[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[591] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[591] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [591]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[592] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[592] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [592]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[593] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[593] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [593]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[594] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[594] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [594]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[595] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[595] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [595]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[596] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[596] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [596]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[597] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[597] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [597]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[598] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[598] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [598]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_74_reg_10966[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[599] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[599] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [599]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[600] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[600] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [600]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[601] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[601] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [601]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[602] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[602] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [602]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[603] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[603] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [603]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[604] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[604] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [604]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[605] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[605] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [605]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[606] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[606] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [606]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_75_reg_10971[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[607] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[607] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [607]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[616] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[616] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [616]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[617] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[617] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [617]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[618] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[618] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [618]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[619] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[619] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [619]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[620] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[620] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [620]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[621] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[621] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [621]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[622] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[622] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [622]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_77_reg_10981[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[623] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[623] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [623]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[624] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[624] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [624]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[625] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[625] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [625]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[626] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[626] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [626]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[627] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[627] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [627]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[628] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[628] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [628]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[629] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[629] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [629]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[630] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[630] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [630]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_78_reg_10986[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[631] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[631] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [631]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[632] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[632] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [632]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[633] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[633] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [633]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[634] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[634] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [634]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[635] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[635] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [635]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[636] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[636] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [636]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[637] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[637] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [637]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[638] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[638] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [638]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_79_reg_10991[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[639] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[639] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [639]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[656] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[656] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [656]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[657] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[657] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [657]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[658] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[658] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [658]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[659] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[659] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [659]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[660] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[660] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [660]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[661] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[661] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [661]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[662] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[662] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [662]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_82_reg_11006[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[663] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[663] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [663]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[664] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[664] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [664]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[665] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[665] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [665]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[666] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[666] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [666]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[667] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[667] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [667]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[668] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[668] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [668]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[669] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[669] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [669]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[670] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[670] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [670]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_83_reg_11011[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[671] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[671] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [671]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[672] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[672] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [672]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[673] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[673] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [673]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[674] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[674] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [674]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[675] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[675] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [675]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[676] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[676] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [676]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[677] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[677] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [677]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[678] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[678] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [678]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_84_reg_11016[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[679] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[679] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [679]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[688] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[688] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [688]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[689] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[689] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [689]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[690] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[690] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [690]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[691] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[691] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [691]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[692] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[692] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [692]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[693] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[693] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [693]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[694] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[694] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [694]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_86_reg_11026[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[695] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[695] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [695]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[696] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[696] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [696]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[697] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[697] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [697]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[698] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[698] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [698]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[699] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[699] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [699]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[700] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[700] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [700]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[701] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[701] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [701]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[702] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[702] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [702]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_87_reg_11031[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[703] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[703] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [703]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[704] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[704] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [704]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[705] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[705] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [705]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[706] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[706] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [706]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[707] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[707] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [707]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[708] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[708] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [708]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[709] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[709] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [709]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[710] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[710] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [710]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_88_reg_11036[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[711] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[711] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [711]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[728] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[728] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [728]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[729] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[729] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [729]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[730] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[730] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [730]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[731] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[731] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [731]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[732] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[732] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [732]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[733] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[733] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [733]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[734] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[734] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [734]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_91_reg_11051[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[735] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[735] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [735]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[736] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[736] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [736]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[737] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[737] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [737]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[738] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[738] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [738]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[739] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[739] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [739]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[740] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[740] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [740]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[741] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[741] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [741]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[742] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[742] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [742]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_92_reg_11056[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[743] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[743] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [743]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[744] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[744] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [744]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[745] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[745] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [745]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[746] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[746] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [746]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[747] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[747] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [747]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[748] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[748] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [748]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[749] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[749] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [749]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[750] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[750] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [750]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_93_reg_11061[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[751] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[751] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [751]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[760] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[760] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [760]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[761] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[761] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [761]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[762] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[762] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [762]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[763] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[763] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [763]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[764] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[764] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [764]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[765] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[765] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [765]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[766] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[766] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [766]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_95_reg_11071[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[767] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[767] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [767]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[768] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[768] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [768]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[769] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[769] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [769]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[770] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[770] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [770]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[771] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[771] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [771]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[772] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[772] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [772]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[773] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[773] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [773]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[774] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[774] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [774]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_96_reg_11076[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[775] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[775] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [775]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[776] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[776] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [776]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[777] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[777] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [777]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[778] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[778] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [778]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[779] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[779] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [779]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[780] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[780] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [780]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[781] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[781] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [781]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[782] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[782] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [782]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_97_reg_11081[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[783] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[783] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [783]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[80] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[80] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [80]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[81] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[81] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [81]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[82] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[82] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [82]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[83] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[83] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [83]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[84] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[84] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [84]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[85] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[85] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [85]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[86] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[86] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [86]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \local_temp_V_9_reg_10646[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[87] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[87] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [87]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[71] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[71] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [71]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[79] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[79] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [79]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[111] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[111] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [111]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[327] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[327] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [327]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[359] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[359] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [359]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[367] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[367] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [367]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[399] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[399] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [399]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[431] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[431] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [431]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[471] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[471] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [471]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[503] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[503] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [503]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[511] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[511] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [511]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[543] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[543] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [543]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[575] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[575] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [575]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[143] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[143] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [143]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[583] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[583] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [583]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[615] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[615] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [615]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[647] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[647] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [647]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[655] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[655] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [655]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[687] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[687] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [687]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[719] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[719] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [719]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[727] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[727] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [727]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[759] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[759] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [759]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[791] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[791] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [791]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[799] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[799] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [799]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[151] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[151] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [151]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[831] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[831] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [831]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[863] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[863] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [863]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[871] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[871] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [871]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[903] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[903] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [903]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[935] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[935] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [935]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[183] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[183] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [183]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[215] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[215] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [215]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[223] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[223] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [223]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[255] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[255] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [255]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[287] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[287] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [287]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[295] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[295] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [295]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[39] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[70] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[70] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [70]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[78] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[78] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [78]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[294] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[294] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [294]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[326] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[326] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [326]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[358] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[358] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [358]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[366] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[366] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [366]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[398] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[398] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [398]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[430] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[430] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [430]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[439] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[439] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [439]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[470] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[470] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [470]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[502] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[502] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [502]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[510] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[510] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [510]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[110] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[110] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [110]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[542] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[542] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [542]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[574] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[574] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [574]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[582] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[582] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [582]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[614] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[614] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [614]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[646] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[646] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [646]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[654] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[654] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [654]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[686] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[686] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [686]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[718] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[718] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [718]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[726] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[726] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [726]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[758] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[758] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [758]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[142] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[142] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [142]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[790] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[790] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [790]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[798] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[798] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [798]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[830] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[830] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [830]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[862] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[862] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [862]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[870] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[870] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [870]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[902] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[902] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [902]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[934] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[934] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [934]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[150] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[150] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [150]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[182] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[182] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [182]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[214] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[214] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [214]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[222] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[222] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [222]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[254] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[254] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [254]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[286] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[286] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [286]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [38]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[69] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[69] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [69]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[77] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[77] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [77]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[293] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[293] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [293]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[325] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[325] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [325]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[357] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[357] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [357]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[365] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[365] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [365]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[397] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[397] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [397]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[429] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[429] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [429]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[438] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[438] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [438]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[469] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[469] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [469]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[501] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[501] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [501]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[509] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[509] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [509]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[109] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[109] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [109]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[541] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[541] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [541]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[573] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[573] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [573]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[581] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[581] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [581]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[613] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[613] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [613]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[645] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[645] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [645]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[653] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[653] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [653]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[685] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[685] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [685]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[717] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[717] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [717]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[725] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[725] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [725]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[757] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[757] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [757]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[141] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[141] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [141]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[789] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[789] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [789]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[797] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[797] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [797]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[829] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[829] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [829]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[861] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[861] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [861]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[869] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[869] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [869]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[901] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[901] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [901]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[933] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[933] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [933]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[149] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[149] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [149]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[181] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[181] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [181]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[213] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[213] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [213]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[221] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[221] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [221]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[253] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[253] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [253]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[285] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[285] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [285]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[37] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [37]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[68] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[68] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [68]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[284] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[284] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [284]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[292] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[292] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [292]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[324] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[324] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [324]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[356] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[356] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [356]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[364] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[364] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [364]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[396] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[396] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [396]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[428] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[428] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [428]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[437] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[437] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [437]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[468] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[468] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [468]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[500] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[500] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [500]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[76] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[76] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [76]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[508] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[508] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [508]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[540] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[540] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [540]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[572] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[572] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [572]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[580] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[580] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [580]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[612] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[612] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [612]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[644] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[644] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [644]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[652] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[652] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [652]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[684] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[684] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [684]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[716] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[716] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [716]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[724] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[724] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [724]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[108] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[108] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [108]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[756] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[756] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [756]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[788] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[788] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [788]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[796] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[796] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [796]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[828] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[828] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [828]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[860] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[860] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [860]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[868] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[868] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [868]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[900] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[900] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [900]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__37
       (.I0(\B_V_data_1_payload_B_reg_n_3_[932] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[932] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [932]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[140] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[140] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [140]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[148] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[148] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [148]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[180] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[180] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [180]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[212] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[212] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [212]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[220] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[220] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [220]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[252] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[252] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [252]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[36] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [36]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[67] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[67] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [67]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[283] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[283] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [283]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[291] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[291] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [291]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[323] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[323] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [323]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[355] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[355] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [355]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[363] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[363] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [363]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[395] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[395] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [395]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[427] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[427] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [427]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[436] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[436] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [436]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[467] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[467] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [467]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[499] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[499] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [499]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[75] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[75] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [75]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[507] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[507] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [507]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[539] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[539] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [539]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[571] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[571] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [571]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[579] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[579] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [579]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[611] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[611] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [611]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[643] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[643] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [643]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[651] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[651] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [651]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[683] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[683] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [683]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[715] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[715] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [715]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[723] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[723] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [723]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[107] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[107] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [107]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[755] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[755] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [755]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[787] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[787] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [787]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[795] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[795] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [795]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[827] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[827] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [827]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[859] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[859] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [859]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[867] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[867] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [867]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[899] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[899] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [899]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__37
       (.I0(\B_V_data_1_payload_B_reg_n_3_[931] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[931] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [931]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[139] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[139] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [139]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[147] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[147] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [147]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[179] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[179] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [179]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[211] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[211] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [211]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[219] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[219] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [219]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[251] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[251] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [251]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [35]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[66] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[66] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [66]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[282] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[282] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [282]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[290] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[290] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [290]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[322] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[322] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [322]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[354] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[354] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [354]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[362] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[362] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [362]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[394] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[394] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [394]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[426] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[426] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [426]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[435] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[435] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [435]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[466] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[466] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [466]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[498] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[498] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [498]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[74] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[74] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [74]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[506] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[506] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [506]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[538] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[538] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [538]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[570] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[570] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [570]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[578] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[578] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [578]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[610] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[610] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [610]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[642] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[642] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [642]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[650] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[650] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [650]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[682] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[682] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [682]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[714] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[714] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [714]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[722] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[722] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [722]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[106] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[106] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [106]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[754] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[754] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [754]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[786] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[786] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [786]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[794] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[794] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [794]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[826] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[826] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [826]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[858] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[858] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [858]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[866] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[866] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [866]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[898] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[898] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [898]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__37
       (.I0(\B_V_data_1_payload_B_reg_n_3_[930] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[930] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [930]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[138] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[138] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [138]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[146] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[146] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [146]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[178] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[178] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [178]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[210] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[210] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [210]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[218] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[218] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [218]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[250] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[250] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [250]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[34] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [34]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[65] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[65] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [65]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[281] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[281] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [281]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[289] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[289] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [289]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[321] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[321] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [321]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[353] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[353] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [353]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[361] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[361] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [361]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[393] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[393] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [393]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[425] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[425] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [425]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[434] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[434] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [434]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[465] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[465] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [465]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[497] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[497] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [497]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[73] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[73] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [73]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[505] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[505] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [505]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[537] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[537] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [537]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[569] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[569] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [569]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[577] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[577] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [577]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[609] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[609] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [609]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[641] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[641] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [641]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[649] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[649] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [649]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[681] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[681] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [681]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[713] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[713] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [713]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[721] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[721] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [721]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[105] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[105] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [105]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[753] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[753] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [753]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[785] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[785] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [785]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[793] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[793] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [793]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[825] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[825] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [825]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[857] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[857] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [857]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[865] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[865] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [865]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[897] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[897] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [897]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__37
       (.I0(\B_V_data_1_payload_B_reg_n_3_[929] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[929] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [929]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[137] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[137] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [137]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[145] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[145] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [145]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[177] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[177] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [177]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[209] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[209] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [209]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[217] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[217] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [217]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[249] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[249] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [249]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[33] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [33]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[64] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[64] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [64]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__10
       (.I0(\B_V_data_1_payload_B_reg_n_3_[280] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[280] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [280]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__11
       (.I0(\B_V_data_1_payload_B_reg_n_3_[288] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[288] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [288]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__12
       (.I0(\B_V_data_1_payload_B_reg_n_3_[320] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[320] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [320]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__13
       (.I0(\B_V_data_1_payload_B_reg_n_3_[352] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[352] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [352]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__14
       (.I0(\B_V_data_1_payload_B_reg_n_3_[360] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[360] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [360]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__15
       (.I0(\B_V_data_1_payload_B_reg_n_3_[392] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[392] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [392]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__16
       (.I0(\B_V_data_1_payload_B_reg_n_3_[424] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[424] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [424]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__17
       (.I0(\B_V_data_1_payload_B_reg_n_3_[433] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[433] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [433]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__18
       (.I0(\B_V_data_1_payload_B_reg_n_3_[464] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[464] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [464]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__19
       (.I0(\B_V_data_1_payload_B_reg_n_3_[496] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[496] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [496]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__2
       (.I0(\B_V_data_1_payload_B_reg_n_3_[72] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[72] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [72]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__20
       (.I0(\B_V_data_1_payload_B_reg_n_3_[504] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[504] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [504]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__21
       (.I0(\B_V_data_1_payload_B_reg_n_3_[536] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[536] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [536]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__22
       (.I0(\B_V_data_1_payload_B_reg_n_3_[568] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[568] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [568]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__23
       (.I0(\B_V_data_1_payload_B_reg_n_3_[576] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[576] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [576]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__24
       (.I0(\B_V_data_1_payload_B_reg_n_3_[608] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[608] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [608]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__25
       (.I0(\B_V_data_1_payload_B_reg_n_3_[640] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[640] ),
        .I2(B_V_data_1_sel_rd_reg_rep__0_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [640]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__26
       (.I0(\B_V_data_1_payload_B_reg_n_3_[648] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[648] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [648]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__27
       (.I0(\B_V_data_1_payload_B_reg_n_3_[680] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[680] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [680]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__28
       (.I0(\B_V_data_1_payload_B_reg_n_3_[712] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[712] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [712]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__29
       (.I0(\B_V_data_1_payload_B_reg_n_3_[720] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[720] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [720]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__3
       (.I0(\B_V_data_1_payload_B_reg_n_3_[104] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[104] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [104]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__30
       (.I0(\B_V_data_1_payload_B_reg_n_3_[752] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[752] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [752]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__31
       (.I0(\B_V_data_1_payload_B_reg_n_3_[784] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[784] ),
        .I2(B_V_data_1_sel_rd_reg_rep_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [784]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__32
       (.I0(\B_V_data_1_payload_B_reg_n_3_[792] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[792] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [792]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__33
       (.I0(\B_V_data_1_payload_B_reg_n_3_[824] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[824] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [824]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__34
       (.I0(\B_V_data_1_payload_B_reg_n_3_[856] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[856] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [856]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__35
       (.I0(\B_V_data_1_payload_B_reg_n_3_[864] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[864] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [864]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__36
       (.I0(\B_V_data_1_payload_B_reg_n_3_[896] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[896] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [896]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__37
       (.I0(\B_V_data_1_payload_B_reg_n_3_[928] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[928] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [928]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__4
       (.I0(\B_V_data_1_payload_B_reg_n_3_[136] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[136] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [136]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__5
       (.I0(\B_V_data_1_payload_B_reg_n_3_[144] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[144] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [144]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__6
       (.I0(\B_V_data_1_payload_B_reg_n_3_[176] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[176] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [176]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__7
       (.I0(\B_V_data_1_payload_B_reg_n_3_[208] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[208] ),
        .I2(B_V_data_1_sel_rd_reg_rep__3_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [208]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__8
       (.I0(\B_V_data_1_payload_B_reg_n_3_[216] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[216] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [216]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8__9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[248] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[248] ),
        .I2(B_V_data_1_sel_rd_reg_rep__2_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [248]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__0
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel_rd_reg_rep__4_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9__1
       (.I0(\B_V_data_1_payload_B_reg_n_3_[432] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[432] ),
        .I2(B_V_data_1_sel_rd_reg_rep__1_n_3),
        .O(\B_V_data_1_payload_B_reg[935]_0 [432]));
endmodule

(* ORIG_REF_NAME = "MVAU_hls_5_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5_regslice_both__parameterized1
   (out_V_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_NS_fsm10_out,
    out_V_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    ap_rst_n,
    out_V_TREADY,
    grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID,
    Q,
    \B_V_data_1_payload_B_reg[38]_0 );
  output out_V_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output ap_NS_fsm10_out;
  output [12:0]out_V_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input ap_rst_n;
  input out_V_TREADY;
  input grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID;
  input [0:0]Q;
  input [12:0]\B_V_data_1_payload_B_reg[38]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[38]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[26] ;
  wire \B_V_data_1_payload_A_reg_n_3_[29] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[32] ;
  wire \B_V_data_1_payload_A_reg_n_3_[35] ;
  wire \B_V_data_1_payload_A_reg_n_3_[38] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire [12:0]\B_V_data_1_payload_B_reg[38]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[26] ;
  wire \B_V_data_1_payload_B_reg_n_3_[29] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[32] ;
  wire \B_V_data_1_payload_B_reg_n_3_[35] ;
  wire \B_V_data_1_payload_B_reg_n_3_[38] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_reg_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID;
  wire [12:0]out_V_TDATA;
  wire out_V_TREADY;
  wire out_V_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(out_V_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[38]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[38]_i_1_n_3 ),
        .D(\B_V_data_1_payload_B_reg[38]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[38]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[38]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel_rd_reg_n_3),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_V_TREADY),
        .I2(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID),
        .I3(out_V_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(out_V_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_3 ),
        .Q(out_V_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_V_TREADY),
        .I1(out_V_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(out_V_TREADY_int_regslice),
        .I3(out_V_TREADY),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_V_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_3),
        .O(out_V_TDATA[3]));
endmodule

(* CHECK_LICENSE_TYPE = "finn_design_MVAU_hls_5_0,MVAU_hls_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "MVAU_hls_5,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in0_V_TVALID,
    in0_V_TREADY,
    in0_V_TDATA,
    weights_V_TVALID,
    weights_V_TREADY,
    weights_V_TDATA,
    out_V_TVALID,
    out_V_TREADY,
    out_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TVALID" *) input in0_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TREADY" *) output in0_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [31:0]in0_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TVALID" *) input weights_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TREADY" *) output weights_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 117, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) input [935:0]weights_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TVALID" *) output out_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TREADY" *) input out_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 5, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0" *) output [39:0]out_V_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire [38:0]\^out_V_TDATA ;
  wire out_V_TREADY;
  wire out_V_TVALID;
  wire [935:0]weights_V_TDATA;
  wire weights_V_TREADY;
  wire weights_V_TVALID;
  wire [39:39]NLW_inst_out_V_TDATA_UNCONNECTED;

  assign out_V_TDATA[39] = \<const0> ;
  assign out_V_TDATA[38:0] = \^out_V_TDATA [38:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MVAU_hls_5 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,in0_V_TDATA[26:0]}),
        .in0_V_TREADY(in0_V_TREADY),
        .in0_V_TVALID(in0_V_TVALID),
        .out_V_TDATA({NLW_inst_out_V_TDATA_UNCONNECTED[39],\^out_V_TDATA }),
        .out_V_TREADY(out_V_TREADY),
        .out_V_TVALID(out_V_TVALID),
        .weights_V_TDATA(weights_V_TDATA),
        .weights_V_TREADY(weights_V_TREADY),
        .weights_V_TVALID(weights_V_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
