{
  "Top": "bicg",
  "RtlTop": "bicg",
  "RtlPrefix": "",
  "RtlSubPrefix": "bicg_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_address1",
          "name": "A_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce1",
          "name": "A_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q1",
          "name": "A_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "p": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "p_address0",
          "name": "p_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "p_ce0",
          "name": "p_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "p_q0",
          "name": "p_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "r": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "r_address0",
          "name": "r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "r_ce0",
          "name": "r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "r_q0",
          "name": "r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "s_out": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "s_out_address0",
          "name": "s_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_out_ce0",
          "name": "s_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_out_we0",
          "name": "s_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_out_d0",
          "name": "s_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "q_out": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "q_out_address0",
          "name": "q_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_out_ce0",
          "name": "q_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_out_we0",
          "name": "q_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "q_out_d0",
          "name": "q_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top bicg -name bicg"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bicg"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "6642",
    "Latency": "6641"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bicg",
    "Version": "1.0",
    "DisplayName": "Bicg",
    "Revision": "2113964362",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bicg_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/dataset\/pair_slow_fast\/syn_dataset\/polybench\/bicg\/bicg.c"],
    "Vhdl": [
      "impl\/vhdl\/bicg_bicg_Pipeline_lp1.vhd",
      "impl\/vhdl\/bicg_bicg_Pipeline_lp3.vhd",
      "impl\/vhdl\/bicg_bicg_Pipeline_lprd_1.vhd",
      "impl\/vhdl\/bicg_bicg_Pipeline_lpwr.vhd",
      "impl\/vhdl\/bicg_buff_A_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bicg_buff_p_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bicg_buff_s_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bicg_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/bicg_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/bicg_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/bicg.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bicg_bicg_Pipeline_lp1.v",
      "impl\/verilog\/bicg_bicg_Pipeline_lp3.v",
      "impl\/verilog\/bicg_bicg_Pipeline_lprd_1.v",
      "impl\/verilog\/bicg_bicg_Pipeline_lpwr.v",
      "impl\/verilog\/bicg_buff_A_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bicg_buff_p_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bicg_buff_s_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bicg_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/bicg_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/bicg_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/bicg.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/bicg_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/bicg_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bicg.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "bicg_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bicg_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bicg_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bicg_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"A_address1": "DATA"},
      "ports": ["A_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q1": "DATA"},
      "ports": ["A_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "p_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"p_address0": "DATA"},
      "ports": ["p_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "p"
        }]
    },
    "p_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"p_q0": "DATA"},
      "ports": ["p_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "p"
        }]
    },
    "r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"r_address0": "DATA"},
      "ports": ["r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "r"
        }]
    },
    "r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"r_q0": "DATA"},
      "ports": ["r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "r"
        }]
    },
    "s_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"s_out_address0": "DATA"},
      "ports": ["s_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s_out"
        }]
    },
    "s_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"s_out_d0": "DATA"},
      "ports": ["s_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s_out"
        }]
    },
    "q_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"q_out_address0": "DATA"},
      "ports": ["q_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "q_out"
        }]
    },
    "q_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"q_out_d0": "DATA"},
      "ports": ["q_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "q_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "12"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "12"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "p_address0": {
      "dir": "out",
      "width": "6"
    },
    "p_ce0": {
      "dir": "out",
      "width": "1"
    },
    "p_q0": {
      "dir": "in",
      "width": "32"
    },
    "r_address0": {
      "dir": "out",
      "width": "6"
    },
    "r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "r_q0": {
      "dir": "in",
      "width": "32"
    },
    "s_out_address0": {
      "dir": "out",
      "width": "6"
    },
    "s_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "s_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "s_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "q_out_address0": {
      "dir": "out",
      "width": "6"
    },
    "q_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "q_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "q_out_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "bicg",
      "Instances": [
        {
          "ModuleName": "bicg_Pipeline_lprd_1",
          "InstanceName": "grp_bicg_Pipeline_lprd_1_fu_955"
        },
        {
          "ModuleName": "bicg_Pipeline_lp1",
          "InstanceName": "grp_bicg_Pipeline_lp1_fu_1101"
        },
        {
          "ModuleName": "bicg_Pipeline_lp3",
          "InstanceName": "grp_bicg_Pipeline_lp3_fu_1171"
        },
        {
          "ModuleName": "bicg_Pipeline_lpwr",
          "InstanceName": "grp_bicg_Pipeline_lpwr_fu_1306"
        }
      ]
    },
    "Info": {
      "bicg_Pipeline_lprd_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bicg_Pipeline_lp1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bicg_Pipeline_lp3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bicg_Pipeline_lpwr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bicg": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bicg_Pipeline_lprd_1": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.344"
        },
        "Loops": [{
            "Name": "lprd_1",
            "TripCount": "64",
            "Latency": "2048",
            "PipelineII": "32",
            "PipelineDepth": "33"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1293",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bicg_Pipeline_lp1": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.248"
        },
        "Loops": [{
            "Name": "lp1",
            "TripCount": "64",
            "Latency": "4096",
            "PipelineII": "64",
            "PipelineDepth": "64"
          }],
        "Area": {
          "FF": "4424",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1531",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bicg_Pipeline_lp3": {
        "Latency": {
          "LatencyBest": "390",
          "LatencyAvg": "390",
          "LatencyWorst": "390",
          "PipelineII": "390",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.021"
        },
        "Loops": [{
            "Name": "lp3",
            "TripCount": "64",
            "Latency": "388",
            "PipelineII": "1",
            "PipelineDepth": "326"
          }],
        "Area": {
          "DSP": "151",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "18924",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "14469",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bicg_Pipeline_lpwr": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.398"
        },
        "Loops": [{
            "Name": "lpwr",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bicg": {
        "Latency": {
          "LatencyBest": "6641",
          "LatencyAvg": "6641",
          "LatencyWorst": "6641",
          "PipelineII": "6642",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.248"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "320",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "3",
          "FF": "35962",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "30563",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-21 05:22:20 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
