# Reading pref.tcl
# do Hex_to_7seg_Decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/Hex_to_7seg_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:21 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/Hex_to_7seg_Decoder.v 
# -- Compiling module Hex_to_7seg_Decoder
# 
# Top level modules:
# 	Hex_to_7seg_Decoder
# End time: 20:25:22 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/tb_Hex_to_7seg_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:23 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/tb_Hex_to_7seg_Decoder.v 
# -- Compiling module tb_Hex_to_7seg_Decoder
# 
# Top level modules:
# 	tb_Hex_to_7seg_Decoder
# End time: 20:25:23 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Hex_to_7seg_Decoder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Hex_to_7seg_Decoder 
# Start time: 20:25:23 on Nov 23,2023
# Loading work.tb_Hex_to_7seg_Decoder
# Loading work.Hex_to_7seg_Decoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test Bench | Hex_to_7seg_Decoder...
# DP is OFF...
# Time =  0 ns | DP = 0 | HEX = 0000 | SSeg = 11111111
# Time = 10 ns | DP = 0 | HEX = 0001 | SSeg = 10011111
# Time = 20 ns | DP = 0 | HEX = 0010 | SSeg = 00100101
# Time = 30 ns | DP = 0 | HEX = 0011 | SSeg = 00001101
# Time = 40 ns | DP = 0 | HEX = 0100 | SSeg = 10011001
# Time = 50 ns | DP = 0 | HEX = 0101 | SSeg = 01001001
# Time = 60 ns | DP = 0 | HEX = 0110 | SSeg = 01000001
# Time = 70 ns | DP = 0 | HEX = 0111 | SSeg = 00011111
# Time = 80 ns | DP = 0 | HEX = 1000 | SSeg = 00000001
# Time = 90 ns | DP = 0 | HEX = 1001 | SSeg = 00001001
# Time = 100 ns | DP = 0 | HEX = 1010 | SSeg = 00010001
# Time = 110 ns | DP = 0 | HEX = 1011 | SSeg = 11000001
# Time = 120 ns | DP = 0 | HEX = 1100 | SSeg = 01100001
# Time = 130 ns | DP = 0 | HEX = 1101 | SSeg = 10000101
# Time = 140 ns | DP = 0 | HEX = 1110 | SSeg = 01100001
# Time = 150 ns | DP = 0 | HEX = 1111 | SSeg = 01110001
# DP is ON...
# Time = 160 ns | DP = 1 | HEX = 0000 | SSeg = 11111110
# Time = 170 ns | DP = 1 | HEX = 0001 | SSeg = 10011110
# Time = 180 ns | DP = 1 | HEX = 0010 | SSeg = 00100100
# Time = 190 ns | DP = 1 | HEX = 0011 | SSeg = 00001100
# Time = 200 ns | DP = 1 | HEX = 0100 | SSeg = 10011000
# Time = 210 ns | DP = 1 | HEX = 0101 | SSeg = 01001000
# Time = 220 ns | DP = 1 | HEX = 0110 | SSeg = 01000000
# Time = 230 ns | DP = 1 | HEX = 0111 | SSeg = 00011110
# Time = 240 ns | DP = 1 | HEX = 1000 | SSeg = 00000000
# Time = 250 ns | DP = 1 | HEX = 1001 | SSeg = 00001000
# Time = 260 ns | DP = 1 | HEX = 1010 | SSeg = 00010000
# Time = 270 ns | DP = 1 | HEX = 1011 | SSeg = 11000000
# Time = 280 ns | DP = 1 | HEX = 1100 | SSeg = 01100000
# Time = 290 ns | DP = 1 | HEX = 1101 | SSeg = 10000100
# Time = 300 ns | DP = 1 | HEX = 1110 | SSeg = 01100000
# Time = 310 ns | DP = 1 | HEX = 1111 | SSeg = 01110000
# ** Note: $stop    : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/tb_Hex_to_7seg_Decoder.v(55)
#    Time: 320 ps  Iteration: 0  Instance: /tb_Hex_to_7seg_Decoder
# Break in Module tb_Hex_to_7seg_Decoder at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/Hex_to_7seg_Decoder/tb_Hex_to_7seg_Decoder.v line 55
# End time: 20:28:25 on Nov 23,2023, Elapsed time: 0:03:02
# Errors: 0, Warnings: 0
