Analysis & Elaboration report for LIB
Wed May  8 09:48:33 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: RdecoPBRopSEC:R_decPBRSEC|RDB_N:RDDL3_instrucDL
  5. Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RDI_N:RDA4_rd
  6. Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RDM5_rd
  7. Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RD6_rd
  8. Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RDE7_rd
  9. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:1:comp
 10. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:2:comp
 11. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:3:comp
 12. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:4:comp
 13. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:1:comp
 14. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:2:comp
 15. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:3:comp
 16. Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:4:comp
 17. Parameter Settings for User Entity Instance: ensam_RS:R_Sec|senya_cntlRS:senyales_cntl|RDI_N:RDA4_opsec
 18. Analysis & Elaboration Settings
 19. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed May  8 09:48:33 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; LIB                                             ;
; Top-level Entity Name              ; LIB                                             ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RdecoPBRopSEC:R_decPBRSEC|RDB_N:RDDL3_instrucDL ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; tam            ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RDI_N:RDA4_rd ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RDM5_rd ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RD6_rd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RDE7_rd ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:1:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:2:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:3:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:4:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:1:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:2:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:3:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:2:gen_forj:4:comp ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tam            ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ensam_RS:R_Sec|senya_cntlRS:senyales_cntl|RDI_N:RDA4_opsec ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; tam            ; 4     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30CF23C6     ;                    ;
; Top-level entity name                                                      ; LIB                ; LIB                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May  8 09:48:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LIB -c LIB --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd
    Info (12022): Found design unit 1: cte_tipos_UF_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd
    Info (12022): Found design unit 1: retardos_RegDes_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd
    Info (12022): Found design unit 1: riscv32_coop_funct_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd
    Info (12022): Found design unit 1: RegDes_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd
    Info (12022): Found design unit 1: componentes_control_seg_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd
    Info (12022): Found design unit 1: retardos_cntl_seg_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd
    Info (12022): Found design unit 1: cte_tipos_deco_camino_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd
    Info (12022): Found design unit 1: param_disenyo_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd
    Info (12022): Found design unit 1: LIB-estructural
    Info (12023): Found entity 1: LIB
Info (12127): Elaborating entity "LIB" for the top level hierarchy
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RdecoPBRopSEC-estructural
    Info (12023): Found entity 1: RdecoPBRopSEC
Info (12128): Elaborating entity "RdecoPBRopSEC" for hierarchy "RdecoPBRopSEC:R_decPBRSEC"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RDB_N-comportamiento
    Info (12023): Found entity 1: RDB_N
Info (12128): Elaborating entity "RDB_N" for hierarchy "RdecoPBRopSEC:R_decPBRSEC|RDB_N:RDDL3_instrucDL"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: decoPBRopSEC-comportamiento
    Info (12023): Found entity 1: decoPBRopSEC
Info (12128): Elaborating entity "decoPBRopSEC" for hierarchy "RdecoPBRopSEC:R_decPBRSEC|decoPBRopSEC:decPBRSEC"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ensam_RD-estructural
    Info (12023): Found entity 1: ensam_RD
Info (12128): Elaborating entity "ensam_RD" for hierarchy "ensam_RD:R_dat"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: senya_cntlRD-estructural
    Info (12023): Found entity 1: senya_cntlRD
Info (12128): Elaborating entity "senya_cntlRD" for hierarchy "ensam_RD:R_dat|senya_cntlRD:senyales_cntl"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RDI_N-comportamiento
    Info (12023): Found entity 1: RDI_N
Info (12128): Elaborating entity "RDI_N" for hierarchy "ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RDI_N:RDA4_rd"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RD_N-comportamiento
    Info (12023): Found entity 1: RD_N
Info (12128): Elaborating entity "RD_N" for hierarchy "ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_N:RDM5_rd"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RDI_1-comportamiento
    Info (12023): Found entity 1: RDI_1
Info (12128): Elaborating entity "RDI_1" for hierarchy "ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RDI_1:RDA4_pbr"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RD_1-comportamiento
    Info (12023): Found entity 1: RD_1
Info (12128): Elaborating entity "RD_1" for hierarchy "ensam_RD:R_dat|senya_cntlRD:senyales_cntl|RD_1:RDM5_pbr"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: valreg-compor
    Info (12023): Found entity 1: valreg
Info (12128): Elaborating entity "valreg" for hierarchy "ensam_RD:R_dat|valreg:genvalreg"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LDD-estructural
    Info (12023): Found entity 1: LDD
Info (12128): Elaborating entity "LDD" for hierarchy "ensam_RD:R_dat|LDD:LDDat"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cmp-compor
    Info (12023): Found entity 1: cmp
Info (12128): Elaborating entity "cmp" for hierarchy "ensam_RD:R_dat|LDD:LDDat|cmp:\gen_fori:1:gen_forj:1:comp"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: andv3-comportamiento
    Info (12023): Found entity 1: andv3
Info (12128): Elaborating entity "andv3" for hierarchy "ensam_RD:R_dat|LDD:LDDat|andv3:\gen_fori:1:gen_forj:1:ando"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LDRD-comportamiento
    Info (12023): Found entity 1: LDRD
Info (12128): Elaborating entity "LDRD" for hierarchy "ensam_RD:R_dat|LDRD:R_dat"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: andv2-comportamiento
    Info (12023): Found entity 1: andv2
Info (12128): Elaborating entity "andv2" for hierarchy "ensam_RD:R_dat|LDRD:R_dat|andv2:andc1"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ensam_RS-estructural
    Info (12023): Found entity 1: ensam_RS
Info (12128): Elaborating entity "ensam_RS" for hierarchy "ensam_RS:R_Sec"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: senya_cntlRS-estructural
    Info (12023): Found entity 1: senya_cntlRS
Info (12128): Elaborating entity "senya_cntlRS" for hierarchy "ensam_RS:R_Sec|senya_cntlRS:senyales_cntl"
Info (12128): Elaborating entity "RDI_N" for hierarchy "ensam_RS:R_Sec|senya_cntlRS:senyales_cntl|RDI_N:RDA4_opsec"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LDRS-comportamiento
    Info (12023): Found entity 1: LDRS
Info (12128): Elaborating entity "LDRS" for hierarchy "ensam_RS:R_Sec|LDRS:R_sec"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/orv2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: orv2-comportamiento
    Info (12023): Found entity 1: orv2
Info (12128): Elaborating entity "orv2" for hierarchy "ensam_RS:R_Sec|LDRS:R_sec|orv2:ori"
Warning (12125): Using design file /dades/david.soldevila.puigbi/aclab/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LGR-comportamiento
    Info (12023): Found entity 1: LGR
Info (12128): Elaborating entity "LGR" for hierarchy "LGR:R_lgr"
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 378 megabytes
    Info: Processing ended: Wed May  8 09:48:33 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


