Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Feb 17 17:05:11 2021

drc -z testing_CNN_dbg.ncd testing_CNN_dbg.pcf

WARNING:PhysDesignRules:367 - The signal <wireOR/GLOBAL_LOGIC0> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
