# Reading pref.tcl
# do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:54 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:36:55 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:55 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:36:55 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:55 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:36:55 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:55 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:36:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:36:56 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_U0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/Project2.v(69): [TFMPC] - Missing connection for port 'CS'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 101250 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# un 10 ns
# ** Error: ambiguous command name "un": union_image unknown unknownOptionError unless unload unset unsetenv
# Error in macro ./Project2_run_msim_rtl_verilog.do line 38
# ambiguous command name "un": union_image unknown unknownOptionError unless unload unset unsetenv
#     while executing
# "un 10 ns"
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:06 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:37:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:37:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:37:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:37:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:37:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:37:08 on Dec 09,2020, Elapsed time: 0:00:12
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:37:08 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_U0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/Project2.v(69): [TFMPC] - Missing connection for port 'CS'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 101250 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 106323 ns
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:37:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:37:47 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:47 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:37:47 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:47 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:37:47 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:47 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:37:47 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:37:48 on Dec 09,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:37:48 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_U0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/Project2.v(69): [TFMPC] - Missing connection for port 'CS'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:38:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:38:22 on Dec 09,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:38:22 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_U0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/Project2.v(69): [TFMPC] - Missing connection for port 'CS'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 101500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 106585500 ps
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:17 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:39:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:39:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:39:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:39:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:39:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:39:19 on Dec 09,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:39:19 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_U0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/Project2.v(69): [TFMPC] - Missing connection for port 'CS'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:48 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:39:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:39:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:39:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:39:50 on Dec 09,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 27
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:39:50 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:40:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:40:19 on Dec 09,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:40:19 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 101500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 106585500 ps
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:34 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:40:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:40:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:40:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:40:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:40:36 on Dec 09,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:40:36 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 41500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 43585500 ps
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:41:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:41:03 on Dec 09,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:41:03 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:41:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:41:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:41:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:41:41 on Dec 09,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:41:41 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:43:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:43:08 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:43:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:43:09 on Dec 09,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:43:09 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Error (suppressible): (vsim-3389) Port 'CS' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:22 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:43:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:43:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:43:09 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Error (suppressible): (vsim-3389) Port 'CS' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:31 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:43:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:43:09 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:43:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:43:59 on Dec 09,2020, Elapsed time: 0:00:50
# Errors: 2, Warnings: 76
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:43:59 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_CSL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/CSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_NSL.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/NSL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'CS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 20
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:44:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:44:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:44:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:44:41 on Dec 09,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 26
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:44:41 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CurrS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
add wave -position insertpoint  \
sim:/tb/DUT/CS
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CurrS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
run
run
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CurrS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:20 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:46:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:46:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(77): (vlog-2110) Illegal reference to net "CS".
# End time: 14:46:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:41 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:46:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:46:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(77): (vlog-2730) Undefined variable: 'CurrS'.
# End time: 14:46:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:51 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:46:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:46:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:46:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:46:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(77): (vlog-2110) Illegal reference to net "CS".
# End time: 14:46:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:47:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:47:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:47:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:47:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:47:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:47:01 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:47:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:47:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:47:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:01 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:47:01 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:47:02 on Dec 09,2020, Elapsed time: 0:02:21
# Errors: 3, Warnings: 23
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:47:02 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'CurrS'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 69
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# add wave DUT/CS
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:47:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:47:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 14:47:34 on Dec 09,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 23
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 14:47:34 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# add wave DUT/CS
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 5500 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 5785500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:12 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:13 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:10:13 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:10:14 on Dec 09,2020, Elapsed time: 1:22:40
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:10:14 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# add wave DUT/CS
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:21 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:42:21 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:21 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:42:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:42:23 on Dec 09,2020, Elapsed time: 0:32:09
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:42:23 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave -label ts DUT/ts
# add wave DUT/CS
# add wave DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
