{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660748800361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660748800362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 10:06:40 2022 " "Processing started: Wed Aug 17 10:06:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660748800362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660748800362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fall_detector_sensor -c fall_detector_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off fall_detector_sensor -c fall_detector_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660748800362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660748801702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660748801703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq_generic-func_div_freq_generic " "Found design unit 1: div_freq_generic-func_div_freq_generic" {  } { { "div_freq_generic.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/div_freq_generic.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818806 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq_generic " "Found entity 1: div_freq_generic" {  } { { "div_freq_generic.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/div_freq_generic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660748818806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file type_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 type_D_ff-func_type_D_ff " "Found design unit 1: type_D_ff-func_type_D_ff" {  } { { "type_D_ff.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/type_D_ff.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818815 ""} { "Info" "ISGN_ENTITY_NAME" "1 type_D_ff " "Found entity 1: type_D_ff" {  } { { "type_D_ff.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/type_D_ff.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660748818815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fall_detector_sensor.vhd 2 1 " "Using design file fall_detector_sensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fall_detector_sensor-func_fall_detector_sensor " "Found design unit 1: fall_detector_sensor-func_fall_detector_sensor" {  } { { "fall_detector_sensor.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/fall_detector_sensor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818940 ""} { "Info" "ISGN_ENTITY_NAME" "1 fall_detector_sensor " "Found entity 1: fall_detector_sensor" {  } { { "fall_detector_sensor.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/fall_detector_sensor.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660748818940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660748818940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fall_detector_sensor " "Elaborating entity \"fall_detector_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660748818941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_freq_generic div_freq_generic:divisor_de_freq A:func_div_freq_generic " "Elaborating entity \"div_freq_generic\" using architecture \"A:func_div_freq_generic\" for hierarchy \"div_freq_generic:divisor_de_freq\"" {  } { { "fall_detector_sensor.vhd" "divisor_de_freq" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/fall_detector_sensor.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660748818956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "type_D_ff type_D_ff:primer_ff_D A:func_type_d_ff " "Elaborating entity \"type_D_ff\" using architecture \"A:func_type_d_ff\" for hierarchy \"type_D_ff:primer_ff_D\"" {  } { { "fall_detector_sensor.vhd" "primer_ff_D" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_0_FALL_DETECTOR/fall_detector_sensor.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660748818959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660748819885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660748821052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660748821052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660748821185 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660748821185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660748821185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660748821185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660748821242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 10:07:01 2022 " "Processing ended: Wed Aug 17 10:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660748821242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660748821242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660748821242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660748821242 ""}
