Multi-core interrupt vector management