 
****************************************
Report : qor
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:28:11 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              60.00
  Critical Path Length:          4.83
  Critical Path Slack:           0.14
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        317
  Leaf Cell Count:               2686
  Buf/Inv Cell Count:             306
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2558
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5344.206008
  Noncombinational Area:   680.960022
  Buf/Inv Area:            216.257996
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6025.166030
  Design Area:            6025.166030


  Design Rules
  -----------------------------------
  Total Number of Nets:          3687
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.27
  Logic Optimization:                  0.55
  Mapping Optimization:                0.63
  -----------------------------------------
  Overall Compile Time:                2.87
  Overall Compile Wall Clock Time:     3.10

1
