.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* nex */
.set nex__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set nex__0__MASK, 0x80
.set nex__0__PC, CYREG_PRT1_PC7
.set nex__0__PORT, 1
.set nex__0__SHIFT, 7
.set nex__AG, CYREG_PRT1_AG
.set nex__AMUX, CYREG_PRT1_AMUX
.set nex__BIE, CYREG_PRT1_BIE
.set nex__BIT_MASK, CYREG_PRT1_BIT_MASK
.set nex__BYP, CYREG_PRT1_BYP
.set nex__CTL, CYREG_PRT1_CTL
.set nex__DM0, CYREG_PRT1_DM0
.set nex__DM1, CYREG_PRT1_DM1
.set nex__DM2, CYREG_PRT1_DM2
.set nex__DR, CYREG_PRT1_DR
.set nex__INP_DIS, CYREG_PRT1_INP_DIS
.set nex__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set nex__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set nex__LCD_EN, CYREG_PRT1_LCD_EN
.set nex__MASK, 0x80
.set nex__PORT, 1
.set nex__PRT, CYREG_PRT1_PRT
.set nex__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set nex__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set nex__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set nex__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set nex__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set nex__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set nex__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set nex__PS, CYREG_PRT1_PS
.set nex__SHIFT, 7
.set nex__SLW, CYREG_PRT1_SLW

/* cross */
.set cross__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set cross__0__MASK, 0x80
.set cross__0__PC, CYREG_PRT2_PC7
.set cross__0__PORT, 2
.set cross__0__SHIFT, 7
.set cross__AG, CYREG_PRT2_AG
.set cross__AMUX, CYREG_PRT2_AMUX
.set cross__BIE, CYREG_PRT2_BIE
.set cross__BIT_MASK, CYREG_PRT2_BIT_MASK
.set cross__BYP, CYREG_PRT2_BYP
.set cross__CTL, CYREG_PRT2_CTL
.set cross__DM0, CYREG_PRT2_DM0
.set cross__DM1, CYREG_PRT2_DM1
.set cross__DM2, CYREG_PRT2_DM2
.set cross__DR, CYREG_PRT2_DR
.set cross__INP_DIS, CYREG_PRT2_INP_DIS
.set cross__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set cross__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set cross__LCD_EN, CYREG_PRT2_LCD_EN
.set cross__MASK, 0x80
.set cross__PORT, 2
.set cross__PRT, CYREG_PRT2_PRT
.set cross__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set cross__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set cross__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set cross__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set cross__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set cross__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set cross__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set cross__PS, CYREG_PRT2_PS
.set cross__SHIFT, 7
.set cross__SLW, CYREG_PRT2_SLW

/* pantallaLCD_LCDPort */
.set pantallaLCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set pantallaLCD_LCDPort__0__MASK, 0x01
.set pantallaLCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set pantallaLCD_LCDPort__0__PORT, 2
.set pantallaLCD_LCDPort__0__SHIFT, 0
.set pantallaLCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set pantallaLCD_LCDPort__1__MASK, 0x02
.set pantallaLCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set pantallaLCD_LCDPort__1__PORT, 2
.set pantallaLCD_LCDPort__1__SHIFT, 1
.set pantallaLCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set pantallaLCD_LCDPort__2__MASK, 0x04
.set pantallaLCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set pantallaLCD_LCDPort__2__PORT, 2
.set pantallaLCD_LCDPort__2__SHIFT, 2
.set pantallaLCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set pantallaLCD_LCDPort__3__MASK, 0x08
.set pantallaLCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set pantallaLCD_LCDPort__3__PORT, 2
.set pantallaLCD_LCDPort__3__SHIFT, 3
.set pantallaLCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set pantallaLCD_LCDPort__4__MASK, 0x10
.set pantallaLCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set pantallaLCD_LCDPort__4__PORT, 2
.set pantallaLCD_LCDPort__4__SHIFT, 4
.set pantallaLCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set pantallaLCD_LCDPort__5__MASK, 0x20
.set pantallaLCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set pantallaLCD_LCDPort__5__PORT, 2
.set pantallaLCD_LCDPort__5__SHIFT, 5
.set pantallaLCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set pantallaLCD_LCDPort__6__MASK, 0x40
.set pantallaLCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set pantallaLCD_LCDPort__6__PORT, 2
.set pantallaLCD_LCDPort__6__SHIFT, 6
.set pantallaLCD_LCDPort__AG, CYREG_PRT2_AG
.set pantallaLCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set pantallaLCD_LCDPort__BIE, CYREG_PRT2_BIE
.set pantallaLCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set pantallaLCD_LCDPort__BYP, CYREG_PRT2_BYP
.set pantallaLCD_LCDPort__CTL, CYREG_PRT2_CTL
.set pantallaLCD_LCDPort__DM0, CYREG_PRT2_DM0
.set pantallaLCD_LCDPort__DM1, CYREG_PRT2_DM1
.set pantallaLCD_LCDPort__DM2, CYREG_PRT2_DM2
.set pantallaLCD_LCDPort__DR, CYREG_PRT2_DR
.set pantallaLCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set pantallaLCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set pantallaLCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set pantallaLCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set pantallaLCD_LCDPort__MASK, 0x7F
.set pantallaLCD_LCDPort__PORT, 2
.set pantallaLCD_LCDPort__PRT, CYREG_PRT2_PRT
.set pantallaLCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set pantallaLCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set pantallaLCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set pantallaLCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set pantallaLCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set pantallaLCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set pantallaLCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set pantallaLCD_LCDPort__PS, CYREG_PRT2_PS
.set pantallaLCD_LCDPort__SHIFT, 0
.set pantallaLCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Status_Reg_Error */
.set Status_Reg_Error_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_Error_sts_sts_reg__0__POS, 0
.set Status_Reg_Error_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_Error_sts_sts_reg__1__POS, 1
.set Status_Reg_Error_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Status_Reg_Error_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Status_Reg_Error_sts_sts_reg__MASK, 0x03
.set Status_Reg_Error_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set Status_Reg_Error_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Status_Reg_Error_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Status_Reg_Error_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Status_Reg_Error_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Status_Reg_Error_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Status_Reg_Error_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* Control_Reg_Clock */
.set Control_Reg_Clock_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Clock_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Clock_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_Clock_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Control_Reg_Clock_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_Clock_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_Clock_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Control_Reg_Clock_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Control_Reg_Clock_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* Status_Reg_LastStep */
.set Status_Reg_LastStep_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_LastStep_sts_sts_reg__0__POS, 0
.set Status_Reg_LastStep_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_LastStep_sts_sts_reg__1__POS, 1
.set Status_Reg_LastStep_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Status_Reg_LastStep_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Status_Reg_LastStep_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_LastStep_sts_sts_reg__2__POS, 2
.set Status_Reg_LastStep_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_LastStep_sts_sts_reg__3__POS, 3
.set Status_Reg_LastStep_sts_sts_reg__MASK, 0x0F
.set Status_Reg_LastStep_sts_sts_reg__MASK_REG, CYREG_B0_UDB12_MSK
.set Status_Reg_LastStep_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Status_Reg_LastStep_sts_sts_reg__STATUS_REG, CYREG_B0_UDB12_ST

/* Control_Reg_NextStep */
.set Control_Reg_NextStep_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_NextStep_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_NextStep_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_NextStep_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_NextStep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_NextStep_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_NextStep_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_NextStep_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_NextStep_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_NextStep_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_NextStep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_NextStep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_NextStep_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* Status_Reg_CurrentStep */
.set Status_Reg_CurrentStep_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_CurrentStep_sts_sts_reg__0__POS, 0
.set Status_Reg_CurrentStep_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_CurrentStep_sts_sts_reg__1__POS, 1
.set Status_Reg_CurrentStep_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Status_Reg_CurrentStep_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Status_Reg_CurrentStep_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_CurrentStep_sts_sts_reg__2__POS, 2
.set Status_Reg_CurrentStep_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_CurrentStep_sts_sts_reg__3__POS, 3
.set Status_Reg_CurrentStep_sts_sts_reg__MASK, 0x0F
.set Status_Reg_CurrentStep_sts_sts_reg__MASK_REG, CYREG_B0_UDB11_MSK
.set Status_Reg_CurrentStep_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Status_Reg_CurrentStep_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Status_Reg_CurrentStep_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Status_Reg_CurrentStep_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Status_Reg_CurrentStep_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Status_Reg_CurrentStep_sts_sts_reg__STATUS_REG, CYREG_B0_UDB11_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
