GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'D:\FPGA\Nano4K_HDMI\src\top.v'
Compiling module 'top'("D:\FPGA\Nano4K_HDMI\src\top.v":1)
Compiling module 'DVI_TX_Top'("D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v":1042)
Compiling module '**'("D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("D:\FPGA\Nano4K_HDMI\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0210) : Invalid VCO frequency "(FCLKIN*(FBDIV_SEL+1)*ODIV_SEL)/(IDIV_SEL+1)" to instance "pll", suitable range is from 600MHz to 1200MHz("D:\FPGA\Nano4K_HDMI\src\top.v":101)
WARN  (EX0210) : Invalid CLKOUT frequency "FCLKIN*(FBDIV_SEL+1)/(IDIV_SEL+1)" to instance "pll", suitable range is from 4.6875MHz to 600MHz("D:\FPGA\Nano4K_HDMI\src\top.v":101)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg" completed
[100%] Generate report file "D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI_syn.rpt.html" completed
GowinSynthesis finish
