#
# Created by Encounter(R) RTL Compiler RC12.24 - v12.20-s034_1 on Nov 19 2015  05:27:22 am
#
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN mux2 ;
UNITS DISTANCE MICRONS 2000 ;
PROPERTYDEFINITIONS
   COMPONENTPIN designRuleWidth REAL ;
   DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
   DESIGN FE_CORE_BOX_UR_X REAL 4.615 ;
   DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
   DESIGN FE_CORE_BOX_UR_Y REAL 1.4 ;
   DESIGN RC_DEF STRING "/designs/mux2" ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 9230 2800 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 0 0 FS DO 24 BY 1 STEP 380 0 ;

TRACKS Y 3340 DO 1 STEP 3200 LAYER metal10 ;
TRACKS X 3550 DO 2 STEP 3360 LAYER metal10 ;
TRACKS X 1870 DO 5 STEP 1680 LAYER metal9 ;
TRACKS Y 3340 DO 1 STEP 3200 LAYER metal9 ;
TRACKS Y 1820 DO 1 STEP 1680 LAYER metal8 ;
TRACKS X 1870 DO 5 STEP 1680 LAYER metal8 ;
TRACKS X 750 DO 16 STEP 560 LAYER metal7 ;
TRACKS Y 1820 DO 1 STEP 1680 LAYER metal7 ;
TRACKS Y 700 DO 4 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 16 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 16 STEP 560 LAYER metal5 ;
TRACKS Y 700 DO 4 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 10 STEP 280 LAYER metal4 ;
TRACKS X 750 DO 16 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 24 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 10 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 10 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 24 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 24 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 10 STEP 280 LAYER metal1 ;

GCELLGRID X 7790 DO 2 STEP 1440 ;
GCELLGRID X 190 DO 3 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 140 DO 2 STEP 2660 ;
GCELLGRID Y 140 DO 1 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 7 ;
   - g24 INV_X1 
      + PLACED ( 6080 0 ) FS ;
   - g25 AND2_X1 
      + PLACED ( 3800 0 ) FS ;
   - g26 INV_X1 
      + PLACED ( 1900 0 ) FS ;
   - g28 INV_X1 
      + PLACED ( 6840 0 ) FS ;
   - g27 AND2_X1 
      + PLACED ( 4940 0 ) FS ;
   - g29 AND2_X1 
      + PLACED ( 2660 0 ) FS ;
   - g30 INV_X1 
      + PLACED ( 1140 0 ) FS ;
END COMPONENTS

PINS 4 ;
   - A + NET A
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 5130 2800 ) S
      + LAYER metal2 
        ( -70 0 ) ( 70 140 ) ;
   - B + NET B
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 2850 2800 ) S
      + LAYER metal2 
        ( -70 0 ) ( 70 140 ) ;
   - S + NET S
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 2090 2800 ) S
      + LAYER metal2 
        ( -70 0 ) ( 70 140 ) ;
   - O + NET O
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 6650 2800 ) S
      + LAYER metal2 
        ( -70 0 ) ( 70 140 ) ;
END PINS

NETS 3 ;
    - net1
       ( PIN input1 ) ( g1 A ) ;
    - net2
       ( g1 O ) ( g2 B ) ( g5 B ) ;
    - net3
       ( g5 O ) ( PIN output1 ) ;
END NETS

END DESIGN

