Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: MII_schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MII_schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MII_schem"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MII_schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/vga_display.vhd" in Library work.
Entity <vga_display> compiled.
Entity <vga_display> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/frame_buffer.vhd" in Library work.
Architecture behavioral of Entity frame_buffer is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/fifo_control_unit.vhd" in Library work.
Architecture behavioral of Entity fifo_control_unit is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_test3.vhf" in Library work.
Architecture behavioral of Entity mii_test3 is up to date.
Compiling vhdl file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" in Library work.
Entity <mii_schem> compiled.
Entity <mii_schem> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MII_schem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <frame_buffer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fifo_control_unit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MII_schem> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 150: Unconnected output port 'RotL' of component 'RotaryEnc'.
WARNING:Xst:2211 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 150: Instantiating black box module <RotaryEnc>.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 157: Unconnected output port 'Busy' of component 'VGAtxt48x20'.
WARNING:Xst:2211 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 157: Instantiating black box module <VGAtxt48x20>.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 197: Unconnected output port 'doA' of component 'frame_buffer'.
WARNING:Xst:753 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" line 211: Unconnected output port 'EOF' of component 'fifo_control_unit'.
Entity <MII_schem> analyzed. Unit <MII_schem> generated.

Analyzing Entity <vga_display> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/vga_display.vhd" line 95: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/vga_display.vhd" line 134: Mux is complete : default of case is discarded
Entity <vga_display> analyzed. Unit <vga_display> generated.

Analyzing Entity <frame_buffer> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/frame_buffer.vhd" line 92: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/frame_buffer.vhd" line 92: Index value(s) does not match array range, simulation mismatch.
Entity <frame_buffer> analyzed. Unit <frame_buffer> generated.

Analyzing Entity <fifo_control_unit> in library <work> (Architecture <behavioral>).
Entity <fifo_control_unit> analyzed. Unit <fifo_control_unit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_display>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/vga_display.vhd".
WARNING:Xst:646 - Signal <busy_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <ram_enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <char_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <char>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <vga_display> synthesized.


Synthesizing Unit <frame_buffer>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/frame_buffer.vhd".
WARNING:Xst:647 - Input <diB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <weB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4096x4-bit dual-port RAM <Mram_ram_ren> for signal <ram>.
    Found 4-bit register for signal <readA>.
    Found 8-bit register for signal <readB>.
    Found 4-bit register for signal <regA>.
    Found 8-bit register for signal <regB>.
    Summary:
	inferred   2 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <frame_buffer> synthesized.


Synthesizing Unit <fifo_control_unit>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/fifo_control_unit.vhd".
    Register <empty_i> equivalent to <empty> has been removed
    Register <full_i> equivalent to <full> has been removed
    Register <weA> equivalent to <full> has been removed
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 11-bit comparator not equal for signal <empty$cmp_ne0000> created at line 109.
    Found 11-bit up counter for signal <read_address_counter>.
    Found 11-bit comparator equal for signal <read_address_counter$cmp_eq0000> created at line 99.
    Found 11-bit comparator not equal for signal <weA$cmp_ne0000> created at line 63.
    Found 11-bit subtractor for signal <weA$sub0000> created at line 63.
    Found 12-bit up counter for signal <write_address_counter>.
    Found 11-bit comparator equal for signal <write_address_counter$cmp_eq0000> created at line 75.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <fifo_control_unit> synthesized.


Synthesizing Unit <MII_schem>.
    Related source file is "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf".
WARNING:Xst:653 - Signal <XLXI_12_weB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_diB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <FULL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EMPTY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MII_schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x4-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 10
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_7/state/FSM> on signal <state[1:5]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00001
 get_data           | 00010
 start_rising_edge  | 00100
 keep_rising_edge   | 01000
 start_falling_edge | 10000
--------------------------------
Reading core <RotaryEnc.ngc>.
Reading core <VGAtxt48x20.ngc>.
Reading core <VGAtxt48x20_2.ngc>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_2>.
Loading core <VGAtxt48x20_2> for timing and area information for instance <XLXI_146>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_6>.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <frame_buffer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <weA_0>         | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <diA>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <weA_1>         | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <diA>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <frame_buffer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 4096x4-bit dual-port distributed RAM                  : 2
# Adders/Subtractors                                   : 1
 11-bit subtractor                                     : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator equal                               : 2
 11-bit comparator not equal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <LPM_LATCH_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MII_schem> ...

Optimizing unit <frame_buffer> ...

Optimizing unit <fifo_control_unit> ...

Optimizing unit <vga_display> ...
INFO:Xst:2261 - The FF/Latch <char_we> in Unit <vga_display> is equivalent to the following FF/Latch, which will be removed : <char_5> 
WARNING:Xst:2677 - Node <XLXI_12/regA_3> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/regA_2> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/regA_1> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/regA_0> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/readA_3> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/readA_2> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/readA_1> of sequential type is unconnected in block <MII_schem>.
WARNING:Xst:2677 - Node <XLXI_12/readA_0> of sequential type is unconnected in block <MII_schem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MII_schem, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MII_schem.ngr
Top Level Output File Name         : MII_schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 2872
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      BUF                         : 3
#      GND                         : 4
#      INV                         : 22
#      LUT1                        : 65
#      LUT2                        : 43
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 1097
#      LUT3_D                      : 18
#      LUT3_L                      : 6
#      LUT4                        : 369
#      LUT4_D                      : 20
#      LUT4_L                      : 9
#      MUXCY                       : 96
#      MUXF5                       : 548
#      MUXF5_L                     : 2
#      MUXF6                       : 269
#      MUXF7                       : 128
#      MUXF8                       : 64
#      OR2                         : 5
#      VCC                         : 4
#      XOR2                        : 1
#      XORCY                       : 85
# FlipFlops/Latches                : 159
#      FD                          : 49
#      FDE                         : 44
#      FDR                         : 19
#      FDRE                        : 37
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 8
# RAMS                             : 2050
#      RAM16X1D                    : 2048
#      RAMB16_S9_S9                : 2
# Shift Registers                  : 5
#      SRL16                       : 5
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 21
#      IBUF                        : 8
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      869  out of   4656    18%  
 Number of Slice Flip Flops:            159  out of   9312     1%  
 Number of 4 input LUTs:               5755  out of   9312    61%  
    Number used as logic:              1654
    Number used as Shift registers:       5
    Number used as RAMs:               4096
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)                                                                           | Load  |
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
CLK                                                    | BUFGP                                                                                           | 145   |
XLXI_6/XLXI_146/BU2/dbiterr                            | NONE(XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram)| 1     |
E_RX_CLK                                               | BUFGP                                                                                           | 2061  |
XLXI_7/ram_enable_or0000(XLXI_7/ram_enable_or0000_f5:O)| NONE(*)(XLXI_7/char_6)                                                                          | 8     |
-------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.574ns (Maximum Frequency: 104.450MHz)
   Minimum input arrival time before clock: 4.946ns
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.574ns (frequency: 104.450MHz)
  Total number of paths / destination ports: 10948 / 296
-------------------------------------------------------------------------
Delay:               9.574ns (Levels of Logic = 10)
  Source:            XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram (RAM)
  Destination:       XLXI_6/XLXI_115/XLXI_155/PixOut (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_6/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram to XLXI_6/XLXI_115/XLXI_155/PixOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKA->DOA6    1   2.800   0.420  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram (douta(6))
     end scope: 'BU2'
     end scope: 'XLXI_146'
     begin scope: 'XLXI_115/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.521   0.420  I_O (O)
     end scope: 'XLXI_115/XLXI_1'
     XOR2:I0->O            1   0.704   0.420  XLXI_115/XLXI_141 (XLXI_115/XLXN_727)
     AND2:I1->O            1   0.704   0.424  XLXI_115/XLXI_154 (XLXI_115/XLXN_762)
     LUT4:I3->O            1   0.704   0.000  XLXI_115/XLXI_155/iPixOut103 (XLXI_115/XLXI_155/iPixOut)
     FD:D                      0.308          XLXI_115/XLXI_155/PixOut
    ----------------------------------------
    Total                      9.574ns (7.470ns logic, 2.104ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_RX_CLK'
  Clock period: 7.913ns (frequency: 126.374MHz)
  Total number of paths / destination ports: 26988 / 10265
-------------------------------------------------------------------------
Delay:               7.913ns (Levels of Logic = 9)
  Source:            XLXI_15/write_address_counter_1 (FF)
  Destination:       XLXI_15/write_address_counter_11 (FF)
  Source Clock:      E_RX_CLK rising
  Destination Clock: E_RX_CLK rising

  Data Path: XLXI_15/write_address_counter_1 to XLXI_15/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q           6149   0.591   1.585  XLXI_15/write_address_counter_1 (XLXI_15/write_address_counter_1)
     LUT4:I0->O            1   0.704   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_lut<0> (XLXI_15/Mcompar_weA_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<0> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<1> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<2> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<3> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcompar_weA_cmp_ne0000_cy<4> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.424  XLXI_15/Mcompar_weA_cmp_ne0000_cy<5> (XLXI_15/Mcompar_weA_cmp_ne0000_cy<5>)
     LUT4:I3->O            2   0.704   0.526  XLXI_15/weA_or0000162 (XLXI_15/weA_or0000)
     LUT2:I1->O           12   0.704   0.961  XLXI_15/write_address_counter_not00011 (XLXI_15/write_address_counter_not0001)
     FDE:CE                    0.555          XLXI_15/write_address_counter_0
    ----------------------------------------
    Total                      7.913ns (4.417ns logic, 3.496ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       XLXI_7/state_FSM_FFd1 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to XLXI_7/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  RESET_IBUF (RESET_IBUF)
     FDR:R                     0.911          XLXI_7/state_FSM_FFd4
    ----------------------------------------
    Total                      2.762ns (2.129ns logic, 0.633ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_RX_CLK'
  Total number of paths / destination ports: 4108 / 4108
-------------------------------------------------------------------------
Offset:              4.946ns (Levels of Logic = 2)
  Source:            E_RX_DV (PAD)
  Destination:       XLXI_15/write_address_counter_11 (FF)
  Destination Clock: E_RX_CLK rising

  Data Path: E_RX_DV to XLXI_15/write_address_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   1.218   1.508  E_RX_DV_IBUF (E_RX_DV_IBUF)
     LUT2:I0->O           12   0.704   0.961  XLXI_15/write_address_counter_not00011 (XLXI_15/write_address_counter_not0001)
     FDE:CE                    0.555          XLXI_15/write_address_counter_0
    ----------------------------------------
    Total                      4.946ns (2.477ns logic, 2.469ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 3)
  Source:            XLXI_6/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_6/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_6'
     BUF:I->O              1   0.704   0.420  XLXI_9 (VGA_R_OBUF)
     OBUF:I->O                 3.272          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_RX_CLK'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.273ns (Levels of Logic = 1)
  Source:            XLXI_15/write_address_counter_3 (FF)
  Destination:       test<3> (PAD)
  Source Clock:      E_RX_CLK rising

  Data Path: XLXI_15/write_address_counter_3 to test<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q           6149   0.591   1.410  XLXI_15/write_address_counter_3 (XLXI_15/write_address_counter_3)
     OBUF:I->O                 3.272          test_3_OBUF (test<3>)
    ----------------------------------------
    Total                      5.273ns (3.863ns logic, 1.410ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.32 secs
 
--> 

Total memory usage is 396840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    9 (   0 filtered)

