Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed Dec 18 11:41:19 2024
| Host             : L running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xczu2cg-sfvc784-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.955        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.617        |
| Device Static (W)        | 0.337        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 93.0         |
| Junction Temperature (C) | 32.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.124 |        8 |       --- |             --- |
| CLB Logic                |     0.180 |    87591 |       --- |             --- |
|   LUT as Distributed RAM |     0.083 |     2238 |     28800 |            7.77 |
|   LUT as Logic           |     0.083 |    30349 |     47232 |           64.26 |
|   Register               |     0.007 |    39039 |     94464 |           41.33 |
|   LUT as Shift Register  |     0.003 |      924 |     28800 |            3.21 |
|   CARRY8                 |     0.003 |      879 |      8820 |            9.97 |
|   Others                 |     0.000 |     2168 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      288 |     70560 |            0.41 |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |     0.117 |    66868 |       --- |             --- |
| Block RAM                |     0.109 |     61.5 |       150 |           41.00 |
| MMCM                     |     0.000 |        0 |       --- |             --- |
| DSPs                     |     0.006 |       23 |       240 |            9.58 |
| I/O                      |     0.015 |       45 |       252 |           17.86 |
| PS8                      |     2.066 |        1 |       --- |             --- |
| Static Power             |     0.337 |          |           |                 |
|   PS Static              |     0.096 |          |           |                 |
|   PL Static              |     0.241 |          |           |                 |
| Total                    |     2.955 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.679 |       0.622 |      0.057 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.047 |       0.000 |      0.047 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.028 |       0.002 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.010 |       0.003 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.390 |       0.360 |      0.030 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.238 |       0.230 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.821 |       0.816 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.072 |       0.070 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------+-----------------+
| Clock      | Domain                                               | Constraint (ns) |
+------------+------------------------------------------------------+-----------------+
| cam_pclk_0 | cam_pclk_0                                           |            13.9 |
| cam_pclk_1 | cam_pclk_1                                           |            13.9 |
| cam_pclk_2 | cam_pclk_2                                           |            13.9 |
| clk_pl_0   | system_i/zynq_ultra_ps_e_0/inst/pl_clk0              |            10.0 |
| clk_pl_0   | system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
| clk_pl_1   | system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1] |             6.7 |
+------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| system_wrapper            |     2.617 |
|   cam_pclk_0_IBUF_inst    |     0.002 |
|   cam_pclk_1_IBUF_inst    |     0.002 |
|   cam_pclk_2_IBUF_inst    |     0.002 |
|   system_i                |     2.602 |
|     axi_smc               |     0.201 |
|       inst                |     0.201 |
|     axi_vdma_0            |     0.014 |
|       U0                  |     0.014 |
|     axi_vdma_1            |     0.014 |
|       U0                  |     0.014 |
|     axi_vdma_2            |     0.014 |
|       U0                  |     0.014 |
|     canny_accel_0         |     0.156 |
|       inst                |     0.155 |
|     edgetracing_accel_0   |     0.110 |
|       inst                |     0.110 |
|     ps8_0_axi_periph      |     0.005 |
|       s00_couplers        |     0.003 |
|       xbar                |     0.002 |
|     v_vid_in_axi4s_0      |     0.003 |
|       inst                |     0.003 |
|     v_vid_in_axi4s_1      |     0.003 |
|       inst                |     0.003 |
|     v_vid_in_axi4s_2      |     0.003 |
|       inst                |     0.003 |
|     video_image_process_0 |     0.003 |
|       inst                |     0.003 |
|     video_image_process_1 |     0.003 |
|       inst                |     0.003 |
|     video_image_process_2 |     0.003 |
|       inst                |     0.003 |
|     zynq_ultra_ps_e_0     |     2.068 |
|       inst                |     2.068 |
+---------------------------+-----------+


