#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-JSU4CD1
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Sep 17 11:55:56 2025
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/3pa1030_test/ipcore/ffttest/ffttest.idf" has been removed from project successfully. 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/3pa1030_test/ipcore/my_fft/my_fft.idf" has been removed from project successfully. 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf' ...
C: Flow-2008: IP file modified: "E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf". 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
C: Flow-2008: IP file modified: "E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf". 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf". 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Wed Sep 17 11:57:38 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/source/top.v
I: Verilog-0002: [E:/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.450s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.006s wall, 0.000s user + 0.016s system = 0.016s CPU (255.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Sep 17 11:57:40 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Sep 17 11:57:41 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 49)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 68)] | Port ad1oe has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 83)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 88)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 158)] | Port rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.000s user + 0.016s system = 0.016s CPU (55.8%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (150.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 296 (9.12%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'clk_50M' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Sep 17 11:57:44 2025
Action synthesize: Peak memory pool usage is 248 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/3pa1030_test/source/top.v". 
Process exit normally.


Process "Compile" started.
Current time: Wed Sep 17 11:58:58 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/source/top.v
I: Verilog-0002: [E:/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.457s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Sep 17 11:59:01 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Sep 17 11:59:01 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 49)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 68)] | Port ad1oe has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 83)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 88)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 158)] | Port rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (112.6%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.016s system = 0.016s CPU (243.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.047s system = 0.047s CPU (1597.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 296 (9.12%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'clk_50M' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Sep 17 11:59:05 2025
Action synthesize: Peak memory pool usage is 246 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.
Process exit normally.


Process "Device Map" started.
Current time: Wed Sep 17 11:59:40 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M successfully.
C: SDC-2025: Clock source 'n:nt_ad_clk2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0 successfully.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk2 in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 576      | 64200         | 1                  
| LUT                   | 556      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 3        | 134           | 3                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 296           | 10                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/3pa1030_test/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Sep 17 11:59:55 2025
Action dev_map: Peak memory pool usage is 247 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:25s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Sep 17 11:59:55 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 3)] | Port ad1oe has been placed at location AB13, whose type is share pin.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 9)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 26)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 27)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/3pa1030_test/device_map/TOP.pcf(line number: 30)] Object 'rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 16773
Wirelength after clock region global placement is 4067 and checksum is 5E596F0564BAFED9.
1st GP placement takes 2.47 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.33 sec.

Wirelength after Pre Global Placement is 4067 and checksum is 5E596F0564BAFED9.
Pre global placement takes 2.94 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst OTR1_ibuf/opit_1 on IOL_187_6.
Placed fixed group with base inst OTR2_ibuf/opit_1 on IOL_95_6.
Placed fixed group with base inst ad1oe_obuf/opit_1 on IOL_167_5.
Placed fixed group with base inst ad2oe_obuf/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_clk1_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_clk2_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data1_ibuf[0]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data1_ibuf[1]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data1_ibuf[2]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data1_ibuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data1_ibuf[4]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data1_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data1_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data1_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data1_ibuf[8]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data1_ibuf[9]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data2_ibuf[0]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data2_ibuf[1]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data2_ibuf[2]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data2_ibuf[3]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data2_ibuf[4]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data2_ibuf[5]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data2_ibuf[6]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data2_ibuf[7]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data2_ibuf[8]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data2_ibuf[9]/opit_1 on IOL_23_5.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17014
2nd GP placement takes 0.70 sec.

Wirelength after global placement is 2840 and checksum is 55515866F7388B05.
Global placement takes 0.75 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3740 and checksum is 5E0499114DA9D9E6.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17154
3rd GP placement takes 0.69 sec.

Wirelength after post global placement is 3190 and checksum is 8A80C71B6D2B0766.
Post global placement takes 0.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.439722.
Wirelength after legalization is 4414 and checksum is A4716E96C28ABE76.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16217.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4414 and checksum is A4716E96C28ABE76.
Phase 5.2 DP placement started.
Legalized cost 16217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4414 and checksum is A4716E96C28ABE76.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 16217, TNS after placement is 0.
Placement done.
Total placement takes 4.69 sec.
Finished placement.

Routing started.
Building routing graph takes 1.61 sec.
Worst slack is 16217, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	115.810278 M.
Total nets for routing : 1037.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 91 nets, it takes 0.02 sec.
Unrouted nets 97 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 37 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 26 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 169 nets, it takes 1.05 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 9 nets, it takes 0.02 sec.
Global routing takes 1.11 sec.
Total 1051 subnets.
    forward max bucket size 42774 , backward 182.
        Unrouted nets 520 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.000000 sec.
    forward max bucket size 423 , backward 263.
        Unrouted nets 335 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 254 , backward 143.
        Unrouted nets 246 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 24.
        Unrouted nets 179 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 48.
        Unrouted nets 104 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 72.
        Unrouted nets 59 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 34.
        Unrouted nets 32 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 36.
        Unrouted nets 24 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 30.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 28.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 68.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 12.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.19 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 217.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 6681.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.98 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 140      | 6450          | 3                  
|   FF                     | 396      | 38700         | 2                  
|   LUT                    | 377      | 25800         | 2                  
|   LUT-FF pairs           | 236      | 25800         | 1                  
| Use of CLMS              | 68       | 4250          | 2                  
|   FF                     | 180      | 25500         | 1                  
|   LUT                    | 179      | 17000         | 2                  
|   LUT-FF pairs           | 110      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 3        | 134           | 3                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 58       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 27       | 296           | 10                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 11       | 56            | 20                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:20s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Sep 17 12:00:14 2025
Action pnr: Peak memory pool usage is 879 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:45s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:24s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Sep 17 12:00:15 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'OTR1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'OTR2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Sep 17 12:00:21 2025
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:52s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:30s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:31s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Sep 17 12:00:21 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "E:/3pa1030_test/generate_bitstream/top.sbit"
Generate programming file takes 4.296875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Sep 17 12:00:30 2025
Action gen_bit_stream: Peak memory pool usage is 612 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:2s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:38s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:39s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Customize IP 'E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf' ...
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
libpng warning: iCCP: known incorrect sRGB profile
" .
C: Flow-2008: IP file modified: "E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf". 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/3pa1030_test/ipcore/ad_clock/ad_clock.idf". 
Parse module hierarchy of project 'E:/3pa1030_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Wed Sep 17 14:02:33 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/source/top.v
I: Verilog-0002: [E:/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.502s wall, 0.000s user + 0.031s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Sep 17 14:02:35 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Sep 17 14:02:35 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 49)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 68)] | Port ad1oe has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 83)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 88)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 158)] | Port rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (175.9%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 296 (9.12%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'clk_50M' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Sep 17 14:02:39 2025
Action synthesize: Peak memory pool usage is 248 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Sep 17 14:02:39 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M successfully.
C: SDC-2025: Clock source 'n:nt_ad_clk2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0 successfully.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk2 in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 576      | 64200         | 1                  
| LUT                   | 556      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 3        | 134           | 3                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 296           | 10                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.09 sec.

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/3pa1030_test/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Sep 17 14:02:54 2025
Action dev_map: Peak memory pool usage is 246 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:23s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Sep 17 14:02:54 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 3)] | Port ad1oe has been placed at location AB13, whose type is share pin.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 9)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 26)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 27)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/3pa1030_test/device_map/TOP.pcf(line number: 30)] Object 'rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 16773
Wirelength after clock region global placement is 4067 and checksum is 5E596F0564BAFED9.
1st GP placement takes 2.44 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.33 sec.

Wirelength after Pre Global Placement is 4067 and checksum is 5E596F0564BAFED9.
Pre global placement takes 2.91 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst OTR1_ibuf/opit_1 on IOL_187_6.
Placed fixed group with base inst OTR2_ibuf/opit_1 on IOL_95_6.
Placed fixed group with base inst ad1oe_obuf/opit_1 on IOL_167_5.
Placed fixed group with base inst ad2oe_obuf/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_clk1_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_clk2_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data1_ibuf[0]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data1_ibuf[1]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data1_ibuf[2]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data1_ibuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data1_ibuf[4]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data1_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data1_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data1_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data1_ibuf[8]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data1_ibuf[9]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data2_ibuf[0]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data2_ibuf[1]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data2_ibuf[2]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data2_ibuf[3]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data2_ibuf[4]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data2_ibuf[5]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data2_ibuf[6]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data2_ibuf[7]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data2_ibuf[8]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data2_ibuf[9]/opit_1 on IOL_23_5.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17014
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 2840 and checksum is 55515866F7388B05.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3740 and checksum is 5E0499114DA9D9E6.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17154
3rd GP placement takes 0.59 sec.

Wirelength after post global placement is 3190 and checksum is 8A80C71B6D2B0766.
Post global placement takes 0.59 sec.

Phase 4 Legalization started.
The average distance in LP is 0.439722.
Wirelength after legalization is 4414 and checksum is A4716E96C28ABE76.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16217.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 4414 and checksum is A4716E96C28ABE76.
Phase 5.2 DP placement started.
Legalized cost 16217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4414 and checksum is A4716E96C28ABE76.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16217, TNS after placement is 0.
Placement done.
Total placement takes 4.52 sec.
Finished placement.

Routing started.
Building routing graph takes 1.44 sec.
Worst slack is 16217, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	115.810278 M.
Total nets for routing : 1037.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 91 nets, it takes 0.02 sec.
Unrouted nets 97 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 37 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 26 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 169 nets, it takes 1.08 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 9 nets, it takes 0.00 sec.
Global routing takes 1.12 sec.
Total 1051 subnets.
    forward max bucket size 42774 , backward 182.
        Unrouted nets 520 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.031250 sec.
    forward max bucket size 423 , backward 263.
        Unrouted nets 335 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 254 , backward 143.
        Unrouted nets 246 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 24.
        Unrouted nets 179 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 36 , backward 48.
        Unrouted nets 104 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 72.
        Unrouted nets 59 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 34.
        Unrouted nets 32 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 36.
        Unrouted nets 24 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 30.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 28.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 68.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 12.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.22 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 217.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 6681.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.86 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 140      | 6450          | 3                  
|   FF                     | 396      | 38700         | 2                  
|   LUT                    | 377      | 25800         | 2                  
|   LUT-FF pairs           | 236      | 25800         | 1                  
| Use of CLMS              | 68       | 4250          | 2                  
|   FF                     | 180      | 25500         | 1                  
|   LUT                    | 179      | 17000         | 2                  
|   LUT-FF pairs           | 110      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 3        | 134           | 3                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 58       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 27       | 296           | 10                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 11       | 56            | 20                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Sep 17 14:03:12 2025
Action pnr: Peak memory pool usage is 881 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:42s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:24s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Sep 17 14:03:13 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'OTR1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'OTR2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Sep 17 14:03:20 2025
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:50s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:30s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:31s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Sep 17 14:03:20 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "E:/3pa1030_test/generate_bitstream/top.sbit"
Generate programming file takes 4.328125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Sep 17 14:03:29 2025
Action gen_bit_stream: Peak memory pool usage is 612 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:38s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:39s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/3pa1030_test/synthesize/top_syn.fic". 
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/3pa1030_test/synthesize/top_syn.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Wed Sep 17 15:03:41 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M successfully.
C: SDC-2025: Clock source 'n:nt_ad_clk2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0 successfully.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk2 in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 597      | 64200         | 1                  
| LUT                   | 596      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12       | 134           | 9                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 296           | 10                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.11 sec.

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/3pa1030_test/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Sep 17 15:03:56 2025
Action dev_map: Peak memory pool usage is 248 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:23s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Sep 17 15:03:56 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 3)] | Port ad1oe has been placed at location AB13, whose type is share pin.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 9)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 26)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 27)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/3pa1030_test/device_map/TOP.pcf(line number: 30)] Object 'rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.16 sec
Worst slack after clock region global placement is 19172
Wirelength after clock region global placement is 4455 and checksum is 7684D511ED2BA0D7.
1st GP placement takes 2.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.31 sec.

Wirelength after Pre Global Placement is 4455 and checksum is 7684D511ED2BA0D7.
Pre global placement takes 2.88 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst OTR1_ibuf/opit_1 on IOL_187_6.
Placed fixed group with base inst OTR2_ibuf/opit_1 on IOL_95_6.
Placed fixed group with base inst ad1oe_obuf/opit_1 on IOL_167_5.
Placed fixed group with base inst ad2oe_obuf/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_clk1_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_clk2_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data1_ibuf[0]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data1_ibuf[1]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data1_ibuf[2]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data1_ibuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data1_ibuf[4]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data1_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data1_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data1_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data1_ibuf[8]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data1_ibuf[9]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data2_ibuf[0]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data2_ibuf[1]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data2_ibuf[2]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data2_ibuf[3]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data2_ibuf[4]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data2_ibuf[5]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data2_ibuf[6]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data2_ibuf[7]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data2_ibuf[8]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data2_ibuf[9]/opit_1 on IOL_23_5.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12428.
	7 iterations finished.
	Final slack 18207.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20280
2nd GP placement takes 0.84 sec.

Wirelength after global placement is 3923 and checksum is F6A7241B18FFFCF3.
Global placement takes 0.88 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6202 and checksum is 1890EC48026856D6.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12428.
	7 iterations finished.
	Final slack 18207.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17815
3rd GP placement takes 0.83 sec.

Wirelength after post global placement is 5896 and checksum is 4A78CBE900F9A556.
Post global placement takes 0.83 sec.

Phase 4 Legalization started.
The average distance in LP is 0.420099.
Wirelength after legalization is 7173 and checksum is 3430DB2A0E741A3A.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17369.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7173 and checksum is 3430DB2A0E741A3A.
Phase 5.2 DP placement started.
Legalized cost 17369.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 7173 and checksum is 3430DB2A0E741A3A.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 17369, TNS after placement is 0.
Placement done.
Total placement takes 4.94 sec.
Finished placement.

Routing started.
Building routing graph takes 1.52 sec.
Worst slack is 17369, TNS before global route is 0.
Processing design graph takes 0.34 sec.
Total memory for routing:
	115.896860 M.
Total nets for routing : 1160.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 102 nets, it takes 0.02 sec.
Unrouted nets 122 at the end of iteration 0.
Unrouted nets 89 at the end of iteration 1.
Unrouted nets 70 at the end of iteration 2.
Unrouted nets 41 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 33 at the end of iteration 5.
Unrouted nets 33 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 14 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 7 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 9 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 6 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 5 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 0 at the end of iteration 37.
Global Routing step 2 processed 176 nets, it takes 3.23 sec.
Unrouted nets 24 at the end of iteration 0.
Unrouted nets 15 at the end of iteration 1.
Unrouted nets 10 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 47 nets, it takes 0.08 sec.
Global routing takes 3.36 sec.
Total 1382 subnets.
    forward max bucket size 42807 , backward 353.
        Unrouted nets 692 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.062500 sec.
    forward max bucket size 42701 , backward 49.
        Unrouted nets 445 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.031250 sec.
    forward max bucket size 52 , backward 34.
        Unrouted nets 310 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 103.
        Unrouted nets 178 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 52 , backward 125.
        Unrouted nets 111 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 179 , backward 156.
        Unrouted nets 81 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 59.
        Unrouted nets 56 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 105.
        Unrouted nets 34 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 14 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 38.
        Unrouted nets 8 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 29.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 4.25 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.03 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 46.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 9299.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 10.31 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 152      | 6450          | 3                  
|   FF                     | 353      | 38700         | 1                  
|   LUT                    | 382      | 25800         | 2                  
|   LUT-FF pairs           | 207      | 25800         | 1                  
| Use of CLMS              | 88       | 4250          | 3                  
|   FF                     | 244      | 25500         | 1                  
|   LUT                    | 215      | 17000         | 2                  
|   LUT-FF pairs           | 150      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12       | 134           | 9                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 104      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 27       | 296           | 10                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 11       | 56            | 20                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:25s
Action pnr: CPU time elapsed is 0h:0m:23s
Action pnr: Process CPU time elapsed is 0h:0m:24s
Current time: Wed Sep 17 15:04:20 2025
Action pnr: Peak memory pool usage is 880 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:48s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:29s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:30s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Sep 17 15:04:21 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'OTR1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'OTR2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Sep 17 15:04:27 2025
Action report_timing: Peak memory pool usage is 897 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:55s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:35s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:36s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Sep 17 15:04:28 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "E:/3pa1030_test/generate_bitstream/top.sbit"
Generate programming file takes 5.046875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:11s
Action gen_bit_stream: CPU time elapsed is 0h:0m:9s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:9s
Current time: Wed Sep 17 15:04:38 2025
Action gen_bit_stream: Peak memory pool usage is 615 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:6s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:44s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:45s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "E:/3pa1030_test/synthesize/top_syn.fic". 
C: Flow-2006: Fic file modified: "E:/3pa1030_test/synthesize/top_syn.fic". 
Process exit normally.


Process "Generate Bitstream" started.
Current time: Wed Sep 17 15:10:43 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "E:/3pa1030_test/generate_bitstream/top.sbit"
Generate programming file takes 5.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:11s
Action gen_bit_stream: CPU time elapsed is 0h:0m:9s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:9s
Current time: Wed Sep 17 15:10:53 2025
Action gen_bit_stream: Peak memory pool usage is 615 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:6s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:44s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:45s
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Wed Sep 17 15:11:17 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/source/top.v
I: Verilog-0002: [E:/3pa1030_test/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/3pa1030_test} E:/3pa1030_test/source/top.v successfully.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0001: Analyzing file E:/3pa1030_test/ipcore/ad_clock/ad_clock.v
I: Verilog-0002: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Analyzing module ad_clock (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/3pa1030_test} E:/3pa1030_test/ipcore/ad_clock/ad_clock.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.456s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/3pa1030_test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/3pa1030_test/source/top.v(line number: 28)] Elaborating instance u_pll
I: Verilog-0003: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 18)] Elaborating module ad_clock
I: Verilog-0004: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 115)] Net clkfb in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 118)] Net pfden in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 119)] Net clkout0_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 120)] Net clkout0_2pad_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 121)] Net clkout1_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 122)] Net clkout2_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 123)] Net clkout3_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 124)] Net clkout4_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 125)] Net clkout5_gate in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 126)] Net dyn_idiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 127)] Net dyn_odiv0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 128)] Net dyn_odiv1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 129)] Net dyn_odiv2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 130)] Net dyn_odiv3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 131)] Net dyn_odiv4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 132)] Net dyn_fdiv in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 133)] Net dyn_duty0 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 134)] Net dyn_duty1 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 135)] Net dyn_duty2 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 136)] Net dyn_duty3 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
W: Verilog-2021: [E:/3pa1030_test/ipcore/ad_clock/ad_clock.v(line number: 137)] Net dyn_duty4 in ad_clock(original module ad_clock) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.016s system = 0.016s CPU (330.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Sep 17 15:11:20 2025
Action compile: Peak memory pool usage is 138 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Sep 17 15:11:20 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
License checkout: fabric_ads from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 49)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 68)] | Port ad1oe has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 83)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 88)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [E:/3pa1030_test/project.fdc(line number: 158)] | Port rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.000s user + 0.016s system = 0.016s CPU (55.1%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (153.7%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 296 (9.12%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'clk_50M' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Sep 17 15:11:23 2025
Action synthesize: Peak memory pool usage is 247 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Sep 17 15:11:24 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_2022.2-SP6.4-win64\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|clk_50M successfully.
C: SDC-2025: Clock source 'n:nt_ad_clk2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group top|u_pll/u_pll_e3/CLKOUT0 successfully.
Flattening design 'top'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk2 in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N293_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N312_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N345_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 576      | 64200         | 1                  
| LUT                   | 556      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 3        | 134           | 3                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 296           | 10                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.09 sec.

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/3pa1030_test/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Sep 17 15:11:38 2025
Action dev_map: Peak memory pool usage is 247 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:23s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Sep 17 15:11:39 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 3)] | Port ad1oe has been placed at location AB13, whose type is share pin.
Executing : def_port {ad1oe} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad2oe} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk1} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk2} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR1} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {OTR2} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 9)] | Port ad_data1[0] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data1[0]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[1]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[2]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[4]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[5]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[8]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data1[9]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[1]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[2]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[3]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[5]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[6]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 26)] | Port ad_data2[7] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data2[7]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/3pa1030_test/device_map/TOP.pcf(line number: 27)] | Port ad_data2[8] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data2[8]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data2[9]} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/3pa1030_test/device_map/TOP.pcf(line number: 30)] Object 'rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 16773
Wirelength after clock region global placement is 4067 and checksum is 5E596F0564BAFED9.
1st GP placement takes 2.33 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.31 sec.

Wirelength after Pre Global Placement is 4067 and checksum is 5E596F0564BAFED9.
Pre global placement takes 2.78 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst OTR1_ibuf/opit_1 on IOL_187_6.
Placed fixed group with base inst OTR2_ibuf/opit_1 on IOL_95_6.
Placed fixed group with base inst ad1oe_obuf/opit_1 on IOL_167_5.
Placed fixed group with base inst ad2oe_obuf/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_clk1_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_clk2_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data1_ibuf[0]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data1_ibuf[1]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data1_ibuf[2]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data1_ibuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data1_ibuf[4]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data1_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data1_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data1_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data1_ibuf[8]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data1_ibuf[9]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data2_ibuf[0]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data2_ibuf[1]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data2_ibuf[2]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data2_ibuf[3]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data2_ibuf[4]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data2_ibuf[5]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data2_ibuf[6]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data2_ibuf[7]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data2_ibuf[8]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data2_ibuf[9]/opit_1 on IOL_23_5.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17014
2nd GP placement takes 0.69 sec.

Wirelength after global placement is 2840 and checksum is 55515866F7388B05.
Global placement takes 0.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3740 and checksum is 5E0499114DA9D9E6.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 10738.
	4 iterations finished.
	Final slack 16409.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17154
3rd GP placement takes 0.66 sec.

Wirelength after post global placement is 3190 and checksum is 8A80C71B6D2B0766.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.439722.
Wirelength after legalization is 4414 and checksum is A4716E96C28ABE76.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16217.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4414 and checksum is A4716E96C28ABE76.
Phase 5.2 DP placement started.
Legalized cost 16217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 4414 and checksum is A4716E96C28ABE76.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16217, TNS after placement is 0.
Placement done.
Total placement takes 4.52 sec.
Finished placement.

Routing started.
Building routing graph takes 1.52 sec.
Worst slack is 16217, TNS before global route is 0.
Processing design graph takes 0.34 sec.
Total memory for routing:
	115.810278 M.
Total nets for routing : 1037.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 91 nets, it takes 0.02 sec.
Unrouted nets 97 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 37 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 26 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 169 nets, it takes 1.06 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 9 nets, it takes 0.00 sec.
Global routing takes 1.12 sec.
Total 1051 subnets.
    forward max bucket size 42774 , backward 182.
        Unrouted nets 520 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.062500 sec.
    forward max bucket size 423 , backward 263.
        Unrouted nets 335 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 254 , backward 143.
        Unrouted nets 246 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 24.
        Unrouted nets 179 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 48.
        Unrouted nets 104 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 72.
        Unrouted nets 59 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 34.
        Unrouted nets 32 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 36.
        Unrouted nets 24 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 30.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 28.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 68.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 12.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.25 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 217.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 6681.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.03 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 140      | 6450          | 3                  
|   FF                     | 396      | 38700         | 2                  
|   LUT                    | 377      | 25800         | 2                  
|   LUT-FF pairs           | 236      | 25800         | 1                  
| Use of CLMS              | 68       | 4250          | 2                  
|   FF                     | 180      | 25500         | 1                  
|   LUT                    | 179      | 17000         | 2                  
|   LUT-FF pairs           | 110      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 3        | 134           | 3                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 58       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 27       | 296           | 10                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 11       | 56            | 20                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Sep 17 15:11:57 2025
Action pnr: Peak memory pool usage is 880 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:42s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:24s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Sep 17 15:11:58 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'OTR1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'OTR2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Sep 17 15:12:05 2025
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:50s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:30s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:31s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Sep 17 15:12:05 2025
Compiling architecture definition.
Analyzing project file 'E:/3pa1030_test/3pa1030_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "E:/3pa1030_test/generate_bitstream/top.sbit"
Generate programming file takes 4.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Sep 17 15:12:14 2025
Action gen_bit_stream: Peak memory pool usage is 612 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:38s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:39s
Process "Generate Bitstream" done.
Process exit normally.
