###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          357   # Number of WRITE/WRITEP commands
num_reads_done                 =       693329   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       563556   # Number of read row buffer hits
num_read_cmds                  =       693324   # Number of READ/READP commands
num_writes_done                =          361   # Number of read requests issued
num_write_row_hits             =          277   # Number of write row buffer hits
num_act_cmds                   =       130281   # Number of ACT commands
num_pre_cmds                   =       130271   # Number of PRE commands
num_ondemand_pres              =       118911   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9264411   # Cyles of rank active rank.0
rank_active_cycles.1           =      8921100   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       735589   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1078900   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       637687   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11095   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5032   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7448   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5013   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1439   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1337   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2047   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4075   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2462   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16055   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            4   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =           13   # Write cmd latency (cycles)
write_latency[160-179]         =            8   # Write cmd latency (cycles)
write_latency[180-199]         =            5   # Write cmd latency (cycles)
write_latency[200-]            =          319   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       266310   # Read request latency (cycles)
read_latency[40-59]            =        90235   # Read request latency (cycles)
read_latency[60-79]            =        82520   # Read request latency (cycles)
read_latency[80-99]            =        41850   # Read request latency (cycles)
read_latency[100-119]          =        33520   # Read request latency (cycles)
read_latency[120-139]          =        30288   # Read request latency (cycles)
read_latency[140-159]          =        20921   # Read request latency (cycles)
read_latency[160-179]          =        16222   # Read request latency (cycles)
read_latency[180-199]          =        13241   # Read request latency (cycles)
read_latency[200-]             =        98217   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.78214e+06   # Write energy
read_energy                    =  2.79548e+09   # Read energy
act_energy                     =  3.56449e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.53083e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.17872e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78099e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56677e+09   # Active standby energy rank.1
average_read_latency           =      115.159   # Average read request latency (cycles)
average_interarrival           =       14.415   # Average request interarrival latency (cycles)
total_energy                   =  1.60771e+10   # Total energy (pJ)
average_power                  =      1607.71   # Average power (mW)
average_bandwidth              =      5.91949   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =       735419   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       645000   # Number of read row buffer hits
num_read_cmds                  =       735416   # Number of READ/READP commands
num_writes_done                =          495   # Number of read requests issued
num_write_row_hits             =          397   # Number of write row buffer hits
num_act_cmds                   =        90788   # Number of ACT commands
num_pre_cmds                   =        90770   # Number of PRE commands
num_ondemand_pres              =        77265   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9070494   # Cyles of rank active rank.0
rank_active_cycles.1           =      9027760   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       929506   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       972240   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       680127   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10708   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5271   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7583   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4725   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1500   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1401   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2141   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4237   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2166   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16055   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            5   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            5   # Write cmd latency (cycles)
write_latency[180-199]         =           11   # Write cmd latency (cycles)
write_latency[200-]            =          465   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       302708   # Read request latency (cycles)
read_latency[40-59]            =       107493   # Read request latency (cycles)
read_latency[60-79]            =        74312   # Read request latency (cycles)
read_latency[80-99]            =        41168   # Read request latency (cycles)
read_latency[100-119]          =        31799   # Read request latency (cycles)
read_latency[120-139]          =        28041   # Read request latency (cycles)
read_latency[140-159]          =        20028   # Read request latency (cycles)
read_latency[160-179]          =        15593   # Read request latency (cycles)
read_latency[180-199]          =        12834   # Read request latency (cycles)
read_latency[200-]             =       101440   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =   2.9652e+09   # Read energy
act_energy                     =  2.48396e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.46163e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66675e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65999e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63332e+09   # Active standby energy rank.1
average_read_latency           =      114.038   # Average read request latency (cycles)
average_interarrival           =      13.5879   # Average request interarrival latency (cycles)
total_energy                   =  1.61268e+10   # Total energy (pJ)
average_power                  =      1612.68   # Average power (mW)
average_bandwidth              =       6.2798   # Average bandwidth
