<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="188" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="149" />
   <clocksource preferredWidth="149" />
   <frequency preferredWidth="130" />
  </columns>
 </clocktable>
 <window width="1938" height="1048" x="-9" y="-9" />
 <library
   expandedCategories="Project,Library,Library/Peripherals,Library/Peripherals/Microcontroller Peripherals" />
 <generation path="E:/altera/13.1/lab/qrs_lab2/qrs_lab2_part345/hardware" />
 <hdlexample language="VERILOG" />
</preferences>
