$date
	Fri Jan  4 22:24:47 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_DM $end
$var wire 64 ! dout [63:0] $end
$var reg 3 " addr [2:0] $end
$var reg 1 # clock $end
$var reg 64 $ din [63:0] $end
$var reg 1 % w $end
$scope module d1 $end
$var wire 3 & addr [2:0] $end
$var wire 1 # clk $end
$var wire 64 ' din [63:0] $end
$var wire 1 % w $end
$var reg 64 ( dout [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010101111001101 (
b1010101111001101 '
b0 &
1%
b1010101111001101 $
1#
b0 "
b1010101111001101 !
$end
#500
0#
#1000
b1110111111101110 !
b1110111111101110 (
1#
b1 "
b1 &
b1110111111101110 $
b1110111111101110 '
#1500
0#
#2000
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1#
b100 "
b100 &
b10010001101000101011001111000 $
b10010001101000101011001111000 '
#2500
0#
#3000
b1010101111001101 !
b1010101111001101 (
1#
b0 "
b0 &
0%
#3500
0#
#4000
b1110111111101110 !
b1110111111101110 (
1#
b1 "
b1 &
#4500
0#
#5000
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1#
b100 "
b100 &
#5500
0#
#6000
1#
#6500
0#
#7000
1#
#7500
0#
#8000
1#
#8500
0#
#9000
1#
#9500
0#
#10000
1#
#10500
0#
#11000
1#
#11500
0#
#12000
1#
#12500
0#
#13000
1#
#13500
0#
#14000
1#
