<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\asl_soc\asl_soc\impl\gwsynthesis\asl_soc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\PE_module\asl_soc\asl_soc\src\asl_soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 15 15:48:37 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>145</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>376</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk470k_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>399.102(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk470k_out_6</td>
<td>100.000(MHz)</td>
<td>225.957(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk470k_out_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk470k_out_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.766</td>
<td>clockDivider_50M_inst/n29_s3/I0</td>
<td>clockDivider_50M_inst/clk470k_out_s2/D</td>
<td>clk470k_out_6:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-4.319</td>
<td>5.454</td>
</tr>
<tr>
<td>2</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/SET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>3</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_2_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>4</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>5</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_4_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>6</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_5_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>7</td>
<td>5.574</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_6_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>3.995</td>
</tr>
<tr>
<td>8</td>
<td>5.742</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>3.846</td>
</tr>
<tr>
<td>9</td>
<td>5.742</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>3.846</td>
</tr>
<tr>
<td>10</td>
<td>5.742</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_14_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>3.846</td>
</tr>
<tr>
<td>11</td>
<td>5.742</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>3.846</td>
</tr>
<tr>
<td>12</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>13</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_8_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>14</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>15</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_10_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>16</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_11_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>17</td>
<td>5.946</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_12_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.049</td>
<td>3.632</td>
</tr>
<tr>
<td>18</td>
<td>6.934</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>2.635</td>
</tr>
<tr>
<td>19</td>
<td>7.029</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/RESET</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.599</td>
</tr>
<tr>
<td>20</td>
<td>7.047</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0/CE</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>2.584</td>
</tr>
<tr>
<td>21</td>
<td>7.287</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0/CE</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.401</td>
</tr>
<tr>
<td>22</td>
<td>7.494</td>
<td>clockDivider_50M_inst/counter_1_1_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.124</td>
</tr>
<tr>
<td>23</td>
<td>7.504</td>
<td>clockDivider_50M_inst/counter_1_1_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.124</td>
</tr>
<tr>
<td>24</td>
<td>7.504</td>
<td>clockDivider_50M_inst/counter_1_1_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.124</td>
</tr>
<tr>
<td>25</td>
<td>7.504</td>
<td>clockDivider_50M_inst/counter_1_1_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.124</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.321</td>
<td>clockDivider_50M_inst/n29_s3/I0</td>
<td>clockDivider_50M_inst/clk470k_out_s2/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.546</td>
<td>2.902</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>clockDivider_50M_inst/counter_1_0_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.378</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>4</td>
<td>0.381</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>5</td>
<td>0.389</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>6</td>
<td>0.444</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>7</td>
<td>0.449</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_4_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.449</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_5_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.452</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_2_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>10</td>
<td>0.452</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>11</td>
<td>0.495</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_1_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_1_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.501</td>
</tr>
<tr>
<td>12</td>
<td>0.495</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_3_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.501</td>
</tr>
<tr>
<td>13</td>
<td>0.496</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_6_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.501</td>
</tr>
<tr>
<td>14</td>
<td>0.500</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_2_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.501</td>
</tr>
<tr>
<td>15</td>
<td>0.504</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_3_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.505</td>
</tr>
<tr>
<td>16</td>
<td>0.508</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.505</td>
</tr>
<tr>
<td>17</td>
<td>0.511</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_4_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.493</td>
</tr>
<tr>
<td>18</td>
<td>0.533</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>19</td>
<td>0.533</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>20</td>
<td>0.533</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>21</td>
<td>0.533</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>22</td>
<td>0.533</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>23</td>
<td>0.533</td>
<td>clockDivider_50M_inst/counter_1_3_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>24</td>
<td>0.567</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/Q</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/D</td>
<td>clk470k_out_6:[R]</td>
<td>clk470k_out_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>25</td>
<td>0.571</td>
<td>clockDivider_50M_inst/counter_1_1_s0/Q</td>
<td>clockDivider_50M_inst/counter_1_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.440</td>
<td>2.690</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.440</td>
<td>2.690</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>2.440</td>
<td>2.690</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>2.440</td>
<td>2.690</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.440</td>
<td>2.690</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.445</td>
<td>2.695</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.445</td>
<td>2.695</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.445</td>
<td>2.695</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.445</td>
<td>2.695</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.445</td>
<td>2.695</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk470k_out_6</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/n29_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.875</td>
<td>4.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/n29_s3/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n29_s3/F</td>
</tr>
<tr>
<td>10.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/clk470k_out_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.319</td>
<td>3.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/CLK</td>
</tr>
<tr>
<td>14.284</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
<tr>
<td>14.220</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 10.612%; route: 0.000, 0.000%; tC2Q: 4.875, 89.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.803%; route: 3.636, 84.197%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_2_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_4_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[1][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_5_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.226</td>
<td>1.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[2][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.173</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[2][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>14.800</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C95[2][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 38.486%; route: 2.075, 51.940%; tC2Q: 0.382, 9.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.173, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.077</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.191</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>14.819</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 39.974%; route: 1.926, 50.081%; tC2Q: 0.382, 9.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.191, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.077</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.191</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>14.819</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 39.974%; route: 1.926, 50.081%; tC2Q: 0.382, 9.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.191, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.077</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.191</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_14_s0/CLK</td>
</tr>
<tr>
<td>14.819</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C97[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 39.974%; route: 1.926, 50.081%; tC2Q: 0.382, 9.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.191, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>9.077</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.191</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>14.819</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 39.974%; route: 1.926, 50.081%; tC2Q: 0.382, 9.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.191, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_8_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[0][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_10_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_11_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.231</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>5.613</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td>top_input_dut/IRCAM_inst/n83_s6/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s6/F</td>
</tr>
<tr>
<td>6.656</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s3/I2</td>
</tr>
<tr>
<td>7.112</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C87[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s3/F</td>
</tr>
<tr>
<td>7.284</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>top_input_dut/IRCAM_inst/n83_s1/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n83_s1/F</td>
</tr>
<tr>
<td>8.863</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[2][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[2][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_12_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C96[2][B]</td>
<td>top_input_dut/IRCAM_inst/data_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.538, 42.326%; route: 1.713, 47.144%; tC2Q: 0.382, 10.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>5.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C85[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/CLK</td>
</tr>
<tr>
<td>5.623</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R61C85[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>7.008</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][B]</td>
<td>top_input_dut/IRCAM_inst/n388_s1/I3</td>
</tr>
<tr>
<td>7.515</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n388_s1/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/dout_vald_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[1][A]</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0/CLK</td>
</tr>
<tr>
<td>14.809</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C98[1][A]</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.240, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 19.260%; route: 1.745, 66.224%; tC2Q: 0.382, 14.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.249</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>5.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R61C90[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[3][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s4/I0</td>
</tr>
<tr>
<td>6.399</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[3][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s4/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[0][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s3/I0</td>
</tr>
<tr>
<td>6.981</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[0][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s3/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.249</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>14.877</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.249, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 44.348%; route: 1.064, 40.933%; tC2Q: 0.382, 14.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.249, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>5.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C85[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/CLK</td>
</tr>
<tr>
<td>5.623</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R61C85[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/Q</td>
</tr>
<tr>
<td>7.008</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[3][A]</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s2/I1</td>
</tr>
<tr>
<td>7.464</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C97[3][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/dout_vald_s2/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/dout_vald_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.182</td>
<td>5.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[1][A]</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0/CLK</td>
</tr>
<tr>
<td>14.871</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C98[1][A]</td>
<td>top_input_dut/IRCAM_inst/dout_vald_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.240, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.456, 17.658%; route: 1.745, 67.537%; tC2Q: 0.382, 14.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.182, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>5.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>5.608</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R61C89[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>6.264</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C85[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/n35_s5/I0</td>
</tr>
<tr>
<td>6.843</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C85[1][B]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/n35_s5/F</td>
</tr>
<tr>
<td>7.641</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C85[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>15.240</td>
<td>5.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C85[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>14.929</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C85[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.240, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 24.102%; route: 1.455, 60.593%; tC2Q: 0.368, 15.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.240, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>clockDivider_50M_inst/n10_s2/I1</td>
</tr>
<tr>
<td>5.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.619</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>clockDivider_50M_inst/n21_s2/I2</td>
</tr>
<tr>
<td>6.187</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C100[0][B]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n21_s2/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>clockDivider_50M_inst/counter_1_7_s0/CLK</td>
</tr>
<tr>
<td>13.927</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C102[0][A]</td>
<td>clockDivider_50M_inst/counter_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 53.737%; route: 0.600, 28.252%; tC2Q: 0.382, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>clockDivider_50M_inst/n10_s2/I1</td>
</tr>
<tr>
<td>5.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.619</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>clockDivider_50M_inst/n21_s2/I2</td>
</tr>
<tr>
<td>6.187</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C100[0][B]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n21_s2/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>13.937</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 53.737%; route: 0.600, 28.252%; tC2Q: 0.382, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>clockDivider_50M_inst/n10_s2/I1</td>
</tr>
<tr>
<td>5.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.619</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>clockDivider_50M_inst/n21_s2/I2</td>
</tr>
<tr>
<td>6.187</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C100[0][B]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n21_s2/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>clockDivider_50M_inst/counter_1_2_s0/CLK</td>
</tr>
<tr>
<td>13.937</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>clockDivider_50M_inst/counter_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 53.737%; route: 0.600, 28.252%; tC2Q: 0.382, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>clockDivider_50M_inst/n10_s2/I1</td>
</tr>
<tr>
<td>5.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C101[3][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n10_s2/F</td>
</tr>
<tr>
<td>5.619</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>clockDivider_50M_inst/n21_s2/I2</td>
</tr>
<tr>
<td>6.187</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C100[0][B]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n21_s2/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/counter_1_3_s0/CLK</td>
</tr>
<tr>
<td>13.937</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/counter_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 53.737%; route: 0.600, 28.252%; tC2Q: 0.382, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/n29_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.584</td>
<td>2.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/n29_s3/I0</td>
</tr>
<tr>
<td>2.902</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n29_s3/F</td>
</tr>
<tr>
<td>2.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/clk470k_out_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.546</td>
<td>1.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
<tr>
<td>2.582</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.546</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 10.982%; route: 0.000, 0.000%; tC2Q: 2.584, 89.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 26.537%; route: 1.870, 73.463%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.546</td>
<td>1.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>clockDivider_50M_inst/counter_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.722</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C100[1][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_0_s0/Q</td>
</tr>
<tr>
<td>2.729</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>clockDivider_50M_inst/n20_s2/I0</td>
</tr>
<tr>
<td>2.921</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n20_s2/F</td>
</tr>
<tr>
<td>2.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.546</td>
<td>1.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>clockDivider_50M_inst/counter_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.547</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>clockDivider_50M_inst/counter_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 26.537%; route: 1.870, 73.463%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 26.537%; route: 1.870, 73.463%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R61C90[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/n10_s24/I1</td>
</tr>
<tr>
<td>2.866</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/n10_s24/F</td>
</tr>
<tr>
<td>2.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>2.488</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>2.659</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R61C89[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/n9_s47/I3</td>
</tr>
<tr>
<td>2.865</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/n9_s47/F</td>
</tr>
<tr>
<td>2.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C89[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R61C88[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>2.676</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/n7_s47/I1</td>
</tr>
<tr>
<td>2.868</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C88[0][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/UART_RX_inst/n7_s47/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C88[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C88[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C97[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.669</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/n66_s2/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n66_s2/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.483</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C97[2][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.649</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C87[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C87[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>2.474</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C87[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.654</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C88[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[2][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>2.654</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C86[2][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/Q</td>
</tr>
<tr>
<td>2.931</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C86[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C86[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[3][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C90[3][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0/Q</td>
</tr>
<tr>
<td>2.941</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C90[2][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[2][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>2.488</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C90[2][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C84[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.654</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C84[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.979</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C85[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C85[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_1_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C85[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.649</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C87[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_3_s0/Q</td>
</tr>
<tr>
<td>2.974</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C86[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C86[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.659</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C89[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>2.984</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C90[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>2.488</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C90[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.654</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C86[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.979</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C86[2][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[2][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C86[2][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[0][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>2.654</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C86[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_3_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C86[0][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[0][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C86[0][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[2][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>2.663</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C90[2][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>2.992</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C89[1][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C89[1][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.483, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.473</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C87[1][A]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>2.653</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C87[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>2.965</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[3][B]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C86[3][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>2.454</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C86[3][B]</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 63.452%; tC2Q: 0.180, 36.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>2.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.648</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C95[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.655</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/n63_s/I1</td>
</tr>
<tr>
<td>2.980</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n63_s/SUM</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>2.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.447</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C95[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.471, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.471, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>2.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C96[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/n59_s/I1</td>
</tr>
<tr>
<td>2.985</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n59_s/SUM</td>
</tr>
<tr>
<td>2.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>2.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.452</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C96[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.476, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>2.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C96[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_9_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/n57_s/I1</td>
</tr>
<tr>
<td>2.985</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n57_s/SUM</td>
</tr>
<tr>
<td>2.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>2.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.452</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C96[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.476, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.476, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C97[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_13_s0/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/n53_s/I1</td>
</tr>
<tr>
<td>2.990</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n53_s/SUM</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C97[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C97[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_15_s0/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/n51_s/I1</td>
</tr>
<tr>
<td>2.990</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n51_s/SUM</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>2.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C97[1][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.540</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/counter_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C101[1][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_3_s0/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/n17_s/I1</td>
</tr>
<tr>
<td>3.049</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n17_s/SUM</td>
</tr>
<tr>
<td>3.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.540</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/counter_1_3_s0/CLK</td>
</tr>
<tr>
<td>2.517</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>clockDivider_50M_inst/counter_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 26.589%; route: 1.865, 73.411%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 26.589%; route: 1.865, 73.411%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk470k_out_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>2.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.648</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.730</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/n65_s/I0</td>
</tr>
<tr>
<td>3.040</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" background: #97FFFF;">top_input_dut/IRCAM_inst/n65_s/SUM</td>
</tr>
<tr>
<td>3.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" font-weight:bold;">top_input_dut/IRCAM_inst/data_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R61C100[0][A]</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>2.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.473</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>top_input_dut/IRCAM_inst/data_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.471, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.505%; route: 0.082, 14.505%; tC2Q: 0.176, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.471, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.540</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/Q</td>
</tr>
<tr>
<td>2.803</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/n19_s/I0</td>
</tr>
<tr>
<td>3.113</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" background: #97FFFF;">clockDivider_50M_inst/n19_s/SUM</td>
</tr>
<tr>
<td>3.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">clockDivider_50M_inst/counter_1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.540</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0/CLK</td>
</tr>
<tr>
<td>2.542</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>clockDivider_50M_inst/counter_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 26.589%; route: 1.865, 73.411%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.148%; route: 0.086, 15.066%; tC2Q: 0.176, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 26.589%; route: 1.865, 73.411%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.797</td>
<td>4.797</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.797</td>
<td>4.797</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.797</td>
<td>4.797</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.797</td>
<td>4.797</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.797</td>
<td>4.797</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.788</td>
<td>4.788</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.788</td>
<td>4.788</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/pre_UART_DATA_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.788</td>
<td>4.788</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.788</td>
<td>4.788</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>9.788</td>
<td>4.788</td>
<td>tNET</td>
<td>FF</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk470k_out_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clockDivider_50M_inst/clk470k_out_s2/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>2.483</td>
<td>tNET</td>
<td>RR</td>
<td>top_input_dut/IRCAM_inst/UART_RX_inst/data_valid_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>47</td>
<td>clk470k_out_6</td>
<td>3.766</td>
<td>5.343</td>
</tr>
<tr>
<td>19</td>
<td>data_valid</td>
<td>6.190</td>
<td>1.611</td>
</tr>
<tr>
<td>16</td>
<td>n83_5</td>
<td>5.574</td>
<td>1.368</td>
</tr>
<tr>
<td>16</td>
<td>n11_8</td>
<td>7.957</td>
<td>0.579</td>
</tr>
<tr>
<td>16</td>
<td>state[3]</td>
<td>7.481</td>
<td>0.850</td>
</tr>
<tr>
<td>15</td>
<td>state[0]</td>
<td>7.294</td>
<td>0.651</td>
</tr>
<tr>
<td>15</td>
<td>state[1]</td>
<td>7.288</td>
<td>0.656</td>
</tr>
<tr>
<td>15</td>
<td>state[2]</td>
<td>7.029</td>
<td>0.662</td>
</tr>
<tr>
<td>9</td>
<td>clk_d</td>
<td>7.494</td>
<td>3.636</td>
</tr>
<tr>
<td>8</td>
<td>n21_6</td>
<td>7.494</td>
<td>0.262</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R61C89</td>
<td>47.22%</td>
</tr>
<tr>
<td>R61C88</td>
<td>41.67%</td>
</tr>
<tr>
<td>R61C86</td>
<td>40.28%</td>
</tr>
<tr>
<td>R61C85</td>
<td>38.89%</td>
</tr>
<tr>
<td>R61C87</td>
<td>38.89%</td>
</tr>
<tr>
<td>R61C90</td>
<td>36.11%</td>
</tr>
<tr>
<td>R61C96</td>
<td>34.72%</td>
</tr>
<tr>
<td>R61C97</td>
<td>34.72%</td>
</tr>
<tr>
<td>R61C101</td>
<td>34.72%</td>
</tr>
<tr>
<td>R61C95</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
