# do ITI1100_LAB1_FIG_517.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module The_Or_Circuit
# 
# Top level modules:
# 	The_Or_Circuit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module The_Or_Circuit_vlg_sample_tst
# -- Compiling module The_Or_Circuit_vlg_check_tst
# -- Compiling module The_Or_Circuit_vlg_vec_tst
# 
# Top level modules:
# 	The_Or_Circuit_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.The_Or_Circuit_vlg_vec_tst 
# Loading work.The_Or_Circuit_vlg_vec_tst
# Loading work.The_Or_Circuit
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.The_Or_Circuit_vlg_sample_tst
# Loading work.The_Or_Circuit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : ITI1100_LAB1_FIG_517.vt(152)
#    Time: 400 ns  Iteration: 0  Instance: /The_Or_Circuit_vlg_vec_tst/tb_out
