/* SPDX-License-Identifier: MIT */
/*
 * Copyright (c) 2020 Xilinx, Inc.
 * Copyright (c) 2025 YWL, Tron Future Tech.
 */

#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definition for CPU ID */
#define XPAR_CPU_ID 0U

/* Definitions for peripheral PSU_CORTEXA53_0 */
#define XPAR_PSU_CORTEXA53_0_CPU_CLK_FREQ_HZ 1188000000
#define XPAR_PSU_CORTEXA53_0_TIMESTAMP_CLK_FREQ 54000000


/******************************************************************/

/* Canonical definitions for peripheral PSU_CORTEXA53_0 */
#define XPAR_CPU_CORTEXA53_0_CPU_CLK_FREQ_HZ 1188000000
#define XPAR_CPU_CORTEXA53_0_TIMESTAMP_CLK_FREQ 54000000


/******************************************************************/

 /* Definition for PSS REF CLK FREQUENCY */
#define XPAR_PSU_PSS_REF_CLK_FREQ_HZ 54000000U



/* Number of Fabric Resets */
#define XPAR_NUM_FABRIC_RESETS 1

#define STDIN_BASEADDRESS 0xFF000000
#define STDOUT_BASEADDRESS 0xFF000000

/******************************************************************/

/* Platform specific definitions */
#define PLATFORM_ZYNQMP
 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/
/* Definitions for driver AXIDMA */
#define XPAR_XAXIDMA_NUM_INSTANCES 1

/* Definitions for peripheral AXI_DMA_0 */
#define XPAR_AXI_DMA_0_DEVICE_ID 0
#define XPAR_AXI_DMA_0_BASEADDR 0x80200000
#define XPAR_AXI_DMA_0_HIGHADDR 0x8020FFFF
#define XPAR_AXI_DMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXI_DMA_0_INCLUDE_MM2S 0
#define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXI_DMA_0_M_AXI_S2MM_DATA_WIDTH 128
#define XPAR_AXI_DMA_0_INCLUDE_SG 0
#define XPAR_AXI_DMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_0_MM2S_BURST_SIZE 16
#define XPAR_AXI_DMA_0_S2MM_BURST_SIZE 16
#define XPAR_AXI_DMA_0_MICRO_DMA 0
#define XPAR_AXI_DMA_0_ADDR_WIDTH 36
#define XPAR_AXI_DMA_0_SG_LENGTH_WIDTH 26


/******************************************************************/

/* Canonical definitions for peripheral AXI_DMA_0 */
#define XPAR_AXIDMA_0_DEVICE_ID XPAR_AXI_DMA_0_DEVICE_ID
#define XPAR_AXIDMA_0_BASEADDR 0x80200000
#define XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_0_INCLUDE_MM2S 0
#define XPAR_AXIDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_0_M_AXI_MM2S_DATA_WIDTH 32
#define XPAR_AXIDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIDMA_0_M_AXI_S2MM_DATA_WIDTH 128
#define XPAR_AXIDMA_0_INCLUDE_SG 0
#define XPAR_AXIDMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_0_MM2S_BURST_SIZE 16
#define XPAR_AXIDMA_0_S2MM_BURST_SIZE 16
#define XPAR_AXIDMA_0_MICRO_DMA 0
#define XPAR_AXIDMA_0_c_addr_width 36
#define XPAR_AXIDMA_0_c_sg_length_width 26


/******************************************************************/

/* Definitions for driver AXIPMON */
#define XPAR_XAXIPMON_NUM_INSTANCES 4U

/* Definitions for peripheral PSU_APM_0 */
#define XPAR_PSU_APM_0_DEVICE_ID 0U
#define XPAR_PSU_APM_0_BASEADDR 0xFD0B0000U
#define XPAR_PSU_APM_0_HIGHADDR 0xFD0BFFFFU
#define XPAR_PSU_APM_0_GLOBAL_COUNT_WIDTH 32U
#define XPAR_PSU_APM_0_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_PSU_APM_0_ENABLE_EVENT_COUNT 1U
#define XPAR_PSU_APM_0_NUM_MONITOR_SLOTS 6U
#define XPAR_PSU_APM_0_NUM_OF_COUNTERS 10U
#define XPAR_PSU_APM_0_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_PSU_APM_0_ENABLE_EVENT_LOG 0U
#define XPAR_PSU_APM_0_FIFO_AXIS_DEPTH 32U
#define XPAR_PSU_APM_0_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_PSU_APM_0_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_PSU_APM_0_METRIC_COUNT_SCALE 1U
#define XPAR_PSU_APM_0_ENABLE_ADVANCED 1U
#define XPAR_PSU_APM_0_ENABLE_PROFILE 0U
#define XPAR_PSU_APM_0_ENABLE_TRACE 0U
#define XPAR_PSU_APM_0_S_AXI4_BASEADDR 0x00000000U
#define XPAR_PSU_APM_0_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_PSU_APM_0_ENABLE_32BIT_FILTER_ID 1U


/* Definitions for peripheral PSU_APM_1 */
#define XPAR_PSU_APM_1_DEVICE_ID 1U
#define XPAR_PSU_APM_1_BASEADDR 0xFFA00000U
#define XPAR_PSU_APM_1_HIGHADDR 0xFFA0FFFFU
#define XPAR_PSU_APM_1_GLOBAL_COUNT_WIDTH 32U
#define XPAR_PSU_APM_1_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_PSU_APM_1_ENABLE_EVENT_COUNT 1U
#define XPAR_PSU_APM_1_NUM_MONITOR_SLOTS 1U
#define XPAR_PSU_APM_1_NUM_OF_COUNTERS 3U
#define XPAR_PSU_APM_1_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_PSU_APM_1_ENABLE_EVENT_LOG 0U
#define XPAR_PSU_APM_1_FIFO_AXIS_DEPTH 32U
#define XPAR_PSU_APM_1_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_PSU_APM_1_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_PSU_APM_1_METRIC_COUNT_SCALE 1U
#define XPAR_PSU_APM_1_ENABLE_ADVANCED 1U
#define XPAR_PSU_APM_1_ENABLE_PROFILE 0U
#define XPAR_PSU_APM_1_ENABLE_TRACE 0U
#define XPAR_PSU_APM_1_S_AXI4_BASEADDR 0x00000000U
#define XPAR_PSU_APM_1_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_PSU_APM_1_ENABLE_32BIT_FILTER_ID 1U


/* Definitions for peripheral PSU_APM_2 */
#define XPAR_PSU_APM_2_DEVICE_ID 2U
#define XPAR_PSU_APM_2_BASEADDR 0xFFA10000U
#define XPAR_PSU_APM_2_HIGHADDR 0xFFA1FFFFU
#define XPAR_PSU_APM_2_GLOBAL_COUNT_WIDTH 32U
#define XPAR_PSU_APM_2_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_PSU_APM_2_ENABLE_EVENT_COUNT 1U
#define XPAR_PSU_APM_2_NUM_MONITOR_SLOTS 1U
#define XPAR_PSU_APM_2_NUM_OF_COUNTERS 3U
#define XPAR_PSU_APM_2_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_PSU_APM_2_ENABLE_EVENT_LOG 0U
#define XPAR_PSU_APM_2_FIFO_AXIS_DEPTH 32U
#define XPAR_PSU_APM_2_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_PSU_APM_2_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_PSU_APM_2_METRIC_COUNT_SCALE 1U
#define XPAR_PSU_APM_2_ENABLE_ADVANCED 1U
#define XPAR_PSU_APM_2_ENABLE_PROFILE 0U
#define XPAR_PSU_APM_2_ENABLE_TRACE 0U
#define XPAR_PSU_APM_2_S_AXI4_BASEADDR 0x00000000U
#define XPAR_PSU_APM_2_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_PSU_APM_2_ENABLE_32BIT_FILTER_ID 1U


/* Definitions for peripheral PSU_APM_5 */
#define XPAR_PSU_APM_5_DEVICE_ID 3U
#define XPAR_PSU_APM_5_BASEADDR 0xFD490000U
#define XPAR_PSU_APM_5_HIGHADDR 0xFD49FFFFU
#define XPAR_PSU_APM_5_GLOBAL_COUNT_WIDTH 32U
#define XPAR_PSU_APM_5_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_PSU_APM_5_ENABLE_EVENT_COUNT 1U
#define XPAR_PSU_APM_5_NUM_MONITOR_SLOTS 1U
#define XPAR_PSU_APM_5_NUM_OF_COUNTERS 3U
#define XPAR_PSU_APM_5_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_PSU_APM_5_ENABLE_EVENT_LOG 0U
#define XPAR_PSU_APM_5_FIFO_AXIS_DEPTH 32U
#define XPAR_PSU_APM_5_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_PSU_APM_5_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_PSU_APM_5_METRIC_COUNT_SCALE 1U
#define XPAR_PSU_APM_5_ENABLE_ADVANCED 1U
#define XPAR_PSU_APM_5_ENABLE_PROFILE 0U
#define XPAR_PSU_APM_5_ENABLE_TRACE 0U
#define XPAR_PSU_APM_5_S_AXI4_BASEADDR 0x00000000U
#define XPAR_PSU_APM_5_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_PSU_APM_5_ENABLE_32BIT_FILTER_ID 1U


/******************************************************************/

/* Canonical definitions for peripheral PSU_APM_0 */
#define XPAR_AXIPMON_0_DEVICE_ID XPAR_PSU_APM_0_DEVICE_ID
#define XPAR_AXIPMON_0_BASEADDR 0xFD0B0000U
#define XPAR_AXIPMON_0_HIGHADDR 0xFD0BFFFFU
#define XPAR_AXIPMON_0_GLOBAL_COUNT_WIDTH 32U
#define XPAR_AXIPMON_0_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_AXIPMON_0_ENABLE_EVENT_COUNT 1U
#define XPAR_AXIPMON_0_NUM_MONITOR_SLOTS 6U
#define XPAR_AXIPMON_0_NUM_OF_COUNTERS 10U
#define XPAR_AXIPMON_0_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_AXIPMON_0_ENABLE_EVENT_LOG 0U
#define XPAR_AXIPMON_0_FIFO_AXIS_DEPTH 32U
#define XPAR_AXIPMON_0_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_AXIPMON_0_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_AXIPMON_0_METRIC_COUNT_SCALE 1U
#define XPAR_AXIPMON_0_ENABLE_ADVANCED 1U
#define XPAR_AXIPMON_0_ENABLE_PROFILE 0U
#define XPAR_AXIPMON_0_ENABLE_TRACE 0U
#define XPAR_AXIPMON_0_S_AXI4_BASEADDR 0x00000000U
#define XPAR_AXIPMON_0_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_AXIPMON_0_ENABLE_32BIT_FILTER_ID 1U

/* Canonical definitions for peripheral PSU_APM_1 */
#define XPAR_AXIPMON_1_DEVICE_ID XPAR_PSU_APM_1_DEVICE_ID
#define XPAR_AXIPMON_1_BASEADDR 0xFFA00000U
#define XPAR_AXIPMON_1_HIGHADDR 0xFFA0FFFFU
#define XPAR_AXIPMON_1_GLOBAL_COUNT_WIDTH 32U
#define XPAR_AXIPMON_1_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_AXIPMON_1_ENABLE_EVENT_COUNT 1U
#define XPAR_AXIPMON_1_NUM_MONITOR_SLOTS 1U
#define XPAR_AXIPMON_1_NUM_OF_COUNTERS 3U
#define XPAR_AXIPMON_1_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_AXIPMON_1_ENABLE_EVENT_LOG 0U
#define XPAR_AXIPMON_1_FIFO_AXIS_DEPTH 32U
#define XPAR_AXIPMON_1_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_AXIPMON_1_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_AXIPMON_1_METRIC_COUNT_SCALE 1U
#define XPAR_AXIPMON_1_ENABLE_ADVANCED 1U
#define XPAR_AXIPMON_1_ENABLE_PROFILE 0U
#define XPAR_AXIPMON_1_ENABLE_TRACE 0U
#define XPAR_AXIPMON_1_S_AXI4_BASEADDR 0x00000000U
#define XPAR_AXIPMON_1_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_AXIPMON_1_ENABLE_32BIT_FILTER_ID 1U

/* Canonical definitions for peripheral PSU_APM_2 */
#define XPAR_AXIPMON_2_DEVICE_ID XPAR_PSU_APM_2_DEVICE_ID
#define XPAR_AXIPMON_2_BASEADDR 0xFFA10000U
#define XPAR_AXIPMON_2_HIGHADDR 0xFFA1FFFFU
#define XPAR_AXIPMON_2_GLOBAL_COUNT_WIDTH 32U
#define XPAR_AXIPMON_2_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_AXIPMON_2_ENABLE_EVENT_COUNT 1U
#define XPAR_AXIPMON_2_NUM_MONITOR_SLOTS 1U
#define XPAR_AXIPMON_2_NUM_OF_COUNTERS 3U
#define XPAR_AXIPMON_2_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_AXIPMON_2_ENABLE_EVENT_LOG 0U
#define XPAR_AXIPMON_2_FIFO_AXIS_DEPTH 32U
#define XPAR_AXIPMON_2_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_AXIPMON_2_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_AXIPMON_2_METRIC_COUNT_SCALE 1U
#define XPAR_AXIPMON_2_ENABLE_ADVANCED 1U
#define XPAR_AXIPMON_2_ENABLE_PROFILE 0U
#define XPAR_AXIPMON_2_ENABLE_TRACE 0U
#define XPAR_AXIPMON_2_S_AXI4_BASEADDR 0x00000000U
#define XPAR_AXIPMON_2_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_AXIPMON_2_ENABLE_32BIT_FILTER_ID 1U

/* Canonical definitions for peripheral PSU_APM_5 */
#define XPAR_AXIPMON_3_DEVICE_ID XPAR_PSU_APM_5_DEVICE_ID
#define XPAR_AXIPMON_3_BASEADDR 0xFD490000U
#define XPAR_AXIPMON_3_HIGHADDR 0xFD49FFFFU
#define XPAR_AXIPMON_3_GLOBAL_COUNT_WIDTH 32U
#define XPAR_AXIPMON_3_METRICS_SAMPLE_COUNT_WIDTH 32U
#define XPAR_AXIPMON_3_ENABLE_EVENT_COUNT 1U
#define XPAR_AXIPMON_3_NUM_MONITOR_SLOTS 1U
#define XPAR_AXIPMON_3_NUM_OF_COUNTERS 3U
#define XPAR_AXIPMON_3_HAVE_SAMPLED_METRIC_CNT 1U
#define XPAR_AXIPMON_3_ENABLE_EVENT_LOG 0U
#define XPAR_AXIPMON_3_FIFO_AXIS_DEPTH 32U
#define XPAR_AXIPMON_3_FIFO_AXIS_TDATA_WIDTH 56U
#define XPAR_AXIPMON_3_FIFO_AXIS_TID_WIDTH 1U
#define XPAR_AXIPMON_3_METRIC_COUNT_SCALE 1U
#define XPAR_AXIPMON_3_ENABLE_ADVANCED 1U
#define XPAR_AXIPMON_3_ENABLE_PROFILE 0U
#define XPAR_AXIPMON_3_ENABLE_TRACE 0U
#define XPAR_AXIPMON_3_S_AXI4_BASEADDR 0x00000000U
#define XPAR_AXIPMON_3_S_AXI4_HIGHADDR 0x00000000U
#define XPAR_AXIPMON_3_ENABLE_32BIT_FILTER_ID 1U


/******************************************************************/

/* Definitions for driver CSUDMA */
#define XPAR_XCSUDMA_NUM_INSTANCES 1

/* Definitions for peripheral PSU_CSUDMA */
#define XPAR_PSU_CSUDMA_DEVICE_ID 0
#define XPAR_PSU_CSUDMA_BASEADDR 0xFFC80000
#define XPAR_PSU_CSUDMA_HIGHADDR 0xFFC9FFFF
#define XPAR_PSU_CSUDMA_CSUDMA_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_PSU_CSUDMA_DMATYPE 0
/* Canonical definitions for peripheral PSU_CSUDMA */
#define XPAR_XCSUDMA_0_DEVICE_ID XPAR_PSU_CSUDMA_DEVICE_ID
#define XPAR_XCSUDMA_0_BASEADDR 0xFFC80000
#define XPAR_XCSUDMA_0_HIGHADDR 0xFFC9FFFF
#define XPAR_XCSUDMA_0_CSUDMA_CLK_FREQ_HZ 0


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PSU_ETHERNET_3 */
#define XPAR_PSU_ETHERNET_3_DEVICE_ID 0
#define XPAR_PSU_ETHERNET_3_BASEADDR 0xFF0E0000
#define XPAR_PSU_ETHERNET_3_HIGHADDR 0xFF0EFFFF
#define XPAR_PSU_ETHERNET_3_ENET_CLK_FREQ_HZ 124875000
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_1000MBPS_DIV0 8
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_100MBPS_DIV0 40
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_100MBPS_DIV1 1
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_10MBPS_DIV0 50
#define XPAR_PSU_ETHERNET_3_ENET_SLCR_10MBPS_DIV1 8
#define XPAR_PSU_ETHERNET_3_ENET_TSU_CLK_FREQ_HZ 249750000


/******************************************************************/

#define XPAR_PSU_ETHERNET_3_IS_CACHE_COHERENT 0
#define XPAR_XEMACPS_0_IS_CACHE_COHERENT 0
#define XPAR_PSU_ETHERNET_3_REF_CLK GEM3_REF
/* Canonical definitions for peripheral PSU_ETHERNET_3 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PSU_ETHERNET_3_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xFF0E0000
#define XPAR_XEMACPS_0_HIGHADDR 0xFF0EFFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 124875000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 40
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 50
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 8
#define XPAR_XEMACPS_0_ENET_TSU_CLK_FREQ_HZ 249750000


/******************************************************************/


/* Peripheral Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_ADCPLL_AXI_SPI_MASTER_4_WIRE */
#define XPAR_HIER_PERIPHERAL_HIER_SPI_ADCPLL_AXI_SPI_MASTER_4_WIRE_BASEADDR 0x80120000
#define XPAR_HIER_PERIPHERAL_HIER_SPI_ADCPLL_AXI_SPI_MASTER_4_WIRE_HIGHADDR 0x8013FFFF


/* Peripheral Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_CLKGEN_AXI_SPI_MASTER_3_WIRE */
#define XPAR_HIER_PERIPHERAL_HIER_SPI_CLKGEN_AXI_SPI_MASTER_3_WIRE_BASEADDR 0x80140000
#define XPAR_HIER_PERIPHERAL_HIER_SPI_CLKGEN_AXI_SPI_MASTER_3_WIRE_HIGHADDR 0x8015FFFF


/* Peripheral Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_DACPLL_AXI_SPI_MASTER_4_WIRE */
#define XPAR_HIER_PERIPHERAL_HIER_SPI_DACPLL_AXI_SPI_MASTER_4_WIRE_BASEADDR 0x80160000
#define XPAR_HIER_PERIPHERAL_HIER_SPI_DACPLL_AXI_SPI_MASTER_4_WIRE_HIGHADDR 0x8017FFFF


/* Peripheral Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_0 */
#define XPAR_HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_0_BASEADDR 0x80180000
#define XPAR_HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_0_HIGHADDR 0x8019FFFF


/* Peripheral Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_1 */
#define XPAR_HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_1_BASEADDR 0x801A0000
#define XPAR_HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_1_HIGHADDR 0x801BFFFF


/* Peripheral Definitions for peripheral PSU_AFI_0 */
#define XPAR_PSU_AFI_0_S_AXI_BASEADDR 0xFD360000
#define XPAR_PSU_AFI_0_S_AXI_HIGHADDR 0xFD36FFFF


/* Peripheral Definitions for peripheral PSU_AFI_1 */
#define XPAR_PSU_AFI_1_S_AXI_BASEADDR 0xFD370000
#define XPAR_PSU_AFI_1_S_AXI_HIGHADDR 0xFD37FFFF


/* Peripheral Definitions for peripheral PSU_AFI_2 */
#define XPAR_PSU_AFI_2_S_AXI_BASEADDR 0xFD380000
#define XPAR_PSU_AFI_2_S_AXI_HIGHADDR 0xFD38FFFF


/* Peripheral Definitions for peripheral PSU_AFI_3 */
#define XPAR_PSU_AFI_3_S_AXI_BASEADDR 0xFD390000
#define XPAR_PSU_AFI_3_S_AXI_HIGHADDR 0xFD39FFFF


/* Peripheral Definitions for peripheral PSU_AFI_4 */
#define XPAR_PSU_AFI_4_S_AXI_BASEADDR 0xFD3A0000
#define XPAR_PSU_AFI_4_S_AXI_HIGHADDR 0xFD3AFFFF


/* Peripheral Definitions for peripheral PSU_AFI_5 */
#define XPAR_PSU_AFI_5_S_AXI_BASEADDR 0xFD3B0000
#define XPAR_PSU_AFI_5_S_AXI_HIGHADDR 0xFD3BFFFF


/* Peripheral Definitions for peripheral PSU_AFI_6 */
#define XPAR_PSU_AFI_6_S_AXI_BASEADDR 0xFF9B0000
#define XPAR_PSU_AFI_6_S_AXI_HIGHADDR 0xFF9BFFFF


/* Peripheral Definitions for peripheral PSU_APU */
#define XPAR_PSU_APU_S_AXI_BASEADDR 0xFD5C0000
#define XPAR_PSU_APU_S_AXI_HIGHADDR 0xFD5CFFFF


/* Peripheral Definitions for peripheral PSU_CCI_GPV */
#define XPAR_PSU_CCI_GPV_S_AXI_BASEADDR 0xFD6E0000
#define XPAR_PSU_CCI_GPV_S_AXI_HIGHADDR 0xFD6EFFFF


/* Peripheral Definitions for peripheral PSU_CCI_REG */
#define XPAR_PSU_CCI_REG_S_AXI_BASEADDR 0xFD5E0000
#define XPAR_PSU_CCI_REG_S_AXI_HIGHADDR 0xFD5EFFFF


/* Peripheral Definitions for peripheral PSU_CRL_APB */
#define XPAR_PSU_CRL_APB_S_AXI_BASEADDR 0xFF5E0000
#define XPAR_PSU_CRL_APB_S_AXI_HIGHADDR 0xFF85FFFF


/* Peripheral Definitions for peripheral PSU_CSU_0 */
#define XPAR_PSU_CSU_0_S_AXI_BASEADDR 0xFFCA0000
#define XPAR_PSU_CSU_0_S_AXI_HIGHADDR 0xFFCAFFFF


/* Peripheral Definitions for peripheral PSU_CTRL_IPI */
#define XPAR_PSU_CTRL_IPI_S_AXI_BASEADDR 0xFF380000
#define XPAR_PSU_CTRL_IPI_S_AXI_HIGHADDR 0xFF3FFFFF


/* Peripheral Definitions for peripheral PSU_EFUSE */
#define XPAR_PSU_EFUSE_S_AXI_BASEADDR 0xFFCC0000
#define XPAR_PSU_EFUSE_S_AXI_HIGHADDR 0xFFCCFFFF


/* Peripheral Definitions for peripheral PSU_FPD_GPV */
#define XPAR_PSU_FPD_GPV_S_AXI_BASEADDR 0xFD700000
#define XPAR_PSU_FPD_GPV_S_AXI_HIGHADDR 0xFD7FFFFF


/* Peripheral Definitions for peripheral PSU_FPD_SLCR */
#define XPAR_PSU_FPD_SLCR_S_AXI_BASEADDR 0xFD610000
#define XPAR_PSU_FPD_SLCR_S_AXI_HIGHADDR 0xFD68FFFF


/* Peripheral Definitions for peripheral PSU_FPD_SLCR_SECURE */
#define XPAR_PSU_FPD_SLCR_SECURE_S_AXI_BASEADDR 0xFD690000
#define XPAR_PSU_FPD_SLCR_SECURE_S_AXI_HIGHADDR 0xFD6CFFFF


/* Peripheral Definitions for peripheral PSU_FPD_XMPU_CFG */
#define XPAR_PSU_FPD_XMPU_CFG_S_AXI_BASEADDR 0xFD5D0000
#define XPAR_PSU_FPD_XMPU_CFG_S_AXI_HIGHADDR 0xFD5DFFFF


/* Peripheral Definitions for peripheral PSU_FPD_XMPU_SINK */
#define XPAR_PSU_FPD_XMPU_SINK_S_AXI_BASEADDR 0xFD4F0000
#define XPAR_PSU_FPD_XMPU_SINK_S_AXI_HIGHADDR 0xFD4FFFFF


/* Peripheral Definitions for peripheral PSU_IOU_SCNTR */
#define XPAR_PSU_IOU_SCNTR_S_AXI_BASEADDR 0xFF250000
#define XPAR_PSU_IOU_SCNTR_S_AXI_HIGHADDR 0xFF25FFFF


/* Peripheral Definitions for peripheral PSU_IOU_SCNTRS */
#define XPAR_PSU_IOU_SCNTRS_S_AXI_BASEADDR 0xFF260000
#define XPAR_PSU_IOU_SCNTRS_S_AXI_HIGHADDR 0xFF26FFFF


/* Peripheral Definitions for peripheral PSU_IOUSECURE_SLCR */
#define XPAR_PSU_IOUSECURE_SLCR_S_AXI_BASEADDR 0xFF240000
#define XPAR_PSU_IOUSECURE_SLCR_S_AXI_HIGHADDR 0xFF24FFFF


/* Peripheral Definitions for peripheral PSU_IOUSLCR_0 */
#define XPAR_PSU_IOUSLCR_0_S_AXI_BASEADDR 0xFF180000
#define XPAR_PSU_IOUSLCR_0_S_AXI_HIGHADDR 0xFF23FFFF


/* Peripheral Definitions for peripheral PSU_LPD_SLCR */
#define XPAR_PSU_LPD_SLCR_S_AXI_BASEADDR 0xFF410000
#define XPAR_PSU_LPD_SLCR_S_AXI_HIGHADDR 0xFF4AFFFF


/* Peripheral Definitions for peripheral PSU_LPD_SLCR_SECURE */
#define XPAR_PSU_LPD_SLCR_SECURE_S_AXI_BASEADDR 0xFF4B0000
#define XPAR_PSU_LPD_SLCR_SECURE_S_AXI_HIGHADDR 0xFF4DFFFF


/* Peripheral Definitions for peripheral PSU_LPD_XPPU */
#define XPAR_PSU_LPD_XPPU_S_AXI_BASEADDR 0xFF980000
#define XPAR_PSU_LPD_XPPU_S_AXI_HIGHADDR 0xFF99FFFF


/* Peripheral Definitions for peripheral PSU_LPD_XPPU_SINK */
#define XPAR_PSU_LPD_XPPU_SINK_S_AXI_BASEADDR 0xFF9C0000
#define XPAR_PSU_LPD_XPPU_SINK_S_AXI_HIGHADDR 0xFF9CFFFF


/* Peripheral Definitions for peripheral PSU_MBISTJTAG */
#define XPAR_PSU_MBISTJTAG_S_AXI_BASEADDR 0xFFCF0000
#define XPAR_PSU_MBISTJTAG_S_AXI_HIGHADDR 0xFFCFFFFF


/* Peripheral Definitions for peripheral PSU_MESSAGE_BUFFERS */
#define XPAR_PSU_MESSAGE_BUFFERS_S_AXI_BASEADDR 0xFF990000
#define XPAR_PSU_MESSAGE_BUFFERS_S_AXI_HIGHADDR 0xFF99FFFF


/* Peripheral Definitions for peripheral PSU_OCM */
#define XPAR_PSU_OCM_S_AXI_BASEADDR 0xFF960000
#define XPAR_PSU_OCM_S_AXI_HIGHADDR 0xFF96FFFF


/* Peripheral Definitions for peripheral PSU_OCM_RAM_0 */
#define XPAR_PSU_OCM_RAM_0_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PSU_OCM_RAM_0_S_AXI_HIGHADDR 0xFFFFFFFF


/* Peripheral Definitions for peripheral PSU_OCM_XMPU_CFG */
#define XPAR_PSU_OCM_XMPU_CFG_S_AXI_BASEADDR 0xFFA70000
#define XPAR_PSU_OCM_XMPU_CFG_S_AXI_HIGHADDR 0xFFA7FFFF


/* Peripheral Definitions for peripheral PSU_PMU_GLOBAL_0 */
#define XPAR_PSU_PMU_GLOBAL_0_S_AXI_BASEADDR 0xFFD80000
#define XPAR_PSU_PMU_GLOBAL_0_S_AXI_HIGHADDR 0xFFDBFFFF


/* Peripheral Definitions for peripheral PSU_QSPI_LINEAR_0 */
#define XPAR_PSU_QSPI_LINEAR_0_S_AXI_BASEADDR 0xC0000000
#define XPAR_PSU_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xDFFFFFFF


/* Peripheral Definitions for peripheral PSU_R5_0_ATCM_GLOBAL */
#define XPAR_PSU_R5_0_ATCM_GLOBAL_S_AXI_BASEADDR 0xFFE00000
#define XPAR_PSU_R5_0_ATCM_GLOBAL_S_AXI_HIGHADDR 0xFFE0FFFF


/* Peripheral Definitions for peripheral PSU_R5_0_BTCM_GLOBAL */
#define XPAR_PSU_R5_0_BTCM_GLOBAL_S_AXI_BASEADDR 0xFFE20000
#define XPAR_PSU_R5_0_BTCM_GLOBAL_S_AXI_HIGHADDR 0xFFE2FFFF


/* Peripheral Definitions for peripheral PSU_R5_1_ATCM_GLOBAL */
#define XPAR_PSU_R5_1_ATCM_GLOBAL_S_AXI_BASEADDR 0xFFE90000
#define XPAR_PSU_R5_1_ATCM_GLOBAL_S_AXI_HIGHADDR 0xFFE9FFFF


/* Peripheral Definitions for peripheral PSU_R5_1_BTCM_GLOBAL */
#define XPAR_PSU_R5_1_BTCM_GLOBAL_S_AXI_BASEADDR 0xFFEB0000
#define XPAR_PSU_R5_1_BTCM_GLOBAL_S_AXI_HIGHADDR 0xFFEBFFFF


/* Peripheral Definitions for peripheral PSU_R5_TCM_RAM_GLOBAL */
#define XPAR_PSU_R5_TCM_RAM_GLOBAL_S_AXI_BASEADDR 0xFFE00000
#define XPAR_PSU_R5_TCM_RAM_GLOBAL_S_AXI_HIGHADDR 0xFFE3FFFF


/* Peripheral Definitions for peripheral PSU_RPU */
#define XPAR_PSU_RPU_S_AXI_BASEADDR 0xFF9A0000
#define XPAR_PSU_RPU_S_AXI_HIGHADDR 0xFF9AFFFF


/* Peripheral Definitions for peripheral PSU_RSA */
#define XPAR_PSU_RSA_S_AXI_BASEADDR 0xFFCE0000
#define XPAR_PSU_RSA_S_AXI_HIGHADDR 0xFFCEFFFF


/* Peripheral Definitions for peripheral PSU_SERDES */
#define XPAR_PSU_SERDES_S_AXI_BASEADDR 0xFD400000
#define XPAR_PSU_SERDES_S_AXI_HIGHADDR 0xFD47FFFF


/* Peripheral Definitions for peripheral PSU_SIOU */
#define XPAR_PSU_SIOU_S_AXI_BASEADDR 0xFD3D0000
#define XPAR_PSU_SIOU_S_AXI_HIGHADDR 0xFD3DFFFF


/* Peripheral Definitions for peripheral PSU_SMMU_GPV */
#define XPAR_PSU_SMMU_GPV_S_AXI_BASEADDR 0xFD800000
#define XPAR_PSU_SMMU_GPV_S_AXI_HIGHADDR 0xFDFFFFFF


/* Peripheral Definitions for peripheral PSU_SMMU_REG */
#define XPAR_PSU_SMMU_REG_S_AXI_BASEADDR 0xFD5F0000
#define XPAR_PSU_SMMU_REG_S_AXI_HIGHADDR 0xFD5FFFFF


/******************************************************************/


/* Canonical Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_ADCPLL_AXI_SPI_MASTER_4_WIRE */
#define XPAR_AXI_SPI_MASTER_4_WIRE_0_BASEADDR 0x80120000
#define XPAR_AXI_SPI_MASTER_4_WIRE_0_HIGHADDR 0x8013FFFF


/* Canonical Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_CLKGEN_AXI_SPI_MASTER_3_WIRE */
#define XPAR_AXI_SPI_MASTER_3_WIRE_0_BASEADDR 0x80140000
#define XPAR_AXI_SPI_MASTER_3_WIRE_0_HIGHADDR 0x8015FFFF


/* Canonical Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_DACPLL_AXI_SPI_MASTER_4_WIRE */
#define XPAR_AXI_SPI_MASTER_4_WIRE_1_BASEADDR 0x80160000
#define XPAR_AXI_SPI_MASTER_4_WIRE_1_HIGHADDR 0x8017FFFF


/* Canonical Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_0 */
#define XPAR_AXI_SPI_MASTER_4_WIRE_2_BASEADDR 0x80180000
#define XPAR_AXI_SPI_MASTER_4_WIRE_2_HIGHADDR 0x8019FFFF


/* Canonical Definitions for peripheral HIER_PERIPHERAL_HIER_SPI_FCU_AXI_SPI_MASTER_4_WIRE_1 */
#define XPAR_AXI_SPI_MASTER_4_WIRE_3_BASEADDR 0x801A0000
#define XPAR_AXI_SPI_MASTER_4_WIRE_3_HIGHADDR 0x801BFFFF
















/* Canonical Definitions for peripheral PSU_APU */
#define XPAR_PSU_APU_0_S_AXI_BASEADDR 0xFD5C0000
#define XPAR_PSU_APU_0_S_AXI_HIGHADDR 0xFD5CFFFF


/* Canonical Definitions for peripheral PSU_CCI_GPV */
#define XPAR_PSU_CCI_GPV_0_S_AXI_BASEADDR 0xFD6E0000
#define XPAR_PSU_CCI_GPV_0_S_AXI_HIGHADDR 0xFD6EFFFF


/* Canonical Definitions for peripheral PSU_CCI_REG */
#define XPAR_PSU_CCI_REG_0_S_AXI_BASEADDR 0xFD5E0000
#define XPAR_PSU_CCI_REG_0_S_AXI_HIGHADDR 0xFD5EFFFF


/* Canonical Definitions for peripheral PSU_CRL_APB */
#define XPAR_PSU_CRL_APB_0_S_AXI_BASEADDR 0xFF5E0000
#define XPAR_PSU_CRL_APB_0_S_AXI_HIGHADDR 0xFF85FFFF




/* Canonical Definitions for peripheral PSU_CTRL_IPI */
#define XPAR_PERIPHERAL_0_S_AXI_BASEADDR 0xFF380000
#define XPAR_PERIPHERAL_0_S_AXI_HIGHADDR 0xFF3FFFFF


/* Canonical Definitions for peripheral PSU_EFUSE */
#define XPAR_PSU_EFUSE_0_S_AXI_BASEADDR 0xFFCC0000
#define XPAR_PSU_EFUSE_0_S_AXI_HIGHADDR 0xFFCCFFFF


/* Canonical Definitions for peripheral PSU_FPD_GPV */
#define XPAR_PSU_FPD_GPV_0_S_AXI_BASEADDR 0xFD700000
#define XPAR_PSU_FPD_GPV_0_S_AXI_HIGHADDR 0xFD7FFFFF


/* Canonical Definitions for peripheral PSU_FPD_SLCR */
#define XPAR_PSU_FPD_SLCR_0_S_AXI_BASEADDR 0xFD610000
#define XPAR_PSU_FPD_SLCR_0_S_AXI_HIGHADDR 0xFD68FFFF


/* Canonical Definitions for peripheral PSU_FPD_SLCR_SECURE */
#define XPAR_PSU_FPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFD690000
#define XPAR_PSU_FPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFD6CFFFF


/* Canonical Definitions for peripheral PSU_FPD_XMPU_CFG */
#define XPAR_PSU_FPD_XMPU_CFG_0_S_AXI_BASEADDR 0xFD5D0000
#define XPAR_PSU_FPD_XMPU_CFG_0_S_AXI_HIGHADDR 0xFD5DFFFF


/* Canonical Definitions for peripheral PSU_FPD_XMPU_SINK */
#define XPAR_PSU_FPD_XMPU_SINK_0_S_AXI_BASEADDR 0xFD4F0000
#define XPAR_PSU_FPD_XMPU_SINK_0_S_AXI_HIGHADDR 0xFD4FFFFF


/* Canonical Definitions for peripheral PSU_IOU_SCNTR */
#define XPAR_PSU_IOU_SCNTR_0_S_AXI_BASEADDR 0xFF250000
#define XPAR_PSU_IOU_SCNTR_0_S_AXI_HIGHADDR 0xFF25FFFF


/* Canonical Definitions for peripheral PSU_IOU_SCNTRS */
#define XPAR_PSU_IOU_SCNTRS_0_S_AXI_BASEADDR 0xFF260000
#define XPAR_PSU_IOU_SCNTRS_0_S_AXI_HIGHADDR 0xFF26FFFF


/* Canonical Definitions for peripheral PSU_IOUSECURE_SLCR */
#define XPAR_PSU_IOUSECURE_SLCR_0_S_AXI_BASEADDR 0xFF240000
#define XPAR_PSU_IOUSECURE_SLCR_0_S_AXI_HIGHADDR 0xFF24FFFF




/* Canonical Definitions for peripheral PSU_LPD_SLCR */
#define XPAR_PSU_LPD_SLCR_0_S_AXI_BASEADDR 0xFF410000
#define XPAR_PSU_LPD_SLCR_0_S_AXI_HIGHADDR 0xFF4AFFFF


/* Canonical Definitions for peripheral PSU_LPD_SLCR_SECURE */
#define XPAR_PSU_LPD_SLCR_SECURE_0_S_AXI_BASEADDR 0xFF4B0000
#define XPAR_PSU_LPD_SLCR_SECURE_0_S_AXI_HIGHADDR 0xFF4DFFFF


/* Canonical Definitions for peripheral PSU_LPD_XPPU */
#define XPAR_PSU_LPD_XPPU_0_S_AXI_BASEADDR 0xFF980000
#define XPAR_PSU_LPD_XPPU_0_S_AXI_HIGHADDR 0xFF99FFFF


/* Canonical Definitions for peripheral PSU_LPD_XPPU_SINK */
#define XPAR_PSU_LPD_XPPU_SINK_0_S_AXI_BASEADDR 0xFF9C0000
#define XPAR_PSU_LPD_XPPU_SINK_0_S_AXI_HIGHADDR 0xFF9CFFFF


/* Canonical Definitions for peripheral PSU_MBISTJTAG */
#define XPAR_PSU_MBISTJTAG_0_S_AXI_BASEADDR 0xFFCF0000
#define XPAR_PSU_MBISTJTAG_0_S_AXI_HIGHADDR 0xFFCFFFFF


/* Canonical Definitions for peripheral PSU_MESSAGE_BUFFERS */
#define XPAR_PERIPHERAL_1_S_AXI_BASEADDR 0xFF990000
#define XPAR_PERIPHERAL_1_S_AXI_HIGHADDR 0xFF99FFFF


/* Canonical Definitions for peripheral PSU_OCM */
#define XPAR_PSU_OCM_0_S_AXI_BASEADDR 0xFF960000
#define XPAR_PSU_OCM_0_S_AXI_HIGHADDR 0xFF96FFFF




/* Canonical Definitions for peripheral PSU_OCM_XMPU_CFG */
#define XPAR_PSU_OCM_XMPU_CFG_0_S_AXI_BASEADDR 0xFFA70000
#define XPAR_PSU_OCM_XMPU_CFG_0_S_AXI_HIGHADDR 0xFFA7FFFF






/* Canonical Definitions for peripheral PSU_R5_0_ATCM_GLOBAL */
#define XPAR_PSU_R5_0_ATCM_GLOBAL_0_S_AXI_BASEADDR 0xFFE00000
#define XPAR_PSU_R5_0_ATCM_GLOBAL_0_S_AXI_HIGHADDR 0xFFE0FFFF


/* Canonical Definitions for peripheral PSU_R5_0_BTCM_GLOBAL */
#define XPAR_PSU_R5_0_BTCM_GLOBAL_0_S_AXI_BASEADDR 0xFFE20000
#define XPAR_PSU_R5_0_BTCM_GLOBAL_0_S_AXI_HIGHADDR 0xFFE2FFFF


/* Canonical Definitions for peripheral PSU_R5_1_ATCM_GLOBAL */
#define XPAR_PSU_R5_1_ATCM_GLOBAL_0_S_AXI_BASEADDR 0xFFE90000
#define XPAR_PSU_R5_1_ATCM_GLOBAL_0_S_AXI_HIGHADDR 0xFFE9FFFF


/* Canonical Definitions for peripheral PSU_R5_1_BTCM_GLOBAL */
#define XPAR_PSU_R5_1_BTCM_GLOBAL_0_S_AXI_BASEADDR 0xFFEB0000
#define XPAR_PSU_R5_1_BTCM_GLOBAL_0_S_AXI_HIGHADDR 0xFFEBFFFF


/* Canonical Definitions for peripheral PSU_R5_TCM_RAM_GLOBAL */
#define XPAR_PSU_R5_TCM_RAM_0_S_AXI_BASEADDR 0xFFE00000
#define XPAR_PSU_R5_TCM_RAM_0_S_AXI_HIGHADDR 0xFFE3FFFF


/* Canonical Definitions for peripheral PSU_RPU */
#define XPAR_PSU_RPU_0_S_AXI_BASEADDR 0xFF9A0000
#define XPAR_PSU_RPU_0_S_AXI_HIGHADDR 0xFF9AFFFF


/* Canonical Definitions for peripheral PSU_RSA */
#define XPAR_PSU_RSA_0_S_AXI_BASEADDR 0xFFCE0000
#define XPAR_PSU_RSA_0_S_AXI_HIGHADDR 0xFFCEFFFF


/* Canonical Definitions for peripheral PSU_SERDES */
#define XPAR_PSU_SERDES_0_S_AXI_BASEADDR 0xFD400000
#define XPAR_PSU_SERDES_0_S_AXI_HIGHADDR 0xFD47FFFF


/* Canonical Definitions for peripheral PSU_SIOU */
#define XPAR_PSU_SIOU_0_S_AXI_BASEADDR 0xFD3D0000
#define XPAR_PSU_SIOU_0_S_AXI_HIGHADDR 0xFD3DFFFF


/* Canonical Definitions for peripheral PSU_SMMU_GPV */
#define XPAR_PSU_SMMU_GPV_0_S_AXI_BASEADDR 0xFD800000
#define XPAR_PSU_SMMU_GPV_0_S_AXI_HIGHADDR 0xFDFFFFFF


/* Canonical Definitions for peripheral PSU_SMMU_REG */
#define XPAR_PSU_SMMU_REG_0_S_AXI_BASEADDR 0xFD5F0000
#define XPAR_PSU_SMMU_REG_0_S_AXI_HIGHADDR 0xFD5FFFFF


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 10

/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_BASEADDR 0x80030000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_HIGHADDR 0x8003FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_DEVICE_ID 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_IS_DUAL 1


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_BASEADDR 0x80040000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_HIGHADDR 0x8004FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_DEVICE_ID 1
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_BASEADDR 0x80050000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_HIGHADDR 0x8005FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_DEVICE_ID 2
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_BASEADDR 0x80060000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_HIGHADDR 0x8006FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_DEVICE_ID 3
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_BASEADDR 0x80070000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_HIGHADDR 0x8007FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_DEVICE_ID 4
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_BASEADDR 0x80080000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_HIGHADDR 0x8008FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_DEVICE_ID 5
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1 */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_BASEADDR 0x800E0000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_HIGHADDR 0x800EFFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_DEVICE_ID 6
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2 */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_BASEADDR 0x800F0000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_HIGHADDR 0x800FFFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_DEVICE_ID 7
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3 */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_BASEADDR 0x80100000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_HIGHADDR 0x8010FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_DEVICE_ID 8
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_IS_DUAL 0


/* Definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4 */
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_BASEADDR 0x80110000
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_HIGHADDR 0x8011FFFF
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_DEVICE_ID 9
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_INTERRUPT_PRESENT 0
#define XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_IS_DUAL 0


/******************************************************************/

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO */
#define XPAR_GPIO_0_BASEADDR 0x80030000
#define XPAR_GPIO_0_HIGHADDR 0x8003FFFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_ADC_DAC_PLL_GPIO_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 1

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO */
#define XPAR_GPIO_1_BASEADDR 0x80040000
#define XPAR_GPIO_1_HIGHADDR 0x8004FFFF
#define XPAR_GPIO_1_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_ALERT_GPIO_DEVICE_ID
#define XPAR_GPIO_1_INTERRUPT_PRESENT 0
#define XPAR_GPIO_1_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO */
#define XPAR_GPIO_2_BASEADDR 0x80050000
#define XPAR_GPIO_2_HIGHADDR 0x8005FFFF
#define XPAR_GPIO_2_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_CLKGEN_GPIO_DEVICE_ID
#define XPAR_GPIO_2_INTERRUPT_PRESENT 0
#define XPAR_GPIO_2_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO */
#define XPAR_GPIO_3_BASEADDR 0x80060000
#define XPAR_GPIO_3_HIGHADDR 0x8006FFFF
#define XPAR_GPIO_3_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_EN_FE_GPIO_DEVICE_ID
#define XPAR_GPIO_3_INTERRUPT_PRESENT 0
#define XPAR_GPIO_3_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO */
#define XPAR_GPIO_4_BASEADDR 0x80070000
#define XPAR_GPIO_4_HIGHADDR 0x8007FFFF
#define XPAR_GPIO_4_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_FCU_GPIO_DEVICE_ID
#define XPAR_GPIO_4_INTERRUPT_PRESENT 0
#define XPAR_GPIO_4_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO */
#define XPAR_GPIO_5_BASEADDR 0x80080000
#define XPAR_GPIO_5_HIGHADDR 0x8008FFFF
#define XPAR_GPIO_5_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_PIB_GPIO_DEVICE_ID
#define XPAR_GPIO_5_INTERRUPT_PRESENT 0
#define XPAR_GPIO_5_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1 */
#define XPAR_GPIO_6_BASEADDR 0x800E0000
#define XPAR_GPIO_6_HIGHADDR 0x800EFFFF
#define XPAR_GPIO_6_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO1_DEVICE_ID
#define XPAR_GPIO_6_INTERRUPT_PRESENT 0
#define XPAR_GPIO_6_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2 */
#define XPAR_GPIO_7_BASEADDR 0x800F0000
#define XPAR_GPIO_7_HIGHADDR 0x800FFFFF
#define XPAR_GPIO_7_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO2_DEVICE_ID
#define XPAR_GPIO_7_INTERRUPT_PRESENT 0
#define XPAR_GPIO_7_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3 */
#define XPAR_GPIO_8_BASEADDR 0x80100000
#define XPAR_GPIO_8_HIGHADDR 0x8010FFFF
#define XPAR_GPIO_8_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO3_DEVICE_ID
#define XPAR_GPIO_8_INTERRUPT_PRESENT 0
#define XPAR_GPIO_8_IS_DUAL 0

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4 */
#define XPAR_GPIO_9_BASEADDR 0x80110000
#define XPAR_GPIO_9_HIGHADDR 0x8011FFFF
#define XPAR_GPIO_9_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_GPIO_PL_UART_GPIO4_DEVICE_ID
#define XPAR_GPIO_9_INTERRUPT_PRESENT 0
#define XPAR_GPIO_9_IS_DUAL 0


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PSU_GPIO_0 */
#define XPAR_PSU_GPIO_0_DEVICE_ID 0
#define XPAR_PSU_GPIO_0_BASEADDR 0xFF0A0000
#define XPAR_PSU_GPIO_0_HIGHADDR 0xFF0AFFFF


/******************************************************************/

/* Canonical definitions for peripheral PSU_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PSU_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xFF0A0000
#define XPAR_XGPIOPS_0_HIGHADDR 0xFF0AFFFF


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 3

/* Definitions for peripheral HIER_PERIPHERAL_HIER_IIC_FCU_IIC0 */
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_DEVICE_ID 0
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_BASEADDR 0x80000000
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_HIGHADDR 0x8000FFFF
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_TEN_BIT_ADR 0
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_GPO_WIDTH 1


/* Definitions for peripheral HIER_PERIPHERAL_HIER_IIC_FCU_IIC1 */
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_DEVICE_ID 1
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_BASEADDR 0x80010000
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_HIGHADDR 0x8001FFFF
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_TEN_BIT_ADR 0
#define XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_GPO_WIDTH 1


/* Definitions for peripheral HIER_PERIPHERAL_HIER_IIC_PIB_IIC2 */
#define XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_DEVICE_ID 2
#define XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_BASEADDR 0x80020000
#define XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_HIGHADDR 0x8002FFFF
#define XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_TEN_BIT_ADR 0
#define XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_IIC_FCU_IIC0 */
#define XPAR_IIC_0_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC0_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x80000000
#define XPAR_IIC_0_HIGHADDR 0x8000FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_IIC_FCU_IIC1 */
#define XPAR_IIC_1_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_IIC_FCU_IIC1_DEVICE_ID
#define XPAR_IIC_1_BASEADDR 0x80010000
#define XPAR_IIC_1_HIGHADDR 0x8001FFFF
#define XPAR_IIC_1_TEN_BIT_ADR 0
#define XPAR_IIC_1_GPO_WIDTH 1

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_IIC_PIB_IIC2 */
#define XPAR_IIC_2_DEVICE_ID XPAR_HIER_PERIPHERAL_HIER_IIC_PIB_IIC2_DEVICE_ID
#define XPAR_IIC_2_BASEADDR 0x80020000
#define XPAR_IIC_2_HIGHADDR 0x8002FFFF
#define XPAR_IIC_2_TEN_BIT_ADR 0
#define XPAR_IIC_2_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 2

/* Definitions for peripheral PSU_I2C_0 */
#define XPAR_PSU_I2C_0_DEVICE_ID 0
#define XPAR_PSU_I2C_0_BASEADDR 0xFF020000
#define XPAR_PSU_I2C_0_HIGHADDR 0xFF02FFFF
#define XPAR_PSU_I2C_0_I2C_CLK_FREQ_HZ 99900002


/* Definitions for peripheral PSU_I2C_1 */
#define XPAR_PSU_I2C_1_DEVICE_ID 1
#define XPAR_PSU_I2C_1_BASEADDR 0xFF030000
#define XPAR_PSU_I2C_1_HIGHADDR 0xFF03FFFF
#define XPAR_PSU_I2C_1_I2C_CLK_FREQ_HZ 99900002


/******************************************************************/

/* Canonical definitions for peripheral PSU_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_PSU_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xFF020000
#define XPAR_XIICPS_0_HIGHADDR 0xFF02FFFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 99900002

/* Canonical definitions for peripheral PSU_I2C_1 */
#define XPAR_XIICPS_1_DEVICE_ID XPAR_PSU_I2C_1_DEVICE_ID
#define XPAR_XIICPS_1_BASEADDR 0xFF030000
#define XPAR_XIICPS_1_HIGHADDR 0xFF03FFFF
#define XPAR_XIICPS_1_I2C_CLK_FREQ_HZ 99900002


/******************************************************************/

/* Definition for input Clock */
#define XPAR_PSU_I2C_0_REF_CLK I2C0_REF
/* Definition for input Clock */
#define XPAR_PSU_I2C_1_REF_CLK I2C1_REF
#define  XPAR_XIPIPSU_NUM_INSTANCES  1U

/* Parameter definitions for peripheral psu_ipi_0 */
#define  XPAR_PSU_IPI_0_DEVICE_ID  0U
#define  XPAR_PSU_IPI_0_S_AXI_BASEADDR  0xFF300000U
#define  XPAR_PSU_IPI_0_BIT_MASK  0x00000001U
#define  XPAR_PSU_IPI_0_BUFFER_INDEX  2U
#define  XPAR_PSU_IPI_0_INT_ID  67U

/* Canonical definitions for peripheral psu_ipi_0 */
#define  XPAR_XIPIPSU_0_DEVICE_ID	XPAR_PSU_IPI_0_DEVICE_ID
#define  XPAR_XIPIPSU_0_BASE_ADDRESS	XPAR_PSU_IPI_0_S_AXI_BASEADDR
#define  XPAR_XIPIPSU_0_BIT_MASK	XPAR_PSU_IPI_0_BIT_MASK
#define  XPAR_XIPIPSU_0_BUFFER_INDEX	XPAR_PSU_IPI_0_BUFFER_INDEX
#define  XPAR_XIPIPSU_0_INT_ID	XPAR_PSU_IPI_0_INT_ID

#define  XPAR_XIPIPSU_NUM_TARGETS  7U

#define  XPAR_PSU_IPI_0_BIT_MASK  0x00000001U
#define  XPAR_PSU_IPI_0_BUFFER_INDEX  2U
#define  XPAR_PSU_IPI_1_BIT_MASK  0x00000100U
#define  XPAR_PSU_IPI_1_BUFFER_INDEX  0U
#define  XPAR_PSU_IPI_2_BIT_MASK  0x00000200U
#define  XPAR_PSU_IPI_2_BUFFER_INDEX  1U
#define  XPAR_PSU_IPI_3_BIT_MASK  0x00010000U
#define  XPAR_PSU_IPI_3_BUFFER_INDEX  7U
#define  XPAR_PSU_IPI_4_BIT_MASK  0x00020000U
#define  XPAR_PSU_IPI_4_BUFFER_INDEX  7U
#define  XPAR_PSU_IPI_5_BIT_MASK  0x00040000U
#define  XPAR_PSU_IPI_5_BUFFER_INDEX  7U
#define  XPAR_PSU_IPI_6_BIT_MASK  0x00080000U
#define  XPAR_PSU_IPI_6_BUFFER_INDEX  7U
/* Target List for referring to processor IPI Targets */

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_0_CH0_MASK  XPAR_PSU_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_0_CH0_INDEX  0U

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_1_CH0_MASK  XPAR_PSU_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_1_CH0_INDEX  0U

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_2_CH0_MASK  XPAR_PSU_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_2_CH0_INDEX  0U

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_3_CH0_MASK  XPAR_PSU_IPI_0_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXA53_3_CH0_INDEX  0U

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXR5_0_CH0_MASK  XPAR_PSU_IPI_1_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXR5_0_CH0_INDEX  1U

#define  XPAR_XIPIPS_TARGET_PSU_CORTEXR5_1_CH0_MASK  XPAR_PSU_IPI_2_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_CORTEXR5_1_CH0_INDEX  2U

#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH0_MASK  XPAR_PSU_IPI_3_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH0_INDEX  3U
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH1_MASK  XPAR_PSU_IPI_4_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH1_INDEX  4U
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH2_MASK  XPAR_PSU_IPI_5_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH2_INDEX  5U
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH3_MASK  XPAR_PSU_IPI_6_BIT_MASK
#define  XPAR_XIPIPS_TARGET_PSU_PMU_0_CH3_INDEX  6U

/* Definitions for driver QSPIPSU */
#define XPAR_XQSPIPSU_NUM_INSTANCES 1

/* Definitions for peripheral PSU_QSPI_0 */
#define XPAR_PSU_QSPI_0_DEVICE_ID 0
#define XPAR_PSU_QSPI_0_BASEADDR 0xFF0F0000
#define XPAR_PSU_QSPI_0_HIGHADDR 0xFF0FFFFF
#define XPAR_PSU_QSPI_0_QSPI_CLK_FREQ_HZ 249750000
#define XPAR_PSU_QSPI_0_QSPI_MODE 2
#define XPAR_PSU_QSPI_0_QSPI_BUS_WIDTH 2


/******************************************************************/

#define XPAR_PSU_QSPI_0_IS_CACHE_COHERENT 0
#define XPAR_PSU_QSPI_0_REF_CLK QSPI_REF
/* Canonical definitions for peripheral PSU_QSPI_0 */
#define XPAR_XQSPIPSU_0_DEVICE_ID XPAR_PSU_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPSU_0_BASEADDR 0xFF0F0000
#define XPAR_XQSPIPSU_0_HIGHADDR 0xFF0FFFFF
#define XPAR_XQSPIPSU_0_QSPI_CLK_FREQ_HZ 249750000
#define XPAR_XQSPIPSU_0_QSPI_MODE 2
#define XPAR_XQSPIPSU_0_QSPI_BUS_WIDTH 2
#define XPAR_XQSPIPSU_0_IS_CACHE_COHERENT 0


/******************************************************************/

/* Definitions for driver RESETPS and CLOCKPS */
#define XPAR_XCRPSU_NUM_INSTANCES 1U

/* Definitions for peripheral PSU_CR_0 */
#define XPAR_PSU_CR_DEVICE_ID 0

/******************************************************************/

/* Definitions for peripheral PSU_CRF_APB */
#define XPAR_PSU_CRF_APB_S_AXI_BASEADDR 0xFD1A0000
#define XPAR_PSU_CRF_APB_S_AXI_HIGHADDR 0xFD2DFFFF


/******************************************************************/

/* Canonical definitions for peripheral PSU_CR_0 */
#define XPAR_XCRPSU_0_DEVICE_ID 0

/******************************************************************/


/* Definitions for peripheral PSU_PMU_IOMODULE */
#define XPAR_PSU_PMU_IOMODULE_S_AXI_BASEADDR 0xFFD40000
#define XPAR_PSU_PMU_IOMODULE_S_AXI_HIGHADDR 0xFFD5FFFF


/* Definitions for peripheral PSU_LPD_SLCR */
#define XPAR_PSU_LPD_SLCR_S_AXI_BASEADDR 0xFF410000
#define XPAR_PSU_LPD_SLCR_S_AXI_HIGHADDR 0xFF4AFFFF


/******************************************************************/

/* Definitions for driver RFDC */
#define XPAR_XRFDC_NUM_INSTANCES 1

/* Definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID 0
#define XPAR_USP_RF_DATA_CONVERTER_0_BASEADDR 0x801C0000
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGHADDR 0x801FFFFF
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGH_SPEED_ADC 1
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 0
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 0
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_IP_TYPE 2
#define XPAR_USP_RF_DATA_CONVERTER_0_SILICON_REVISION 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SAMPLING_RATE 7.776
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_FREQ 7776.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FS_MAX 8.920
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_LINK_COUPLING 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE00_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL00 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE02_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL02 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH00 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE00 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH01 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE01 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH02 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE02 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH03 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE03 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SAMPLING_RATE 7.776
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_FREQ 7776.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FS_MAX 8.920
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_LINK_COUPLING 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE10_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL10 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE12_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL12 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH10 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE10 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH11 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE11 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH12 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE12 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH13 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE13 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SAMPLING_RATE 7.776
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_FREQ 7776.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FS_MAX 8.920
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_LINK_COUPLING 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE20_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL20 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE22_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL22 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH20 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE20 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH21 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE21 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH22 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE22 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH23 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE23 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SAMPLING_RATE 7.776
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_FREQ 7776.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FS_MAX 8.920
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_LINK_COUPLING 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE30_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL30 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE32_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL32 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE33 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH30 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE30 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH31 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE31 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH32 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE32 6
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH33 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE33 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SAMPLING_RATE 3.888
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_FREQ 3888.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FS_MAX 5.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE00_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE01_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE02_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE03_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE00 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH00 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE00 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE01 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH01 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE01 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE02 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH02 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE02 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE03 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH03 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE03 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SAMPLING_RATE 3.888
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_FREQ 3888.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FS_MAX 5.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE10_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE11_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE12_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE13_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE10 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH10 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE10 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE11 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH11 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE11 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE12 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH12 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE12 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE13 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH13 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE13 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SAMPLING_RATE 3.888
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_FREQ 3888.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FS_MAX 5.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE20_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE21_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE22_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE23_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE20 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH20 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE20 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE21 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH21 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE21 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE22 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH22 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE22 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE23 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH23 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE23 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SAMPLING_RATE 3.888
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_FREQ 3888.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FABRIC_FREQ 216.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_OUTDIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FS_MAX 5.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE30_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE31_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE32_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE33_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE30 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH30 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE30 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE31 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH31 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE31 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE32 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH32 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE32 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE33 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH33 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE33 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE33 2


/******************************************************************/

/* Canonical definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_XRFDC_0_DEVICE_ID XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID
#define XPAR_XRFDC_0_BASEADDR 0x801C0000
#define XPAR_XRFDC_0_HIGHADDR 0x801FFFFF
#define XPAR_XRFDC_0_High_Speed_ADC 1
#define XPAR_XRFDC_0_Sysref_Master 0
#define XPAR_XRFDC_0_Sysref_Master 0
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_IP_Type 2
#define XPAR_XRFDC_0_Silicon_Revision 1
#define XPAR_XRFDC_0_DAC0_Enable 1
#define XPAR_XRFDC_0_DAC0_PLL_Enable 0
#define XPAR_XRFDC_0_DAC0_Sampling_Rate 7.776
#define XPAR_XRFDC_0_DAC0_Refclk_Freq 7776.000
#define XPAR_XRFDC_0_DAC0_Fabric_Freq 216.000
#define XPAR_XRFDC_0_DAC0_FBDIV 10
#define XPAR_XRFDC_0_DAC0_OutDiv 1
#define XPAR_XRFDC_0_DAC0_Refclk_Div 1
#define XPAR_XRFDC_0_DAC0_Band 0
#define XPAR_XRFDC_0_DAC0_Fs_Max 8.920
#define XPAR_XRFDC_0_DAC0_Slices 2
#define XPAR_XRFDC_0_DAC0_Link_Coupling 0
#define XPAR_XRFDC_0_DAC_Slice00_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl00 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode00 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode00 0
#define XPAR_XRFDC_0_DAC_Slice01_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl01 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode01 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode01 0
#define XPAR_XRFDC_0_DAC_Slice02_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl02 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode02 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode02 0
#define XPAR_XRFDC_0_DAC_Slice03_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl03 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode03 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode03 0
#define XPAR_XRFDC_0_DAC_Data_Type00 0
#define XPAR_XRFDC_0_DAC_Data_Width00 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode00 6
#define XPAR_XRFDC_0_DAC_Fifo00_Enable 0
#define XPAR_XRFDC_0_DAC_Adder00_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type00 2
#define XPAR_XRFDC_0_DAC_Data_Type01 0
#define XPAR_XRFDC_0_DAC_Data_Width01 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode01 0
#define XPAR_XRFDC_0_DAC_Fifo01_Enable 0
#define XPAR_XRFDC_0_DAC_Adder01_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type01 3
#define XPAR_XRFDC_0_DAC_Data_Type02 0
#define XPAR_XRFDC_0_DAC_Data_Width02 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode02 6
#define XPAR_XRFDC_0_DAC_Fifo02_Enable 0
#define XPAR_XRFDC_0_DAC_Adder02_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type02 2
#define XPAR_XRFDC_0_DAC_Data_Type03 0
#define XPAR_XRFDC_0_DAC_Data_Width03 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode03 0
#define XPAR_XRFDC_0_DAC_Fifo03_Enable 0
#define XPAR_XRFDC_0_DAC_Adder03_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type03 3
#define XPAR_XRFDC_0_DAC1_Enable 1
#define XPAR_XRFDC_0_DAC1_PLL_Enable 0
#define XPAR_XRFDC_0_DAC1_Sampling_Rate 7.776
#define XPAR_XRFDC_0_DAC1_Refclk_Freq 7776.000
#define XPAR_XRFDC_0_DAC1_Fabric_Freq 216.000
#define XPAR_XRFDC_0_DAC1_FBDIV 10
#define XPAR_XRFDC_0_DAC1_OutDiv 1
#define XPAR_XRFDC_0_DAC1_Refclk_Div 1
#define XPAR_XRFDC_0_DAC1_Band 0
#define XPAR_XRFDC_0_DAC1_Fs_Max 8.920
#define XPAR_XRFDC_0_DAC1_Slices 2
#define XPAR_XRFDC_0_DAC1_Link_Coupling 0
#define XPAR_XRFDC_0_DAC_Slice10_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl10 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode10 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode10 0
#define XPAR_XRFDC_0_DAC_Slice11_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl11 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode11 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode11 0
#define XPAR_XRFDC_0_DAC_Slice12_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl12 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode12 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode12 0
#define XPAR_XRFDC_0_DAC_Slice13_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl13 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode13 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode13 0
#define XPAR_XRFDC_0_DAC_Data_Type10 0
#define XPAR_XRFDC_0_DAC_Data_Width10 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode10 6
#define XPAR_XRFDC_0_DAC_Fifo10_Enable 0
#define XPAR_XRFDC_0_DAC_Adder10_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type10 2
#define XPAR_XRFDC_0_DAC_Data_Type11 0
#define XPAR_XRFDC_0_DAC_Data_Width11 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode11 0
#define XPAR_XRFDC_0_DAC_Fifo11_Enable 0
#define XPAR_XRFDC_0_DAC_Adder11_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type11 3
#define XPAR_XRFDC_0_DAC_Data_Type12 0
#define XPAR_XRFDC_0_DAC_Data_Width12 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode12 6
#define XPAR_XRFDC_0_DAC_Fifo12_Enable 0
#define XPAR_XRFDC_0_DAC_Adder12_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type12 2
#define XPAR_XRFDC_0_DAC_Data_Type13 0
#define XPAR_XRFDC_0_DAC_Data_Width13 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode13 0
#define XPAR_XRFDC_0_DAC_Fifo13_Enable 0
#define XPAR_XRFDC_0_DAC_Adder13_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type13 3
#define XPAR_XRFDC_0_DAC2_Enable 1
#define XPAR_XRFDC_0_DAC2_PLL_Enable 0
#define XPAR_XRFDC_0_DAC2_Sampling_Rate 7.776
#define XPAR_XRFDC_0_DAC2_Refclk_Freq 7776.000
#define XPAR_XRFDC_0_DAC2_Fabric_Freq 216.000
#define XPAR_XRFDC_0_DAC2_FBDIV 10
#define XPAR_XRFDC_0_DAC2_OutDiv 1
#define XPAR_XRFDC_0_DAC2_Refclk_Div 1
#define XPAR_XRFDC_0_DAC2_Band 0
#define XPAR_XRFDC_0_DAC2_Fs_Max 8.920
#define XPAR_XRFDC_0_DAC2_Slices 2
#define XPAR_XRFDC_0_DAC2_Link_Coupling 0
#define XPAR_XRFDC_0_DAC_Slice20_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl20 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode20 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode20 0
#define XPAR_XRFDC_0_DAC_Slice21_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl21 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode21 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode21 0
#define XPAR_XRFDC_0_DAC_Slice22_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl22 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode22 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode22 0
#define XPAR_XRFDC_0_DAC_Slice23_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl23 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode23 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode23 0
#define XPAR_XRFDC_0_DAC_Data_Type20 0
#define XPAR_XRFDC_0_DAC_Data_Width20 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode20 6
#define XPAR_XRFDC_0_DAC_Fifo20_Enable 0
#define XPAR_XRFDC_0_DAC_Adder20_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type20 2
#define XPAR_XRFDC_0_DAC_Data_Type21 0
#define XPAR_XRFDC_0_DAC_Data_Width21 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode21 0
#define XPAR_XRFDC_0_DAC_Fifo21_Enable 0
#define XPAR_XRFDC_0_DAC_Adder21_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type21 3
#define XPAR_XRFDC_0_DAC_Data_Type22 0
#define XPAR_XRFDC_0_DAC_Data_Width22 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode22 6
#define XPAR_XRFDC_0_DAC_Fifo22_Enable 0
#define XPAR_XRFDC_0_DAC_Adder22_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type22 2
#define XPAR_XRFDC_0_DAC_Data_Type23 0
#define XPAR_XRFDC_0_DAC_Data_Width23 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode23 0
#define XPAR_XRFDC_0_DAC_Fifo23_Enable 0
#define XPAR_XRFDC_0_DAC_Adder23_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type23 3
#define XPAR_XRFDC_0_DAC3_Enable 1
#define XPAR_XRFDC_0_DAC3_PLL_Enable 0
#define XPAR_XRFDC_0_DAC3_Sampling_Rate 7.776
#define XPAR_XRFDC_0_DAC3_Refclk_Freq 7776.000
#define XPAR_XRFDC_0_DAC3_Fabric_Freq 216.000
#define XPAR_XRFDC_0_DAC3_FBDIV 10
#define XPAR_XRFDC_0_DAC3_OutDiv 1
#define XPAR_XRFDC_0_DAC3_Refclk_Div 1
#define XPAR_XRFDC_0_DAC3_Band 0
#define XPAR_XRFDC_0_DAC3_Fs_Max 8.920
#define XPAR_XRFDC_0_DAC3_Slices 2
#define XPAR_XRFDC_0_DAC3_Link_Coupling 0
#define XPAR_XRFDC_0_DAC_Slice30_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl30 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode30 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode30 0
#define XPAR_XRFDC_0_DAC_Slice31_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl31 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode31 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode31 0
#define XPAR_XRFDC_0_DAC_Slice32_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl32 1
#define XPAR_XRFDC_0_DAC_Mixer_Mode32 0
#define XPAR_XRFDC_0_DAC_Decoder_Mode32 0
#define XPAR_XRFDC_0_DAC_Slice33_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl33 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode33 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode33 0
#define XPAR_XRFDC_0_DAC_Data_Type30 0
#define XPAR_XRFDC_0_DAC_Data_Width30 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode30 6
#define XPAR_XRFDC_0_DAC_Fifo30_Enable 0
#define XPAR_XRFDC_0_DAC_Adder30_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type30 2
#define XPAR_XRFDC_0_DAC_Data_Type31 0
#define XPAR_XRFDC_0_DAC_Data_Width31 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode31 0
#define XPAR_XRFDC_0_DAC_Fifo31_Enable 0
#define XPAR_XRFDC_0_DAC_Adder31_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type31 3
#define XPAR_XRFDC_0_DAC_Data_Type32 0
#define XPAR_XRFDC_0_DAC_Data_Width32 6
#define XPAR_XRFDC_0_DAC_Interpolation_Mode32 6
#define XPAR_XRFDC_0_DAC_Fifo32_Enable 0
#define XPAR_XRFDC_0_DAC_Adder32_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type32 2
#define XPAR_XRFDC_0_DAC_Data_Type33 0
#define XPAR_XRFDC_0_DAC_Data_Width33 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode33 0
#define XPAR_XRFDC_0_DAC_Fifo33_Enable 0
#define XPAR_XRFDC_0_DAC_Adder33_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type33 3
#define XPAR_XRFDC_0_ADC0_Enable 1
#define XPAR_XRFDC_0_ADC0_PLL_Enable 0
#define XPAR_XRFDC_0_ADC0_Sampling_Rate 3.888
#define XPAR_XRFDC_0_ADC0_Refclk_Freq 3888.000
#define XPAR_XRFDC_0_ADC0_Fabric_Freq 216.000
#define XPAR_XRFDC_0_ADC0_FBDIV 10
#define XPAR_XRFDC_0_ADC0_OutDiv 1
#define XPAR_XRFDC_0_ADC0_Refclk_Div 1
#define XPAR_XRFDC_0_ADC0_Band 0
#define XPAR_XRFDC_0_ADC0_Fs_Max 5.000
#define XPAR_XRFDC_0_ADC0_Slices 2
#define XPAR_XRFDC_0_ADC_Slice00_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode00 0
#define XPAR_XRFDC_0_ADC_Slice01_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode01 0
#define XPAR_XRFDC_0_ADC_Slice02_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode02 0
#define XPAR_XRFDC_0_ADC_Slice03_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode03 0
#define XPAR_XRFDC_0_ADC_Data_Type00 1
#define XPAR_XRFDC_0_ADC_Data_Width00 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode00 6
#define XPAR_XRFDC_0_ADC_Fifo00_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type00 2
#define XPAR_XRFDC_0_ADC_Data_Type01 1
#define XPAR_XRFDC_0_ADC_Data_Width01 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode01 6
#define XPAR_XRFDC_0_ADC_Fifo01_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type01 2
#define XPAR_XRFDC_0_ADC_Data_Type02 1
#define XPAR_XRFDC_0_ADC_Data_Width02 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode02 6
#define XPAR_XRFDC_0_ADC_Fifo02_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type02 2
#define XPAR_XRFDC_0_ADC_Data_Type03 1
#define XPAR_XRFDC_0_ADC_Data_Width03 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode03 6
#define XPAR_XRFDC_0_ADC_Fifo03_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type03 2
#define XPAR_XRFDC_0_ADC1_Enable 1
#define XPAR_XRFDC_0_ADC1_PLL_Enable 0
#define XPAR_XRFDC_0_ADC1_Sampling_Rate 3.888
#define XPAR_XRFDC_0_ADC1_Refclk_Freq 3888.000
#define XPAR_XRFDC_0_ADC1_Fabric_Freq 216.000
#define XPAR_XRFDC_0_ADC1_FBDIV 10
#define XPAR_XRFDC_0_ADC1_OutDiv 1
#define XPAR_XRFDC_0_ADC1_Refclk_Div 1
#define XPAR_XRFDC_0_ADC1_Band 0
#define XPAR_XRFDC_0_ADC1_Fs_Max 5.000
#define XPAR_XRFDC_0_ADC1_Slices 2
#define XPAR_XRFDC_0_ADC_Slice10_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode10 0
#define XPAR_XRFDC_0_ADC_Slice11_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode11 0
#define XPAR_XRFDC_0_ADC_Slice12_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode12 0
#define XPAR_XRFDC_0_ADC_Slice13_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode13 0
#define XPAR_XRFDC_0_ADC_Data_Type10 1
#define XPAR_XRFDC_0_ADC_Data_Width10 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode10 6
#define XPAR_XRFDC_0_ADC_Fifo10_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type10 2
#define XPAR_XRFDC_0_ADC_Data_Type11 1
#define XPAR_XRFDC_0_ADC_Data_Width11 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode11 6
#define XPAR_XRFDC_0_ADC_Fifo11_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type11 2
#define XPAR_XRFDC_0_ADC_Data_Type12 1
#define XPAR_XRFDC_0_ADC_Data_Width12 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode12 6
#define XPAR_XRFDC_0_ADC_Fifo12_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type12 2
#define XPAR_XRFDC_0_ADC_Data_Type13 1
#define XPAR_XRFDC_0_ADC_Data_Width13 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode13 6
#define XPAR_XRFDC_0_ADC_Fifo13_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type13 2
#define XPAR_XRFDC_0_ADC2_Enable 1
#define XPAR_XRFDC_0_ADC2_PLL_Enable 0
#define XPAR_XRFDC_0_ADC2_Sampling_Rate 3.888
#define XPAR_XRFDC_0_ADC2_Refclk_Freq 3888.000
#define XPAR_XRFDC_0_ADC2_Fabric_Freq 216.000
#define XPAR_XRFDC_0_ADC2_FBDIV 10
#define XPAR_XRFDC_0_ADC2_OutDiv 1
#define XPAR_XRFDC_0_ADC2_Refclk_Div 1
#define XPAR_XRFDC_0_ADC2_Band 0
#define XPAR_XRFDC_0_ADC2_Fs_Max 5.000
#define XPAR_XRFDC_0_ADC2_Slices 2
#define XPAR_XRFDC_0_ADC_Slice20_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode20 0
#define XPAR_XRFDC_0_ADC_Slice21_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode21 0
#define XPAR_XRFDC_0_ADC_Slice22_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode22 0
#define XPAR_XRFDC_0_ADC_Slice23_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode23 0
#define XPAR_XRFDC_0_ADC_Data_Type20 1
#define XPAR_XRFDC_0_ADC_Data_Width20 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode20 6
#define XPAR_XRFDC_0_ADC_Fifo20_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type20 2
#define XPAR_XRFDC_0_ADC_Data_Type21 1
#define XPAR_XRFDC_0_ADC_Data_Width21 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode21 6
#define XPAR_XRFDC_0_ADC_Fifo21_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type21 2
#define XPAR_XRFDC_0_ADC_Data_Type22 1
#define XPAR_XRFDC_0_ADC_Data_Width22 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode22 6
#define XPAR_XRFDC_0_ADC_Fifo22_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type22 2
#define XPAR_XRFDC_0_ADC_Data_Type23 1
#define XPAR_XRFDC_0_ADC_Data_Width23 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode23 6
#define XPAR_XRFDC_0_ADC_Fifo23_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type23 2
#define XPAR_XRFDC_0_ADC3_Enable 1
#define XPAR_XRFDC_0_ADC3_PLL_Enable 0
#define XPAR_XRFDC_0_ADC3_Sampling_Rate 3.888
#define XPAR_XRFDC_0_ADC3_Refclk_Freq 3888.000
#define XPAR_XRFDC_0_ADC3_Fabric_Freq 216.000
#define XPAR_XRFDC_0_ADC3_FBDIV 10
#define XPAR_XRFDC_0_ADC3_OutDiv 1
#define XPAR_XRFDC_0_ADC3_Refclk_Div 1
#define XPAR_XRFDC_0_ADC3_Band 0
#define XPAR_XRFDC_0_ADC3_Fs_Max 5.000
#define XPAR_XRFDC_0_ADC3_Slices 2
#define XPAR_XRFDC_0_ADC_Slice30_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode30 0
#define XPAR_XRFDC_0_ADC_Slice31_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode31 0
#define XPAR_XRFDC_0_ADC_Slice32_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode32 0
#define XPAR_XRFDC_0_ADC_Slice33_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode33 0
#define XPAR_XRFDC_0_ADC_Data_Type30 1
#define XPAR_XRFDC_0_ADC_Data_Width30 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode30 6
#define XPAR_XRFDC_0_ADC_Fifo30_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type30 2
#define XPAR_XRFDC_0_ADC_Data_Type31 1
#define XPAR_XRFDC_0_ADC_Data_Width31 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode31 6
#define XPAR_XRFDC_0_ADC_Fifo31_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type31 2
#define XPAR_XRFDC_0_ADC_Data_Type32 1
#define XPAR_XRFDC_0_ADC_Data_Width32 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode32 6
#define XPAR_XRFDC_0_ADC_Fifo32_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type32 2
#define XPAR_XRFDC_0_ADC_Data_Type33 1
#define XPAR_XRFDC_0_ADC_Data_Width33 3
#define XPAR_XRFDC_0_ADC_Decimation_Mode33 6
#define XPAR_XRFDC_0_ADC_Fifo33_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type33 2


/******************************************************************/

/* Xilinx RFdc Device Name */
#define XPAR_XRFDC_0_DEV_NAME "801c0000.usp_rf_data_converter"

/******************************************************************/

/* Definitions for driver RTCPSU */
#define XPAR_XRTCPSU_NUM_INSTANCES 1

/* Definitions for peripheral PSU_RTC */
#define XPAR_PSU_RTC_DEVICE_ID 0
#define XPAR_PSU_RTC_BASEADDR 0xFFA60000
#define XPAR_PSU_RTC_HIGHADDR 0xFFA6FFFF


/******************************************************************/

/* Canonical definitions for peripheral PSU_RTC */
#define XPAR_XRTCPSU_0_DEVICE_ID XPAR_PSU_RTC_DEVICE_ID
#define XPAR_XRTCPSU_0_BASEADDR 0xFFA60000
#define XPAR_XRTCPSU_0_HIGHADDR 0xFFA6FFFF


/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1U

/* Definitions for peripheral PSU_ACPU_GIC */
#define XPAR_PSU_ACPU_GIC_DEVICE_ID 0U
#define XPAR_PSU_ACPU_GIC_BASEADDR 0xF9020000U
#define XPAR_PSU_ACPU_GIC_HIGHADDR 0xF9020FFFU
#define XPAR_PSU_ACPU_GIC_DIST_BASEADDR 0xF9010000U


/******************************************************************/

/* Canonical definitions for peripheral PSU_ACPU_GIC */
#define XPAR_SCUGIC_0_DEVICE_ID 0U
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF9020000U
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF9020FFFU
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF9010000U


/******************************************************************/

/* Definitions for driver SYSMONPSU */
#define XPAR_XSYSMONPSU_NUM_INSTANCES 1

/* Definitions for peripheral PSU_AMS */
#define XPAR_PSU_AMS_DEVICE_ID 0
#define XPAR_PSU_AMS_BASEADDR 0xFFA50000
#define XPAR_PSU_AMS_HIGHADDR 0xFFA5FFFF


/******************************************************************/

#define XPAR_PSU_AMS_REF_FREQMHZ 49.950001
/* Canonical definitions for peripheral PSU_AMS */
#define XPAR_XSYSMONPSU_0_DEVICE_ID XPAR_PSU_AMS_DEVICE_ID
#define XPAR_XSYSMONPSU_0_BASEADDR 0xFFA50000
#define XPAR_XSYSMONPSU_0_HIGHADDR 0xFFA5FFFF


/******************************************************************/

#define XPAR_XSYSMONPSU_0_REF_FREQMHZ 49.950001
/* Definitions for driver TTCPS */
#define XPAR_XTTCPS_NUM_INSTANCES 12U

/* Definitions for peripheral PSU_TTC_0 */
#define XPAR_PSU_TTC_0_DEVICE_ID 0U
#define XPAR_PSU_TTC_0_BASEADDR 0XFF110000U
#define XPAR_PSU_TTC_0_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_0_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_1_DEVICE_ID 1U
#define XPAR_PSU_TTC_1_BASEADDR 0XFF110004U
#define XPAR_PSU_TTC_1_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_1_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_2_DEVICE_ID 2U
#define XPAR_PSU_TTC_2_BASEADDR 0XFF110008U
#define XPAR_PSU_TTC_2_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_2_TTC_CLK_CLKSRC 0U


/* Definitions for peripheral PSU_TTC_1 */
#define XPAR_PSU_TTC_3_DEVICE_ID 3U
#define XPAR_PSU_TTC_3_BASEADDR 0XFF120000U
#define XPAR_PSU_TTC_3_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_3_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_4_DEVICE_ID 4U
#define XPAR_PSU_TTC_4_BASEADDR 0XFF120004U
#define XPAR_PSU_TTC_4_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_4_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_5_DEVICE_ID 5U
#define XPAR_PSU_TTC_5_BASEADDR 0XFF120008U
#define XPAR_PSU_TTC_5_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_5_TTC_CLK_CLKSRC 0U


/* Definitions for peripheral PSU_TTC_2 */
#define XPAR_PSU_TTC_6_DEVICE_ID 6U
#define XPAR_PSU_TTC_6_BASEADDR 0XFF130000U
#define XPAR_PSU_TTC_6_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_6_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_7_DEVICE_ID 7U
#define XPAR_PSU_TTC_7_BASEADDR 0XFF130004U
#define XPAR_PSU_TTC_7_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_7_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_8_DEVICE_ID 8U
#define XPAR_PSU_TTC_8_BASEADDR 0XFF130008U
#define XPAR_PSU_TTC_8_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_8_TTC_CLK_CLKSRC 0U


/* Definitions for peripheral PSU_TTC_3 */
#define XPAR_PSU_TTC_9_DEVICE_ID 9U
#define XPAR_PSU_TTC_9_BASEADDR 0XFF140000U
#define XPAR_PSU_TTC_9_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_9_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_10_DEVICE_ID 10U
#define XPAR_PSU_TTC_10_BASEADDR 0XFF140004U
#define XPAR_PSU_TTC_10_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_10_TTC_CLK_CLKSRC 0U
#define XPAR_PSU_TTC_11_DEVICE_ID 11U
#define XPAR_PSU_TTC_11_BASEADDR 0XFF140008U
#define XPAR_PSU_TTC_11_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_PSU_TTC_11_TTC_CLK_CLKSRC 0U


/******************************************************************/

/* Canonical definitions for peripheral PSU_TTC_0 */
#define XPAR_XTTCPS_0_DEVICE_ID XPAR_PSU_TTC_0_DEVICE_ID
#define XPAR_XTTCPS_0_BASEADDR 0xFF110000U
#define XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_0_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_1_DEVICE_ID XPAR_PSU_TTC_1_DEVICE_ID
#define XPAR_XTTCPS_1_BASEADDR 0xFF110004U
#define XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_1_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_2_DEVICE_ID XPAR_PSU_TTC_2_DEVICE_ID
#define XPAR_XTTCPS_2_BASEADDR 0xFF110008U
#define XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_2_TTC_CLK_CLKSRC 0U

/* Canonical definitions for peripheral PSU_TTC_1 */
#define XPAR_XTTCPS_3_DEVICE_ID XPAR_PSU_TTC_3_DEVICE_ID
#define XPAR_XTTCPS_3_BASEADDR 0xFF120000U
#define XPAR_XTTCPS_3_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_3_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_4_DEVICE_ID XPAR_PSU_TTC_4_DEVICE_ID
#define XPAR_XTTCPS_4_BASEADDR 0xFF120004U
#define XPAR_XTTCPS_4_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_4_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_5_DEVICE_ID XPAR_PSU_TTC_5_DEVICE_ID
#define XPAR_XTTCPS_5_BASEADDR 0xFF120008U
#define XPAR_XTTCPS_5_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_5_TTC_CLK_CLKSRC 0U

/* Canonical definitions for peripheral PSU_TTC_2 */
#define XPAR_XTTCPS_6_DEVICE_ID XPAR_PSU_TTC_6_DEVICE_ID
#define XPAR_XTTCPS_6_BASEADDR 0xFF130000U
#define XPAR_XTTCPS_6_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_6_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_7_DEVICE_ID XPAR_PSU_TTC_7_DEVICE_ID
#define XPAR_XTTCPS_7_BASEADDR 0xFF130004U
#define XPAR_XTTCPS_7_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_7_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_8_DEVICE_ID XPAR_PSU_TTC_8_DEVICE_ID
#define XPAR_XTTCPS_8_BASEADDR 0xFF130008U
#define XPAR_XTTCPS_8_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_8_TTC_CLK_CLKSRC 0U

/* Canonical definitions for peripheral PSU_TTC_3 */
#define XPAR_XTTCPS_9_DEVICE_ID XPAR_PSU_TTC_9_DEVICE_ID
#define XPAR_XTTCPS_9_BASEADDR 0xFF140000U
#define XPAR_XTTCPS_9_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_9_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_10_DEVICE_ID XPAR_PSU_TTC_10_DEVICE_ID
#define XPAR_XTTCPS_10_BASEADDR 0xFF140004U
#define XPAR_XTTCPS_10_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_10_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_11_DEVICE_ID XPAR_PSU_TTC_11_DEVICE_ID
#define XPAR_XTTCPS_11_BASEADDR 0xFF140008U
#define XPAR_XTTCPS_11_TTC_CLK_FREQ_HZ 100000000U
#define XPAR_XTTCPS_11_TTC_CLK_CLKSRC 0U


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 5U

/* Definitions for peripheral HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE */
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_DEVICE_ID 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_BASEADDR 0x80090000U
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_HIGHADDR 0x8009FFFFU
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_BAUDRATE 9600U
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_USE_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_ODD_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE_DATA_BITS 8U

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_UART_DEBUG_UARTLITE */
#define XPAR_UARTLITE_0_DEVICE_ID 0U
#define XPAR_UARTLITE_0_BASEADDR 0x80090000U
#define XPAR_UARTLITE_0_HIGHADDR 0x8009FFFFU
#define XPAR_UARTLITE_0_BAUDRATE 9600U
#define XPAR_UARTLITE_0_USE_PARITY 0U
#define XPAR_UARTLITE_0_ODD_PARITY 0U
#define XPAR_UARTLITE_0_DATA_BITS 8U



/* Definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1 */
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_DEVICE_ID 1U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_BASEADDR 0x800A0000U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_HIGHADDR 0x800AFFFFU
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_BAUDRATE 9600U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_USE_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_ODD_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1_DATA_BITS 8U

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_1 */
#define XPAR_UARTLITE_1_DEVICE_ID 1U
#define XPAR_UARTLITE_1_BASEADDR 0x800A0000U
#define XPAR_UARTLITE_1_HIGHADDR 0x800AFFFFU
#define XPAR_UARTLITE_1_BAUDRATE 9600U
#define XPAR_UARTLITE_1_USE_PARITY 0U
#define XPAR_UARTLITE_1_ODD_PARITY 0U
#define XPAR_UARTLITE_1_DATA_BITS 8U



/* Definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2 */
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_DEVICE_ID 2U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_BASEADDR 0x800B0000U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_HIGHADDR 0x800BFFFFU
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_BAUDRATE 9600U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_USE_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_ODD_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2_DATA_BITS 8U

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_2 */
#define XPAR_UARTLITE_2_DEVICE_ID 2U
#define XPAR_UARTLITE_2_BASEADDR 0x800B0000U
#define XPAR_UARTLITE_2_HIGHADDR 0x800BFFFFU
#define XPAR_UARTLITE_2_BAUDRATE 9600U
#define XPAR_UARTLITE_2_USE_PARITY 0U
#define XPAR_UARTLITE_2_ODD_PARITY 0U
#define XPAR_UARTLITE_2_DATA_BITS 8U



/* Definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3 */
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_DEVICE_ID 3U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_BASEADDR 0x800C0000U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_HIGHADDR 0x800CFFFFU
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_BAUDRATE 9600U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_USE_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_ODD_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3_DATA_BITS 8U

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_3 */
#define XPAR_UARTLITE_3_DEVICE_ID 3U
#define XPAR_UARTLITE_3_BASEADDR 0x800C0000U
#define XPAR_UARTLITE_3_HIGHADDR 0x800CFFFFU
#define XPAR_UARTLITE_3_BAUDRATE 9600U
#define XPAR_UARTLITE_3_USE_PARITY 0U
#define XPAR_UARTLITE_3_ODD_PARITY 0U
#define XPAR_UARTLITE_3_DATA_BITS 8U



/* Definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4 */
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_DEVICE_ID 4U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_BASEADDR 0x800D0000U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_HIGHADDR 0x800DFFFFU
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_BAUDRATE 9600U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_USE_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_ODD_PARITY 0U
#define XPAR_HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4_DATA_BITS 8U

/* Canonical definitions for peripheral HIER_PERIPHERAL_HIER_UART_FCU_UARTLITE_4 */
#define XPAR_UARTLITE_4_DEVICE_ID 4U
#define XPAR_UARTLITE_4_BASEADDR 0x800D0000U
#define XPAR_UARTLITE_4_HIGHADDR 0x800DFFFFU
#define XPAR_UARTLITE_4_BAUDRATE 9600U
#define XPAR_UARTLITE_4_USE_PARITY 0U
#define XPAR_UARTLITE_4_ODD_PARITY 0U
#define XPAR_UARTLITE_4_DATA_BITS 8U


/******************************************************************/
/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 2

/* Definitions for peripheral PSU_UART_0 */
#define XPAR_PSU_UART_0_DEVICE_ID 0
#define XPAR_PSU_UART_0_BASEADDR 0xFF000000
#define XPAR_PSU_UART_0_HIGHADDR 0xFF00FFFF
#define XPAR_PSU_UART_0_UART_CLK_FREQ_HZ 99900002
#define XPAR_PSU_UART_0_HAS_MODEM 0


/* Definitions for peripheral PSU_UART_1 */
#define XPAR_PSU_UART_1_DEVICE_ID 1
#define XPAR_PSU_UART_1_BASEADDR 0xFF010000
#define XPAR_PSU_UART_1_HIGHADDR 0xFF01FFFF
#define XPAR_PSU_UART_1_UART_CLK_FREQ_HZ 99900002
#define XPAR_PSU_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PSU_UART_0 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PSU_UART_0_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xFF000000
#define XPAR_XUARTPS_0_HIGHADDR 0xFF00FFFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 99900002
#define XPAR_XUARTPS_0_HAS_MODEM 0

/* Canonical definitions for peripheral PSU_UART_1 */
#define XPAR_XUARTPS_1_DEVICE_ID XPAR_PSU_UART_1_DEVICE_ID
#define XPAR_XUARTPS_1_BASEADDR 0xFF010000
#define XPAR_XUARTPS_1_HIGHADDR 0xFF01FFFF
#define XPAR_XUARTPS_1_UART_CLK_FREQ_HZ 99900002
#define XPAR_XUARTPS_1_HAS_MODEM 0


/******************************************************************/

/* Definition for input Clock */
#define XPAR_PSU_UART_0_REF_CLK UART0_REF
/* Definition for input Clock */
#define XPAR_PSU_UART_1_REF_CLK UART1_REF
/* Definitions for driver ZDMA */
#define XPAR_XZDMA_NUM_INSTANCES 16

/* Definitions for peripheral PSU_ADMA_0 */
#define XPAR_PSU_ADMA_0_DEVICE_ID 0
#define XPAR_PSU_ADMA_0_BASEADDR 0xFFA80000
#define XPAR_PSU_ADMA_0_DMA_MODE 1
#define XPAR_PSU_ADMA_0_HIGHADDR 0xFFA8FFFF
#define XPAR_PSU_ADMA_0_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_1 */
#define XPAR_PSU_ADMA_1_DEVICE_ID 1
#define XPAR_PSU_ADMA_1_BASEADDR 0xFFA90000
#define XPAR_PSU_ADMA_1_DMA_MODE 1
#define XPAR_PSU_ADMA_1_HIGHADDR 0xFFA9FFFF
#define XPAR_PSU_ADMA_1_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_2 */
#define XPAR_PSU_ADMA_2_DEVICE_ID 2
#define XPAR_PSU_ADMA_2_BASEADDR 0xFFAA0000
#define XPAR_PSU_ADMA_2_DMA_MODE 1
#define XPAR_PSU_ADMA_2_HIGHADDR 0xFFAAFFFF
#define XPAR_PSU_ADMA_2_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_3 */
#define XPAR_PSU_ADMA_3_DEVICE_ID 3
#define XPAR_PSU_ADMA_3_BASEADDR 0xFFAB0000
#define XPAR_PSU_ADMA_3_DMA_MODE 1
#define XPAR_PSU_ADMA_3_HIGHADDR 0xFFABFFFF
#define XPAR_PSU_ADMA_3_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_4 */
#define XPAR_PSU_ADMA_4_DEVICE_ID 4
#define XPAR_PSU_ADMA_4_BASEADDR 0xFFAC0000
#define XPAR_PSU_ADMA_4_DMA_MODE 1
#define XPAR_PSU_ADMA_4_HIGHADDR 0xFFACFFFF
#define XPAR_PSU_ADMA_4_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_5 */
#define XPAR_PSU_ADMA_5_DEVICE_ID 5
#define XPAR_PSU_ADMA_5_BASEADDR 0xFFAD0000
#define XPAR_PSU_ADMA_5_DMA_MODE 1
#define XPAR_PSU_ADMA_5_HIGHADDR 0xFFADFFFF
#define XPAR_PSU_ADMA_5_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_6 */
#define XPAR_PSU_ADMA_6_DEVICE_ID 6
#define XPAR_PSU_ADMA_6_BASEADDR 0xFFAE0000
#define XPAR_PSU_ADMA_6_DMA_MODE 1
#define XPAR_PSU_ADMA_6_HIGHADDR 0xFFAEFFFF
#define XPAR_PSU_ADMA_6_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_ADMA_7 */
#define XPAR_PSU_ADMA_7_DEVICE_ID 7
#define XPAR_PSU_ADMA_7_BASEADDR 0xFFAF0000
#define XPAR_PSU_ADMA_7_DMA_MODE 1
#define XPAR_PSU_ADMA_7_HIGHADDR 0xFFAFFFFF
#define XPAR_PSU_ADMA_7_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_0 */
#define XPAR_PSU_GDMA_0_DEVICE_ID 8
#define XPAR_PSU_GDMA_0_BASEADDR 0xFD500000
#define XPAR_PSU_GDMA_0_DMA_MODE 0
#define XPAR_PSU_GDMA_0_HIGHADDR 0xFD50FFFF
#define XPAR_PSU_GDMA_0_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_1 */
#define XPAR_PSU_GDMA_1_DEVICE_ID 9
#define XPAR_PSU_GDMA_1_BASEADDR 0xFD510000
#define XPAR_PSU_GDMA_1_DMA_MODE 0
#define XPAR_PSU_GDMA_1_HIGHADDR 0xFD51FFFF
#define XPAR_PSU_GDMA_1_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_2 */
#define XPAR_PSU_GDMA_2_DEVICE_ID 10
#define XPAR_PSU_GDMA_2_BASEADDR 0xFD520000
#define XPAR_PSU_GDMA_2_DMA_MODE 0
#define XPAR_PSU_GDMA_2_HIGHADDR 0xFD52FFFF
#define XPAR_PSU_GDMA_2_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_3 */
#define XPAR_PSU_GDMA_3_DEVICE_ID 11
#define XPAR_PSU_GDMA_3_BASEADDR 0xFD530000
#define XPAR_PSU_GDMA_3_DMA_MODE 0
#define XPAR_PSU_GDMA_3_HIGHADDR 0xFD53FFFF
#define XPAR_PSU_GDMA_3_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_4 */
#define XPAR_PSU_GDMA_4_DEVICE_ID 12
#define XPAR_PSU_GDMA_4_BASEADDR 0xFD540000
#define XPAR_PSU_GDMA_4_DMA_MODE 0
#define XPAR_PSU_GDMA_4_HIGHADDR 0xFD54FFFF
#define XPAR_PSU_GDMA_4_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_5 */
#define XPAR_PSU_GDMA_5_DEVICE_ID 13
#define XPAR_PSU_GDMA_5_BASEADDR 0xFD550000
#define XPAR_PSU_GDMA_5_DMA_MODE 0
#define XPAR_PSU_GDMA_5_HIGHADDR 0xFD55FFFF
#define XPAR_PSU_GDMA_5_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_6 */
#define XPAR_PSU_GDMA_6_DEVICE_ID 14
#define XPAR_PSU_GDMA_6_BASEADDR 0xFD560000
#define XPAR_PSU_GDMA_6_DMA_MODE 0
#define XPAR_PSU_GDMA_6_HIGHADDR 0xFD56FFFF
#define XPAR_PSU_GDMA_6_ZDMA_CLK_FREQ_HZ 0


/* Definitions for peripheral PSU_GDMA_7 */
#define XPAR_PSU_GDMA_7_DEVICE_ID 15
#define XPAR_PSU_GDMA_7_BASEADDR 0xFD570000
#define XPAR_PSU_GDMA_7_DMA_MODE 0
#define XPAR_PSU_GDMA_7_HIGHADDR 0xFD57FFFF
#define XPAR_PSU_GDMA_7_ZDMA_CLK_FREQ_HZ 0


/******************************************************************/

#define XPAR_PSU_ADMA_0_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_1_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_2_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_3_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_4_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_5_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_6_IS_CACHE_COHERENT 0
#define XPAR_PSU_ADMA_7_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_0_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_1_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_2_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_3_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_4_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_5_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_6_IS_CACHE_COHERENT 0
#define XPAR_PSU_GDMA_7_IS_CACHE_COHERENT 0
/* Canonical definitions for peripheral PSU_ADMA_0 */
#define XPAR_XZDMA_0_DEVICE_ID XPAR_PSU_ADMA_0_DEVICE_ID
#define XPAR_XZDMA_0_BASEADDR 0xFFA80000
#define XPAR_XZDMA_0_DMA_MODE 1
#define XPAR_XZDMA_0_HIGHADDR 0xFFA8FFFF
#define XPAR_XZDMA_0_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_1 */
#define XPAR_XZDMA_1_DEVICE_ID XPAR_PSU_ADMA_1_DEVICE_ID
#define XPAR_XZDMA_1_BASEADDR 0xFFA90000
#define XPAR_XZDMA_1_DMA_MODE 1
#define XPAR_XZDMA_1_HIGHADDR 0xFFA9FFFF
#define XPAR_XZDMA_1_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_2 */
#define XPAR_XZDMA_2_DEVICE_ID XPAR_PSU_ADMA_2_DEVICE_ID
#define XPAR_XZDMA_2_BASEADDR 0xFFAA0000
#define XPAR_XZDMA_2_DMA_MODE 1
#define XPAR_XZDMA_2_HIGHADDR 0xFFAAFFFF
#define XPAR_XZDMA_2_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_3 */
#define XPAR_XZDMA_3_DEVICE_ID XPAR_PSU_ADMA_3_DEVICE_ID
#define XPAR_XZDMA_3_BASEADDR 0xFFAB0000
#define XPAR_XZDMA_3_DMA_MODE 1
#define XPAR_XZDMA_3_HIGHADDR 0xFFABFFFF
#define XPAR_XZDMA_3_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_4 */
#define XPAR_XZDMA_4_DEVICE_ID XPAR_PSU_ADMA_4_DEVICE_ID
#define XPAR_XZDMA_4_BASEADDR 0xFFAC0000
#define XPAR_XZDMA_4_DMA_MODE 1
#define XPAR_XZDMA_4_HIGHADDR 0xFFACFFFF
#define XPAR_XZDMA_4_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_5 */
#define XPAR_XZDMA_5_DEVICE_ID XPAR_PSU_ADMA_5_DEVICE_ID
#define XPAR_XZDMA_5_BASEADDR 0xFFAD0000
#define XPAR_XZDMA_5_DMA_MODE 1
#define XPAR_XZDMA_5_HIGHADDR 0xFFADFFFF
#define XPAR_XZDMA_5_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_6 */
#define XPAR_XZDMA_6_DEVICE_ID XPAR_PSU_ADMA_6_DEVICE_ID
#define XPAR_XZDMA_6_BASEADDR 0xFFAE0000
#define XPAR_XZDMA_6_DMA_MODE 1
#define XPAR_XZDMA_6_HIGHADDR 0xFFAEFFFF
#define XPAR_XZDMA_6_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_ADMA_7 */
#define XPAR_XZDMA_7_DEVICE_ID XPAR_PSU_ADMA_7_DEVICE_ID
#define XPAR_XZDMA_7_BASEADDR 0xFFAF0000
#define XPAR_XZDMA_7_DMA_MODE 1
#define XPAR_XZDMA_7_HIGHADDR 0xFFAFFFFF
#define XPAR_XZDMA_7_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_0 */
#define XPAR_XZDMA_8_DEVICE_ID XPAR_PSU_GDMA_0_DEVICE_ID
#define XPAR_XZDMA_8_BASEADDR 0xFD500000
#define XPAR_XZDMA_8_DMA_MODE 0
#define XPAR_XZDMA_8_HIGHADDR 0xFD50FFFF
#define XPAR_XZDMA_8_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_1 */
#define XPAR_XZDMA_9_DEVICE_ID XPAR_PSU_GDMA_1_DEVICE_ID
#define XPAR_XZDMA_9_BASEADDR 0xFD510000
#define XPAR_XZDMA_9_DMA_MODE 0
#define XPAR_XZDMA_9_HIGHADDR 0xFD51FFFF
#define XPAR_XZDMA_9_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_2 */
#define XPAR_XZDMA_10_DEVICE_ID XPAR_PSU_GDMA_2_DEVICE_ID
#define XPAR_XZDMA_10_BASEADDR 0xFD520000
#define XPAR_XZDMA_10_DMA_MODE 0
#define XPAR_XZDMA_10_HIGHADDR 0xFD52FFFF
#define XPAR_XZDMA_10_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_3 */
#define XPAR_XZDMA_11_DEVICE_ID XPAR_PSU_GDMA_3_DEVICE_ID
#define XPAR_XZDMA_11_BASEADDR 0xFD530000
#define XPAR_XZDMA_11_DMA_MODE 0
#define XPAR_XZDMA_11_HIGHADDR 0xFD53FFFF
#define XPAR_XZDMA_11_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_4 */
#define XPAR_XZDMA_12_DEVICE_ID XPAR_PSU_GDMA_4_DEVICE_ID
#define XPAR_XZDMA_12_BASEADDR 0xFD540000
#define XPAR_XZDMA_12_DMA_MODE 0
#define XPAR_XZDMA_12_HIGHADDR 0xFD54FFFF
#define XPAR_XZDMA_12_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_5 */
#define XPAR_XZDMA_13_DEVICE_ID XPAR_PSU_GDMA_5_DEVICE_ID
#define XPAR_XZDMA_13_BASEADDR 0xFD550000
#define XPAR_XZDMA_13_DMA_MODE 0
#define XPAR_XZDMA_13_HIGHADDR 0xFD55FFFF
#define XPAR_XZDMA_13_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_6 */
#define XPAR_XZDMA_14_DEVICE_ID XPAR_PSU_GDMA_6_DEVICE_ID
#define XPAR_XZDMA_14_BASEADDR 0xFD560000
#define XPAR_XZDMA_14_DMA_MODE 0
#define XPAR_XZDMA_14_HIGHADDR 0xFD56FFFF
#define XPAR_XZDMA_14_ZDMA_CLK_FREQ_HZ 0

/* Canonical definitions for peripheral PSU_GDMA_7 */
#define XPAR_XZDMA_15_DEVICE_ID XPAR_PSU_GDMA_7_DEVICE_ID
#define XPAR_XZDMA_15_BASEADDR 0xFD570000
#define XPAR_XZDMA_15_DMA_MODE 0
#define XPAR_XZDMA_15_HIGHADDR 0xFD57FFFF
#define XPAR_XZDMA_15_ZDMA_CLK_FREQ_HZ 0


/******************************************************************/

#endif  /* end of protection macro */
