                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:36 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _fsadd
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl ___fsadd_PARM_2
                             25 	.globl ___fsadd_PARM_1
                             26 	.globl ___fsadd
                             27 ;--------------------------------------------------------
                             28 ; ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG    (PAG)
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in ram 
                             33 ;--------------------------------------------------------
                             34 	.area	OSEG    (PAG, OVR)
   0000                      35 ___fsadd_sloc0_1_0:
   0000                      36 	.ds 4
   0004                      37 ___fsadd_sloc1_1_0:
   0004                      38 	.ds 4
   0008                      39 ___fsadd_sloc2_1_0:
   0008                      40 	.ds 4
   000C                      41 ___fsadd_sloc3_1_0:
   000C                      42 	.ds 4
                             43 ;--------------------------------------------------------
                             44 ; absolute ram data
                             45 ;--------------------------------------------------------
                             46 	.area IABS    (ABS)
                             47 	.area IABS    (ABS)
                             48 ;--------------------------------------------------------
                             49 ; absolute external ram data
                             50 ;--------------------------------------------------------
                             51 	.area XABS    (ABS)
                             52 ;--------------------------------------------------------
                             53 ; external initialized ram data
                             54 ;--------------------------------------------------------
                             55 	.area XISEG
                             56 ;--------------------------------------------------------
                             57 ; extended address mode data
                             58 ;--------------------------------------------------------
                             59 	.area XSEG
   0000                      60 ___fsadd_PARM_1:
   0000                      61 	.ds 4
   0004                      62 ___fsadd_PARM_2:
   0004                      63 	.ds 4
   0008                      64 ___fsadd_mant1_1_21:
   0008                      65 	.ds 4
   000C                      66 ___fsadd_mant2_1_21:
   000C                      67 	.ds 4
   0010                      68 ___fsadd_exp1_1_21:
   0010                      69 	.ds 2
   0012                      70 ___fsadd_sign_1_21:
   0012                      71 	.ds 1
                             72 ;--------------------------------------------------------
                             73 ; global & static initialisations
                             74 ;--------------------------------------------------------
                             75 	.area HOME    (CODE)
                             76 	.area GSINIT  (CODE)
                             77 	.area GSFINAL (CODE)
                             78 	.area GSINIT  (CODE)
                             79 ;--------------------------------------------------------
                             80 ; Home
                             81 ;--------------------------------------------------------
                             82 	.area HOME    (CODE)
                             83 	.area HOME    (CODE)
                             84 ;--------------------------------------------------------
                             85 ; code
                             86 ;--------------------------------------------------------
                             87 	.area CSEG    (CODE)
                             88 ;------------------------------------------------------------
                             89 ;Allocation info for local variables in function '__fsadd'
                             90 ;------------------------------------------------------------
                             91 ;a1                        Allocated with name '___fsadd_PARM_1'
                             92 ;a2                        Allocated with name '___fsadd_PARM_2'
                             93 ;mant1                     Allocated with name '___fsadd_mant1_1_21'
                             94 ;mant2                     Allocated with name '___fsadd_mant2_1_21'
                             95 ;pfl1                      Allocated to registers 
                             96 ;pfl2                      Allocated to registers 
                             97 ;exp1                      Allocated with name '___fsadd_exp1_1_21'
                             98 ;exp2                      Allocated to registers x h 
                             99 ;expd                      Allocated to registers x h 
                            100 ;sign                      Allocated with name '___fsadd_sign_1_21'
                            101 ;sloc0                     Allocated with name '___fsadd_sloc0_1_0'
                            102 ;sloc1                     Allocated with name '___fsadd_sloc1_1_0'
                            103 ;sloc2                     Allocated with name '___fsadd_sloc2_1_0'
                            104 ;sloc3                     Allocated with name '___fsadd_sloc3_1_0'
                            105 ;------------------------------------------------------------
                            106 ;../_fsadd.c:170: float __fsadd (float a1, float a2)
                            107 ;	-----------------------------------------
                            108 ;	 function __fsadd
                            109 ;	-----------------------------------------
                            110 ;	Register assignment might be sub-optimal.
                            111 ;	Stack space usage: 0 bytes.
   0000                     112 ___fsadd:
                            113 ;../_fsadd.c:178: pfl2 = (long _AUTOMEM *)&a2;
                            114 ;../_fsadd.c:179: exp2 = EXP (*pfl2);
   0000 C6r00r04      [ 4]  115 	lda	___fsadd_PARM_2
   0003 B7*00         [ 3]  116 	sta	*___fsadd_sloc0_1_0
   0005 C6r00r05      [ 4]  117 	lda	(___fsadd_PARM_2 + 1)
   0008 B7*01         [ 3]  118 	sta	*(___fsadd_sloc0_1_0 + 1)
   000A C6r00r06      [ 4]  119 	lda	(___fsadd_PARM_2 + 2)
   000D B7*02         [ 3]  120 	sta	*(___fsadd_sloc0_1_0 + 2)
   000F C6r00r07      [ 4]  121 	lda	(___fsadd_PARM_2 + 3)
   0012 B7*03         [ 3]  122 	sta	*(___fsadd_sloc0_1_0 + 3)
   0014 4E*03*07      [ 6]  123 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   0017 4E*02*06      [ 6]  124 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   001A 4E*01*05      [ 6]  125 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   001D 4E*00*04      [ 6]  126 	mov	*___fsadd_sloc0_1_0,*___fsadd_sloc1_1_0
   0020 B6*05         [ 3]  127 	lda	*(___fsadd_sloc1_1_0 + 1)
   0022 BE*04         [ 3]  128 	ldx	*___fsadd_sloc1_1_0
   0024 48            [ 1]  129 	lsla
   0025 9F            [ 1]  130 	txa
   0026 49            [ 1]  131 	rola
   0027 5F            [ 1]  132 	clrx
   0028 59            [ 1]  133 	rolx
   0029 B7*0B         [ 3]  134 	sta	*(___fsadd_sloc2_1_0 + 3)
   002B BF*0A         [ 3]  135 	stx	*(___fsadd_sloc2_1_0 + 2)
   002D 6E 00*09      [ 4]  136 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0030 6E 00*08      [ 4]  137 	mov	#0x00,*___fsadd_sloc2_1_0
   0033 6E 00*0A      [ 4]  138 	mov	#0x00,*(___fsadd_sloc2_1_0 + 2)
   0036 6E 00*09      [ 4]  139 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0039 6E 00*08      [ 4]  140 	mov	#0x00,*___fsadd_sloc2_1_0
   003C BE*0B         [ 3]  141 	ldx	*(___fsadd_sloc2_1_0 + 3)
   003E B6*0A         [ 3]  142 	lda	*(___fsadd_sloc2_1_0 + 2)
   0040 87            [ 2]  143 	psha
   0041 8A            [ 3]  144 	pulh
                            145 ;../_fsadd.c:180: mant2 = MANT (*pfl2) << 4;
   0042 4E*07*0B      [ 6]  146 	mov	*(___fsadd_sloc1_1_0 + 3),*(___fsadd_sloc2_1_0 + 3)
   0045 4E*06*0A      [ 6]  147 	mov	*(___fsadd_sloc1_1_0 + 2),*(___fsadd_sloc2_1_0 + 2)
   0048 B6*05         [ 3]  148 	lda	*(___fsadd_sloc1_1_0 + 1)
   004A A4 7F         [ 2]  149 	and	#0x7F
   004C B7*09         [ 3]  150 	sta	*(___fsadd_sloc2_1_0 + 1)
   004E 6E 00*08      [ 4]  151 	mov	#0x00,*___fsadd_sloc2_1_0
   0051 1E*09         [ 4]  152 	bset	#7,*(___fsadd_sloc2_1_0 + 1)
   0053 89            [ 2]  153 	pshx
   0054 B6*09         [ 3]  154 	lda	*(___fsadd_sloc2_1_0 + 1)
   0056 BE*08         [ 3]  155 	ldx	*___fsadd_sloc2_1_0
   0058 48            [ 1]  156 	lsla
   0059 59            [ 1]  157 	rolx
   005A 48            [ 1]  158 	lsla
   005B 59            [ 1]  159 	rolx
   005C 48            [ 1]  160 	lsla
   005D 59            [ 1]  161 	rolx
   005E 48            [ 1]  162 	lsla
   005F 59            [ 1]  163 	rolx
   0060 B7*09         [ 3]  164 	sta	*(___fsadd_sloc2_1_0 + 1)
   0062 BF*08         [ 3]  165 	stx	*___fsadd_sloc2_1_0
   0064 88            [ 3]  166 	pulx
   0065 B6*0A         [ 3]  167 	lda	*(___fsadd_sloc2_1_0 + 2)
   0067 62            [ 1]  168 	nsa	
   0068 A4 0F         [ 2]  169 	and	#0x0f
   006A BA*09         [ 3]  170 	ora	*(___fsadd_sloc2_1_0 + 1)
   006C B7*09         [ 3]  171 	sta	*(___fsadd_sloc2_1_0 + 1)
   006E 89            [ 2]  172 	pshx
   006F B6*0B         [ 3]  173 	lda	*(___fsadd_sloc2_1_0 + 3)
   0071 BE*0A         [ 3]  174 	ldx	*(___fsadd_sloc2_1_0 + 2)
   0073 48            [ 1]  175 	lsla
   0074 59            [ 1]  176 	rolx
   0075 48            [ 1]  177 	lsla
   0076 59            [ 1]  178 	rolx
   0077 48            [ 1]  179 	lsla
   0078 59            [ 1]  180 	rolx
   0079 48            [ 1]  181 	lsla
   007A 59            [ 1]  182 	rolx
   007B B7*0B         [ 3]  183 	sta	*(___fsadd_sloc2_1_0 + 3)
   007D BF*0A         [ 3]  184 	stx	*(___fsadd_sloc2_1_0 + 2)
   007F 88            [ 3]  185 	pulx
   0080 B6*08         [ 3]  186 	lda	*___fsadd_sloc2_1_0
   0082 C7r00r0C      [ 4]  187 	sta	___fsadd_mant2_1_21
   0085 B6*09         [ 3]  188 	lda	*(___fsadd_sloc2_1_0 + 1)
   0087 C7r00r0D      [ 4]  189 	sta	(___fsadd_mant2_1_21 + 1)
   008A B6*0A         [ 3]  190 	lda	*(___fsadd_sloc2_1_0 + 2)
   008C C7r00r0E      [ 4]  191 	sta	(___fsadd_mant2_1_21 + 2)
   008F B6*0B         [ 3]  192 	lda	*(___fsadd_sloc2_1_0 + 3)
   0091 C7r00r0F      [ 4]  193 	sta	(___fsadd_mant2_1_21 + 3)
                            194 ;../_fsadd.c:181: if (SIGN (*pfl2))
   0094 B6*04         [ 3]  195 	lda	*___fsadd_sloc1_1_0
   0096 49            [ 1]  196 	rola
   0097 4F            [ 1]  197 	clra
   0098 49            [ 1]  198 	rola
   0099 4D            [ 1]  199 	tsta
   009A 27 18         [ 3]  200 	beq	00102$
                            201 ;../_fsadd.c:182: mant2 = -mant2;
   009C 4F            [ 1]  202 	clra
   009D B0*0B         [ 3]  203 	sub	*(___fsadd_sloc2_1_0 + 3)
   009F C7r00r0F      [ 4]  204 	sta	(___fsadd_mant2_1_21 + 3)
   00A2 4F            [ 1]  205 	clra
   00A3 B2*0A         [ 3]  206 	sbc	*(___fsadd_sloc2_1_0 + 2)
   00A5 C7r00r0E      [ 4]  207 	sta	(___fsadd_mant2_1_21 + 2)
   00A8 4F            [ 1]  208 	clra
   00A9 B2*09         [ 3]  209 	sbc	*(___fsadd_sloc2_1_0 + 1)
   00AB C7r00r0D      [ 4]  210 	sta	(___fsadd_mant2_1_21 + 1)
   00AE 4F            [ 1]  211 	clra
   00AF B2*08         [ 3]  212 	sbc	*___fsadd_sloc2_1_0
   00B1 C7r00r0C      [ 4]  213 	sta	___fsadd_mant2_1_21
   00B4                     214 00102$:
                            215 ;../_fsadd.c:184: if (!*pfl2)
   00B4 B6*00         [ 3]  216 	lda	*___fsadd_sloc0_1_0
   00B6 BA*01         [ 3]  217 	ora	*(___fsadd_sloc0_1_0 + 1)
   00B8 BA*02         [ 3]  218 	ora	*(___fsadd_sloc0_1_0 + 2)
   00BA BA*03         [ 3]  219 	ora	*(___fsadd_sloc0_1_0 + 3)
   00BC 26 11         [ 3]  220 	bne	00104$
                            221 ;../_fsadd.c:185: return (a1);
   00BE C6r00r00      [ 4]  222 	lda	___fsadd_PARM_1
   00C1 B7*00         [ 3]  223 	sta	*___SDCC_hc08_ret3
   00C3 C6r00r01      [ 4]  224 	lda	(___fsadd_PARM_1 + 1)
   00C6 B7*00         [ 3]  225 	sta	*___SDCC_hc08_ret2
   00C8 CEr00r02      [ 4]  226 	ldx	(___fsadd_PARM_1 + 2)
   00CB C6r00r03      [ 4]  227 	lda	(___fsadd_PARM_1 + 3)
   00CE 81            [ 6]  228 	rts
   00CF                     229 00104$:
                            230 ;../_fsadd.c:187: pfl1 = (long _AUTOMEM *)&a1;
                            231 ;../_fsadd.c:188: exp1 = EXP (*pfl1);
   00CF C6r00r00      [ 4]  232 	lda	___fsadd_PARM_1
   00D2 B7*08         [ 3]  233 	sta	*___fsadd_sloc2_1_0
   00D4 C6r00r01      [ 4]  234 	lda	(___fsadd_PARM_1 + 1)
   00D7 B7*09         [ 3]  235 	sta	*(___fsadd_sloc2_1_0 + 1)
   00D9 C6r00r02      [ 4]  236 	lda	(___fsadd_PARM_1 + 2)
   00DC B7*0A         [ 3]  237 	sta	*(___fsadd_sloc2_1_0 + 2)
   00DE C6r00r03      [ 4]  238 	lda	(___fsadd_PARM_1 + 3)
   00E1 B7*0B         [ 3]  239 	sta	*(___fsadd_sloc2_1_0 + 3)
   00E3 4E*0B*07      [ 6]  240 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   00E6 4E*0A*06      [ 6]  241 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   00E9 4E*09*05      [ 6]  242 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   00EC 4E*08*04      [ 6]  243 	mov	*___fsadd_sloc2_1_0,*___fsadd_sloc1_1_0
   00EF 89            [ 2]  244 	pshx
   00F0 B6*05         [ 3]  245 	lda	*(___fsadd_sloc1_1_0 + 1)
   00F2 BE*04         [ 3]  246 	ldx	*___fsadd_sloc1_1_0
   00F4 48            [ 1]  247 	lsla
   00F5 9F            [ 1]  248 	txa
   00F6 49            [ 1]  249 	rola
   00F7 5F            [ 1]  250 	clrx
   00F8 59            [ 1]  251 	rolx
   00F9 B7*03         [ 3]  252 	sta	*(___fsadd_sloc0_1_0 + 3)
   00FB BF*02         [ 3]  253 	stx	*(___fsadd_sloc0_1_0 + 2)
   00FD 6E 00*01      [ 4]  254 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   0100 6E 00*00      [ 4]  255 	mov	#0x00,*___fsadd_sloc0_1_0
   0103 88            [ 3]  256 	pulx
   0104 6E 00*02      [ 4]  257 	mov	#0x00,*(___fsadd_sloc0_1_0 + 2)
   0107 6E 00*01      [ 4]  258 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   010A 6E 00*00      [ 4]  259 	mov	#0x00,*___fsadd_sloc0_1_0
   010D 4E*03*01      [ 6]  260 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc0_1_0 + 1)
   0110 4E*02*00      [ 6]  261 	mov	*(___fsadd_sloc0_1_0 + 2),*___fsadd_sloc0_1_0
                            262 ;../_fsadd.c:189: mant1 = MANT (*pfl1) << 4;
   0113 4E*07*0F      [ 6]  263 	mov	*(___fsadd_sloc1_1_0 + 3),*(___fsadd_sloc3_1_0 + 3)
   0116 4E*06*0E      [ 6]  264 	mov	*(___fsadd_sloc1_1_0 + 2),*(___fsadd_sloc3_1_0 + 2)
   0119 B6*05         [ 3]  265 	lda	*(___fsadd_sloc1_1_0 + 1)
   011B A4 7F         [ 2]  266 	and	#0x7F
   011D B7*0D         [ 3]  267 	sta	*(___fsadd_sloc3_1_0 + 1)
   011F 6E 00*0C      [ 4]  268 	mov	#0x00,*___fsadd_sloc3_1_0
   0122 1E*0D         [ 4]  269 	bset	#7,*(___fsadd_sloc3_1_0 + 1)
   0124 89            [ 2]  270 	pshx
   0125 B6*0D         [ 3]  271 	lda	*(___fsadd_sloc3_1_0 + 1)
   0127 BE*0C         [ 3]  272 	ldx	*___fsadd_sloc3_1_0
   0129 48            [ 1]  273 	lsla
   012A 59            [ 1]  274 	rolx
   012B 48            [ 1]  275 	lsla
   012C 59            [ 1]  276 	rolx
   012D 48            [ 1]  277 	lsla
   012E 59            [ 1]  278 	rolx
   012F 48            [ 1]  279 	lsla
   0130 59            [ 1]  280 	rolx
   0131 B7*0D         [ 3]  281 	sta	*(___fsadd_sloc3_1_0 + 1)
   0133 BF*0C         [ 3]  282 	stx	*___fsadd_sloc3_1_0
   0135 88            [ 3]  283 	pulx
   0136 B6*0E         [ 3]  284 	lda	*(___fsadd_sloc3_1_0 + 2)
   0138 62            [ 1]  285 	nsa	
   0139 A4 0F         [ 2]  286 	and	#0x0f
   013B BA*0D         [ 3]  287 	ora	*(___fsadd_sloc3_1_0 + 1)
   013D B7*0D         [ 3]  288 	sta	*(___fsadd_sloc3_1_0 + 1)
   013F 89            [ 2]  289 	pshx
   0140 B6*0F         [ 3]  290 	lda	*(___fsadd_sloc3_1_0 + 3)
   0142 BE*0E         [ 3]  291 	ldx	*(___fsadd_sloc3_1_0 + 2)
   0144 48            [ 1]  292 	lsla
   0145 59            [ 1]  293 	rolx
   0146 48            [ 1]  294 	lsla
   0147 59            [ 1]  295 	rolx
   0148 48            [ 1]  296 	lsla
   0149 59            [ 1]  297 	rolx
   014A 48            [ 1]  298 	lsla
   014B 59            [ 1]  299 	rolx
   014C B7*0F         [ 3]  300 	sta	*(___fsadd_sloc3_1_0 + 3)
   014E BF*0E         [ 3]  301 	stx	*(___fsadd_sloc3_1_0 + 2)
   0150 88            [ 3]  302 	pulx
   0151 B6*0C         [ 3]  303 	lda	*___fsadd_sloc3_1_0
   0153 C7r00r08      [ 4]  304 	sta	___fsadd_mant1_1_21
   0156 B6*0D         [ 3]  305 	lda	*(___fsadd_sloc3_1_0 + 1)
   0158 C7r00r09      [ 4]  306 	sta	(___fsadd_mant1_1_21 + 1)
   015B B6*0E         [ 3]  307 	lda	*(___fsadd_sloc3_1_0 + 2)
   015D C7r00r0A      [ 4]  308 	sta	(___fsadd_mant1_1_21 + 2)
   0160 B6*0F         [ 3]  309 	lda	*(___fsadd_sloc3_1_0 + 3)
   0162 C7r00r0B      [ 4]  310 	sta	(___fsadd_mant1_1_21 + 3)
                            311 ;../_fsadd.c:190: if (SIGN(*pfl1))
   0165 B6*04         [ 3]  312 	lda	*___fsadd_sloc1_1_0
   0167 49            [ 1]  313 	rola
   0168 4F            [ 1]  314 	clra
   0169 49            [ 1]  315 	rola
   016A 4D            [ 1]  316 	tsta
   016B 27 1B         [ 3]  317 	beq	00108$
                            318 ;../_fsadd.c:191: if (*pfl1 & 0x80000000)
   016D 0F*04 18      [ 5]  319 	brclr	#7,*___fsadd_sloc1_1_0,00108$
                            320 ;../_fsadd.c:192: mant1 = -mant1;
   0170 4F            [ 1]  321 	clra
   0171 B0*0F         [ 3]  322 	sub	*(___fsadd_sloc3_1_0 + 3)
   0173 C7r00r0B      [ 4]  323 	sta	(___fsadd_mant1_1_21 + 3)
   0176 4F            [ 1]  324 	clra
   0177 B2*0E         [ 3]  325 	sbc	*(___fsadd_sloc3_1_0 + 2)
   0179 C7r00r0A      [ 4]  326 	sta	(___fsadd_mant1_1_21 + 2)
   017C 4F            [ 1]  327 	clra
   017D B2*0D         [ 3]  328 	sbc	*(___fsadd_sloc3_1_0 + 1)
   017F C7r00r09      [ 4]  329 	sta	(___fsadd_mant1_1_21 + 1)
   0182 4F            [ 1]  330 	clra
   0183 B2*0C         [ 3]  331 	sbc	*___fsadd_sloc3_1_0
   0185 C7r00r08      [ 4]  332 	sta	___fsadd_mant1_1_21
   0188                     333 00108$:
                            334 ;../_fsadd.c:194: if (!*pfl1)
   0188 B6*08         [ 3]  335 	lda	*___fsadd_sloc2_1_0
   018A BA*09         [ 3]  336 	ora	*(___fsadd_sloc2_1_0 + 1)
   018C BA*0A         [ 3]  337 	ora	*(___fsadd_sloc2_1_0 + 2)
   018E BA*0B         [ 3]  338 	ora	*(___fsadd_sloc2_1_0 + 3)
   0190 26 11         [ 3]  339 	bne	00110$
                            340 ;../_fsadd.c:195: return (a2);
   0192 C6r00r04      [ 4]  341 	lda	___fsadd_PARM_2
   0195 B7*00         [ 3]  342 	sta	*___SDCC_hc08_ret3
   0197 C6r00r05      [ 4]  343 	lda	(___fsadd_PARM_2 + 1)
   019A B7*00         [ 3]  344 	sta	*___SDCC_hc08_ret2
   019C CEr00r06      [ 4]  345 	ldx	(___fsadd_PARM_2 + 2)
   019F C6r00r07      [ 4]  346 	lda	(___fsadd_PARM_2 + 3)
   01A2 81            [ 6]  347 	rts
   01A3                     348 00110$:
                            349 ;../_fsadd.c:197: expd = exp1 - exp2;
   01A3 B6*01         [ 3]  350 	lda	*(___fsadd_sloc0_1_0 + 1)
   01A5 89            [ 2]  351 	pshx
   01A6 9E E0 01      [ 4]  352 	sub	1,s
   01A9 A7 01         [ 2]  353 	ais	#1
   01AB 97            [ 1]  354 	tax
   01AC B6*00         [ 3]  355 	lda	*___fsadd_sloc0_1_0
   01AE 8B            [ 2]  356 	pshh
   01AF 9E E2 01      [ 4]  357 	sbc	1,s
   01B2 A7 01         [ 2]  358 	ais	#1
   01B4 87            [ 2]  359 	psha
   01B5 8A            [ 3]  360 	pulh
                            361 ;../_fsadd.c:198: if (expd > 25)
   01B6 65 00 19      [ 3]  362 	cphx	#0x0019
   01B9 93 11         [ 3]  363 	ble	00112$
                            364 ;../_fsadd.c:199: return (a1);
   01BB C6r00r00      [ 4]  365 	lda	___fsadd_PARM_1
   01BE B7*00         [ 3]  366 	sta	*___SDCC_hc08_ret3
   01C0 C6r00r01      [ 4]  367 	lda	(___fsadd_PARM_1 + 1)
   01C3 B7*00         [ 3]  368 	sta	*___SDCC_hc08_ret2
   01C5 CEr00r02      [ 4]  369 	ldx	(___fsadd_PARM_1 + 2)
   01C8 C6r00r03      [ 4]  370 	lda	(___fsadd_PARM_1 + 3)
   01CB 81            [ 6]  371 	rts
   01CC                     372 00112$:
                            373 ;../_fsadd.c:200: if (expd < -25)
   01CC 65 FF E7      [ 3]  374 	cphx	#0xFFE7
   01CF 90 11         [ 3]  375 	bge	00114$
                            376 ;../_fsadd.c:201: return (a2);
   01D1 C6r00r04      [ 4]  377 	lda	___fsadd_PARM_2
   01D4 B7*00         [ 3]  378 	sta	*___SDCC_hc08_ret3
   01D6 C6r00r05      [ 4]  379 	lda	(___fsadd_PARM_2 + 1)
   01D9 B7*00         [ 3]  380 	sta	*___SDCC_hc08_ret2
   01DB CEr00r06      [ 4]  381 	ldx	(___fsadd_PARM_2 + 2)
   01DE C6r00r07      [ 4]  382 	lda	(___fsadd_PARM_2 + 3)
   01E1 81            [ 6]  383 	rts
   01E2                     384 00114$:
                            385 ;../_fsadd.c:203: if (expd < 0)
   01E2 65 00 00      [ 3]  386 	cphx	#0x0000
   01E5 90 3F         [ 3]  387 	bge	00116$
                            388 ;../_fsadd.c:205: expd = -expd;
   01E7 4F            [ 1]  389 	clra
   01E8 89            [ 2]  390 	pshx
   01E9 9E E0 01      [ 4]  391 	sub	1,s
   01EC A7 01         [ 2]  392 	ais	#1
   01EE 97            [ 1]  393 	tax
   01EF 4F            [ 1]  394 	clra
   01F0 8B            [ 2]  395 	pshh
   01F1 9E E2 01      [ 4]  396 	sbc	1,s
   01F4 A7 01         [ 2]  397 	ais	#1
   01F6 87            [ 2]  398 	psha
   01F7 8A            [ 3]  399 	pulh
                            400 ;../_fsadd.c:206: exp1 += expd;
   01F8 9F            [ 1]  401 	txa
   01F9 BB*01         [ 3]  402 	add	*(___fsadd_sloc0_1_0 + 1)
   01FB B7*01         [ 3]  403 	sta	*(___fsadd_sloc0_1_0 + 1)
   01FD 8B            [ 2]  404 	pshh
   01FE 86            [ 3]  405 	pula
   01FF B9*00         [ 3]  406 	adc	*___fsadd_sloc0_1_0
   0201 B7*00         [ 3]  407 	sta	*___fsadd_sloc0_1_0
                            408 ;../_fsadd.c:207: mant1 >>= expd;
   0203 5D            [ 1]  409 	tstx
   0204 27 1E         [ 3]  410 	beq	00230$
   0206                     411 00229$:
   0206 C6r00r08      [ 4]  412 	lda	___fsadd_mant1_1_21
   0209 47            [ 1]  413 	asra
   020A C7r00r08      [ 4]  414 	sta	___fsadd_mant1_1_21
   020D C6r00r09      [ 4]  415 	lda	(___fsadd_mant1_1_21 + 1)
   0210 46            [ 1]  416 	rora
   0211 C7r00r09      [ 4]  417 	sta	(___fsadd_mant1_1_21 + 1)
   0214 C6r00r0A      [ 4]  418 	lda	(___fsadd_mant1_1_21 + 2)
   0217 46            [ 1]  419 	rora
   0218 C7r00r0A      [ 4]  420 	sta	(___fsadd_mant1_1_21 + 2)
   021B C6r00r0B      [ 4]  421 	lda	(___fsadd_mant1_1_21 + 3)
   021E 46            [ 1]  422 	rora
   021F C7r00r0B      [ 4]  423 	sta	(___fsadd_mant1_1_21 + 3)
   0222 5B E2         [ 4]  424 	dbnzx	00229$
   0224                     425 00230$:
   0224 20 21         [ 3]  426 	bra	00117$
   0226                     427 00116$:
                            428 ;../_fsadd.c:211: mant2 >>= expd;
   0226 5D            [ 1]  429 	tstx
   0227 27 1E         [ 3]  430 	beq	00232$
   0229                     431 00231$:
   0229 C6r00r0C      [ 4]  432 	lda	___fsadd_mant2_1_21
   022C 47            [ 1]  433 	asra
   022D C7r00r0C      [ 4]  434 	sta	___fsadd_mant2_1_21
   0230 C6r00r0D      [ 4]  435 	lda	(___fsadd_mant2_1_21 + 1)
   0233 46            [ 1]  436 	rora
   0234 C7r00r0D      [ 4]  437 	sta	(___fsadd_mant2_1_21 + 1)
   0237 C6r00r0E      [ 4]  438 	lda	(___fsadd_mant2_1_21 + 2)
   023A 46            [ 1]  439 	rora
   023B C7r00r0E      [ 4]  440 	sta	(___fsadd_mant2_1_21 + 2)
   023E C6r00r0F      [ 4]  441 	lda	(___fsadd_mant2_1_21 + 3)
   0241 46            [ 1]  442 	rora
   0242 C7r00r0F      [ 4]  443 	sta	(___fsadd_mant2_1_21 + 3)
   0245 5B E2         [ 4]  444 	dbnzx	00231$
   0247                     445 00232$:
   0247                     446 00117$:
                            447 ;../_fsadd.c:213: mant1 += mant2;
   0247 45r00r08      [ 3]  448 	ldhx	#___fsadd_mant1_1_21
   024A E6 03         [ 3]  449 	lda	3,x
   024C CBr00r0F      [ 4]  450 	add	(___fsadd_mant2_1_21 + 3)
   024F E7 03         [ 3]  451 	sta	3,x
   0251 E6 02         [ 3]  452 	lda	2,x
   0253 C9r00r0E      [ 4]  453 	adc	(___fsadd_mant2_1_21 + 2)
   0256 E7 02         [ 3]  454 	sta	2,x
   0258 E6 01         [ 3]  455 	lda	1,x
   025A C9r00r0D      [ 4]  456 	adc	(___fsadd_mant2_1_21 + 1)
   025D E7 01         [ 3]  457 	sta	1,x
   025F F6            [ 3]  458 	lda	,x
   0260 C9r00r0C      [ 4]  459 	adc	___fsadd_mant2_1_21
   0263 F7            [ 2]  460 	sta	,x
                            461 ;../_fsadd.c:215: sign = false;
   0264 4F            [ 1]  462 	clra
   0265 C7r00r12      [ 4]  463 	sta	___fsadd_sign_1_21
                            464 ;../_fsadd.c:217: if (mant1 < 0)
   0268 C6r00r08      [ 4]  465 	lda	___fsadd_mant1_1_21
   026B A0 00         [ 2]  466 	sub	#0x00
   026D 90 23         [ 3]  467 	bge	00121$
                            468 ;../_fsadd.c:219: mant1 = -mant1;
   026F 4F            [ 1]  469 	clra
   0270 C0r00r0B      [ 4]  470 	sub	(___fsadd_mant1_1_21 + 3)
   0273 C7r00r0B      [ 4]  471 	sta	(___fsadd_mant1_1_21 + 3)
   0276 4F            [ 1]  472 	clra
   0277 C2r00r0A      [ 4]  473 	sbc	(___fsadd_mant1_1_21 + 2)
   027A C7r00r0A      [ 4]  474 	sta	(___fsadd_mant1_1_21 + 2)
   027D 4F            [ 1]  475 	clra
   027E C2r00r09      [ 4]  476 	sbc	(___fsadd_mant1_1_21 + 1)
   0281 C7r00r09      [ 4]  477 	sta	(___fsadd_mant1_1_21 + 1)
   0284 4F            [ 1]  478 	clra
   0285 C2r00r08      [ 4]  479 	sbc	___fsadd_mant1_1_21
   0288 C7r00r08      [ 4]  480 	sta	___fsadd_mant1_1_21
                            481 ;../_fsadd.c:220: sign = true;
   028B A6 01         [ 2]  482 	lda	#0x01
   028D C7r00r12      [ 4]  483 	sta	___fsadd_sign_1_21
   0290 20 15         [ 3]  484 	bra	00154$
   0292                     485 00121$:
                            486 ;../_fsadd.c:222: else if (!mant1)
   0292 C6r00r08      [ 4]  487 	lda	___fsadd_mant1_1_21
   0295 CAr00r09      [ 4]  488 	ora	(___fsadd_mant1_1_21 + 1)
   0298 CAr00r0A      [ 4]  489 	ora	(___fsadd_mant1_1_21 + 2)
   029B CAr00r0B      [ 4]  490 	ora	(___fsadd_mant1_1_21 + 3)
   029E 26 07         [ 3]  491 	bne	00154$
                            492 ;../_fsadd.c:223: return (0);
   02A0 4F            [ 1]  493 	clra
   02A1 97            [ 1]  494 	tax
   02A2 B7*00         [ 3]  495 	sta	*___SDCC_hc08_ret2
   02A4 B7*00         [ 3]  496 	sta	*___SDCC_hc08_ret3
   02A6 81            [ 6]  497 	rts
                            498 ;../_fsadd.c:226: while (mant1 < (HIDDEN<<4)) {
   02A7                     499 00154$:
   02A7 55*00         [ 4]  500 	ldhx	*___fsadd_sloc0_1_0
   02A9                     501 00123$:
   02A9 C6r00r0B      [ 4]  502 	lda	(___fsadd_mant1_1_21 + 3)
   02AC B7*0F         [ 3]  503 	sta	*(___fsadd_sloc3_1_0 + 3)
   02AE C6r00r0A      [ 4]  504 	lda	(___fsadd_mant1_1_21 + 2)
   02B1 B7*0E         [ 3]  505 	sta	*(___fsadd_sloc3_1_0 + 2)
   02B3 C6r00r09      [ 4]  506 	lda	(___fsadd_mant1_1_21 + 1)
   02B6 B7*0D         [ 3]  507 	sta	*(___fsadd_sloc3_1_0 + 1)
   02B8 C6r00r08      [ 4]  508 	lda	___fsadd_mant1_1_21
   02BB B7*0C         [ 3]  509 	sta	*___fsadd_sloc3_1_0
   02BD B6*0C         [ 3]  510 	lda	*___fsadd_sloc3_1_0
   02BF A0 08         [ 2]  511 	sub	#0x08
   02C1 24 22         [ 3]  512 	bcc	00157$
                            513 ;../_fsadd.c:227: mant1 <<= 1;
   02C3 89            [ 2]  514 	pshx
   02C4 C6r00r0B      [ 4]  515 	lda	(___fsadd_mant1_1_21 + 3)
   02C7 CEr00r0A      [ 4]  516 	ldx	(___fsadd_mant1_1_21 + 2)
   02CA 48            [ 1]  517 	lsla
   02CB 59            [ 1]  518 	rolx
   02CC C7r00r0B      [ 4]  519 	sta	(___fsadd_mant1_1_21 + 3)
   02CF CFr00r0A      [ 4]  520 	stx	(___fsadd_mant1_1_21 + 2)
   02D2 C6r00r09      [ 4]  521 	lda	(___fsadd_mant1_1_21 + 1)
   02D5 CEr00r08      [ 4]  522 	ldx	___fsadd_mant1_1_21
   02D8 49            [ 1]  523 	rola
   02D9 59            [ 1]  524 	rolx
   02DA C7r00r09      [ 4]  525 	sta	(___fsadd_mant1_1_21 + 1)
   02DD CFr00r08      [ 4]  526 	stx	___fsadd_mant1_1_21
   02E0 88            [ 3]  527 	pulx
                            528 ;../_fsadd.c:228: exp1--;
   02E1 AF FF         [ 2]  529 	aix	#-1
   02E3 20 C4         [ 3]  530 	bra	00123$
                            531 ;../_fsadd.c:232: while (mant1 & 0xf0000000) {
   02E5                     532 00157$:
   02E5 35*0C         [ 4]  533 	sthx	*___fsadd_sloc3_1_0
   02E7                     534 00128$:
   02E7 32r00r0A      [ 5]  535 	ldhx	(___fsadd_mant1_1_21 + 2)
   02EA 35*0A         [ 4]  536 	sthx	*(___fsadd_sloc2_1_0 + 2)
   02EC 32r00r08      [ 5]  537 	ldhx	___fsadd_mant1_1_21
   02EF 35*08         [ 4]  538 	sthx	*___fsadd_sloc2_1_0
   02F1 B6*08         [ 3]  539 	lda	*___fsadd_sloc2_1_0
   02F3 A5 F0         [ 2]  540 	bit	#0xF0
   02F5 27 3F         [ 3]  541 	beq	00163$
                            542 ;../_fsadd.c:233: if (mant1&1)
   02F7 C6r00r0B      [ 4]  543 	lda	(___fsadd_mant1_1_21 + 3)
   02FA A5 01         [ 2]  544 	bit	#0x01
   02FC 27 14         [ 3]  545 	beq	00127$
                            546 ;../_fsadd.c:234: mant1 += 2;
   02FE 45r00r08      [ 3]  547 	ldhx	#___fsadd_mant1_1_21
   0301 E6 03         [ 3]  548 	lda	3,x
   0303 AB 02         [ 2]  549 	add	#0x02
   0305 E7 03         [ 3]  550 	sta	3,x
   0307 24 09         [ 3]  551 	bcc	00239$
   0309 6C 02         [ 5]  552 	inc	2,x
   030B 26 05         [ 3]  553 	bne	00239$
   030D 6C 01         [ 5]  554 	inc	1,x
   030F 26 01         [ 3]  555 	bne	00239$
   0311 7C            [ 4]  556 	inc	,x
   0312                     557 00239$:
   0312                     558 00127$:
                            559 ;../_fsadd.c:235: mant1 >>= 1;
   0312 C6r00r09      [ 4]  560 	lda	(___fsadd_mant1_1_21 + 1)
   0315 CEr00r08      [ 4]  561 	ldx	___fsadd_mant1_1_21
   0318 57            [ 1]  562 	asrx
   0319 46            [ 1]  563 	rora
   031A C7r00r09      [ 4]  564 	sta	(___fsadd_mant1_1_21 + 1)
   031D CFr00r08      [ 4]  565 	stx	___fsadd_mant1_1_21
   0320 C6r00r0B      [ 4]  566 	lda	(___fsadd_mant1_1_21 + 3)
   0323 CEr00r0A      [ 4]  567 	ldx	(___fsadd_mant1_1_21 + 2)
   0326 56            [ 1]  568 	rorx
   0327 46            [ 1]  569 	rora
   0328 C7r00r0B      [ 4]  570 	sta	(___fsadd_mant1_1_21 + 3)
   032B CFr00r0A      [ 4]  571 	stx	(___fsadd_mant1_1_21 + 2)
                            572 ;../_fsadd.c:236: exp1++;
   032E 55*0C         [ 4]  573 	ldhx	*___fsadd_sloc3_1_0
   0330 AF 01         [ 2]  574 	aix	#1
   0332 35*0C         [ 4]  575 	sthx	*___fsadd_sloc3_1_0
   0334 20 B1         [ 3]  576 	bra	00128$
   0336                     577 00163$:
   0336 B6*0C         [ 3]  578 	lda	*___fsadd_sloc3_1_0
   0338 C7r00r10      [ 4]  579 	sta	___fsadd_exp1_1_21
   033B B6*0D         [ 3]  580 	lda	*(___fsadd_sloc3_1_0 + 1)
   033D C7r00r11      [ 4]  581 	sta	(___fsadd_exp1_1_21 + 1)
                            582 ;../_fsadd.c:240: mant1 &= ~(HIDDEN<<4);
   0340 B6*0B         [ 3]  583 	lda	*(___fsadd_sloc2_1_0 + 3)
   0342 C7r00r0B      [ 4]  584 	sta	(___fsadd_mant1_1_21 + 3)
   0345 B6*0A         [ 3]  585 	lda	*(___fsadd_sloc2_1_0 + 2)
   0347 C7r00r0A      [ 4]  586 	sta	(___fsadd_mant1_1_21 + 2)
   034A B6*09         [ 3]  587 	lda	*(___fsadd_sloc2_1_0 + 1)
   034C C7r00r09      [ 4]  588 	sta	(___fsadd_mant1_1_21 + 1)
   034F B6*08         [ 3]  589 	lda	*___fsadd_sloc2_1_0
   0351 A4 F7         [ 2]  590 	and	#0xF7
   0353 C7r00r08      [ 4]  591 	sta	___fsadd_mant1_1_21
                            592 ;../_fsadd.c:243: if (exp1 >= 0x100)
   0356 55*0C         [ 4]  593 	ldhx	*___fsadd_sloc3_1_0
   0358 65 01 00      [ 3]  594 	cphx	#0x0100
   035B 91 30         [ 3]  595 	blt	00135$
                            596 ;../_fsadd.c:244: *pfl1 = (sign ? (SIGNBIT | __INFINITY) : __INFINITY);
   035D C6r00r12      [ 4]  597 	lda	___fsadd_sign_1_21
   0360 27 0B         [ 3]  598 	beq	00139$
   0362 45 FF 80      [ 3]  599 	ldhx	#0xFF80
   0365 35*08         [ 4]  600 	sthx	*___fsadd_sloc2_1_0
   0367 8C            [ 1]  601 	clrh
   0368 5F            [ 1]  602 	clrx
   0369 35*0A         [ 4]  603 	sthx	*(___fsadd_sloc2_1_0 + 2)
   036B 20 09         [ 3]  604 	bra	00140$
   036D                     605 00139$:
   036D 45 7F 80      [ 3]  606 	ldhx	#0x7F80
   0370 35*08         [ 4]  607 	sthx	*___fsadd_sloc2_1_0
   0372 8C            [ 1]  608 	clrh
   0373 5F            [ 1]  609 	clrx
   0374 35*0A         [ 4]  610 	sthx	*(___fsadd_sloc2_1_0 + 2)
   0376                     611 00140$:
   0376 B6*08         [ 3]  612 	lda	*___fsadd_sloc2_1_0
   0378 C7r00r00      [ 4]  613 	sta	___fsadd_PARM_1
   037B B6*09         [ 3]  614 	lda	*(___fsadd_sloc2_1_0 + 1)
   037D C7r00r01      [ 4]  615 	sta	(___fsadd_PARM_1 + 1)
   0380 B6*0A         [ 3]  616 	lda	*(___fsadd_sloc2_1_0 + 2)
   0382 C7r00r02      [ 4]  617 	sta	(___fsadd_PARM_1 + 2)
   0385 B6*0B         [ 3]  618 	lda	*(___fsadd_sloc2_1_0 + 3)
   0387 C7r00r03      [ 4]  619 	sta	(___fsadd_PARM_1 + 3)
   038A CCr04r50      [ 4]  620 	jmp	00136$
   038D                     621 00135$:
                            622 ;../_fsadd.c:245: else if (exp1 < 0)
   038D 55*0C         [ 4]  623 	ldhx	*___fsadd_sloc3_1_0
   038F 65 00 00      [ 3]  624 	cphx	#0x0000
   0392 90 10         [ 3]  625 	bge	00132$
                            626 ;../_fsadd.c:246: *pfl1 = 0;
   0394 4F            [ 1]  627 	clra
   0395 C7r00r00      [ 4]  628 	sta	___fsadd_PARM_1
   0398 C7r00r01      [ 4]  629 	sta	(___fsadd_PARM_1 + 1)
   039B C7r00r02      [ 4]  630 	sta	(___fsadd_PARM_1 + 2)
   039E C7r00r03      [ 4]  631 	sta	(___fsadd_PARM_1 + 3)
   03A1 CCr04r50      [ 4]  632 	jmp	00136$
   03A4                     633 00132$:
                            634 ;../_fsadd.c:248: *pfl1 = PACK (sign ? SIGNBIT : 0 , exp1, mant1>>4);
   03A4 C6r00r12      [ 4]  635 	lda	___fsadd_sign_1_21
   03A7 27 0A         [ 3]  636 	beq	00141$
   03A9 45 80 00      [ 3]  637 	ldhx	#0x8000
   03AC 35*0C         [ 4]  638 	sthx	*___fsadd_sloc3_1_0
   03AE 8C            [ 1]  639 	clrh
   03AF 35*0E         [ 4]  640 	sthx	*(___fsadd_sloc3_1_0 + 2)
   03B1 20 06         [ 3]  641 	bra	00142$
   03B3                     642 00141$:
   03B3 8C            [ 1]  643 	clrh
   03B4 5F            [ 1]  644 	clrx
   03B5 35*0C         [ 4]  645 	sthx	*___fsadd_sloc3_1_0
   03B7 35*0E         [ 4]  646 	sthx	*(___fsadd_sloc3_1_0 + 2)
   03B9                     647 00142$:
   03B9 C6r00r11      [ 4]  648 	lda	(___fsadd_exp1_1_21 + 1)
   03BC B7*0B         [ 3]  649 	sta	*(___fsadd_sloc2_1_0 + 3)
   03BE C6r00r10      [ 4]  650 	lda	___fsadd_exp1_1_21
   03C1 B7*0A         [ 3]  651 	sta	*(___fsadd_sloc2_1_0 + 2)
   03C3 49            [ 1]  652 	rola	
   03C4 4F            [ 1]  653 	clra	
   03C5 A2 00         [ 2]  654 	sbc	#0x00
   03C7 B7*09         [ 3]  655 	sta	*(___fsadd_sloc2_1_0 + 1)
   03C9 B7*08         [ 3]  656 	sta	*___fsadd_sloc2_1_0
   03CB B6*0B         [ 3]  657 	lda	*(___fsadd_sloc2_1_0 + 3)
   03CD BE*0A         [ 3]  658 	ldx	*(___fsadd_sloc2_1_0 + 2)
   03CF 54            [ 1]  659 	lsrx
   03D0 46            [ 1]  660 	rora
   03D1 97            [ 1]  661 	tax
   03D2 4F            [ 1]  662 	clra
   03D3 46            [ 1]  663 	rora
   03D4 B7*09         [ 3]  664 	sta	*(___fsadd_sloc2_1_0 + 1)
   03D6 BF*08         [ 3]  665 	stx	*___fsadd_sloc2_1_0
   03D8 6E 00*0B      [ 4]  666 	mov	#0x00,*(___fsadd_sloc2_1_0 + 3)
   03DB 6E 00*0A      [ 4]  667 	mov	#0x00,*(___fsadd_sloc2_1_0 + 2)
   03DE B6*0F         [ 3]  668 	lda	*(___fsadd_sloc3_1_0 + 3)
   03E0 BA*0B         [ 3]  669 	ora	*(___fsadd_sloc2_1_0 + 3)
   03E2 B7*0F         [ 3]  670 	sta	*(___fsadd_sloc3_1_0 + 3)
   03E4 B6*0E         [ 3]  671 	lda	*(___fsadd_sloc3_1_0 + 2)
   03E6 BA*0A         [ 3]  672 	ora	*(___fsadd_sloc2_1_0 + 2)
   03E8 B7*0E         [ 3]  673 	sta	*(___fsadd_sloc3_1_0 + 2)
   03EA B6*0D         [ 3]  674 	lda	*(___fsadd_sloc3_1_0 + 1)
   03EC BA*09         [ 3]  675 	ora	*(___fsadd_sloc2_1_0 + 1)
   03EE B7*0D         [ 3]  676 	sta	*(___fsadd_sloc3_1_0 + 1)
   03F0 B6*0C         [ 3]  677 	lda	*___fsadd_sloc3_1_0
   03F2 BA*08         [ 3]  678 	ora	*___fsadd_sloc2_1_0
   03F4 B7*0C         [ 3]  679 	sta	*___fsadd_sloc3_1_0
   03F6 C6r00r0B      [ 4]  680 	lda	(___fsadd_mant1_1_21 + 3)
   03F9 CEr00r0A      [ 4]  681 	ldx	(___fsadd_mant1_1_21 + 2)
   03FC 54            [ 1]  682 	lsrx
   03FD 46            [ 1]  683 	rora
   03FE 54            [ 1]  684 	lsrx
   03FF 46            [ 1]  685 	rora
   0400 54            [ 1]  686 	lsrx
   0401 46            [ 1]  687 	rora
   0402 54            [ 1]  688 	lsrx
   0403 46            [ 1]  689 	rora
   0404 B7*0B         [ 3]  690 	sta	*(___fsadd_sloc2_1_0 + 3)
   0406 BF*0A         [ 3]  691 	stx	*(___fsadd_sloc2_1_0 + 2)
   0408 C6r00r09      [ 4]  692 	lda	(___fsadd_mant1_1_21 + 1)
   040B 62            [ 1]  693 	nsa	
   040C A4 F0         [ 2]  694 	and	#0xf0
   040E BA*0A         [ 3]  695 	ora	*(___fsadd_sloc2_1_0 + 2)
   0410 B7*0A         [ 3]  696 	sta	*(___fsadd_sloc2_1_0 + 2)
   0412 C6r00r09      [ 4]  697 	lda	(___fsadd_mant1_1_21 + 1)
   0415 CEr00r08      [ 4]  698 	ldx	___fsadd_mant1_1_21
   0418 57            [ 1]  699 	asrx
   0419 46            [ 1]  700 	rora
   041A 57            [ 1]  701 	asrx
   041B 46            [ 1]  702 	rora
   041C 57            [ 1]  703 	asrx
   041D 46            [ 1]  704 	rora
   041E 57            [ 1]  705 	asrx
   041F 46            [ 1]  706 	rora
   0420 B7*09         [ 3]  707 	sta	*(___fsadd_sloc2_1_0 + 1)
   0422 BF*08         [ 3]  708 	stx	*___fsadd_sloc2_1_0
   0424 B6*0F         [ 3]  709 	lda	*(___fsadd_sloc3_1_0 + 3)
   0426 BA*0B         [ 3]  710 	ora	*(___fsadd_sloc2_1_0 + 3)
   0428 B7*0F         [ 3]  711 	sta	*(___fsadd_sloc3_1_0 + 3)
   042A B6*0E         [ 3]  712 	lda	*(___fsadd_sloc3_1_0 + 2)
   042C BA*0A         [ 3]  713 	ora	*(___fsadd_sloc2_1_0 + 2)
   042E B7*0E         [ 3]  714 	sta	*(___fsadd_sloc3_1_0 + 2)
   0430 B6*0D         [ 3]  715 	lda	*(___fsadd_sloc3_1_0 + 1)
   0432 BA*09         [ 3]  716 	ora	*(___fsadd_sloc2_1_0 + 1)
   0434 B7*0D         [ 3]  717 	sta	*(___fsadd_sloc3_1_0 + 1)
   0436 B6*0C         [ 3]  718 	lda	*___fsadd_sloc3_1_0
   0438 BA*08         [ 3]  719 	ora	*___fsadd_sloc2_1_0
   043A B7*0C         [ 3]  720 	sta	*___fsadd_sloc3_1_0
   043C B6*0C         [ 3]  721 	lda	*___fsadd_sloc3_1_0
   043E C7r00r00      [ 4]  722 	sta	___fsadd_PARM_1
   0441 B6*0D         [ 3]  723 	lda	*(___fsadd_sloc3_1_0 + 1)
   0443 C7r00r01      [ 4]  724 	sta	(___fsadd_PARM_1 + 1)
   0446 B6*0E         [ 3]  725 	lda	*(___fsadd_sloc3_1_0 + 2)
   0448 C7r00r02      [ 4]  726 	sta	(___fsadd_PARM_1 + 2)
   044B B6*0F         [ 3]  727 	lda	*(___fsadd_sloc3_1_0 + 3)
   044D C7r00r03      [ 4]  728 	sta	(___fsadd_PARM_1 + 3)
   0450                     729 00136$:
                            730 ;../_fsadd.c:249: return (a1);
   0450 C6r00r00      [ 4]  731 	lda	___fsadd_PARM_1
   0453 B7*00         [ 3]  732 	sta	*___SDCC_hc08_ret3
   0455 C6r00r01      [ 4]  733 	lda	(___fsadd_PARM_1 + 1)
   0458 B7*00         [ 3]  734 	sta	*___SDCC_hc08_ret2
   045A CEr00r02      [ 4]  735 	ldx	(___fsadd_PARM_1 + 2)
   045D C6r00r03      [ 4]  736 	lda	(___fsadd_PARM_1 + 3)
   0460 81            [ 6]  737 	rts
                            738 	.area CSEG    (CODE)
                            739 	.area CONST   (CODE)
                            740 	.area XINIT   (CODE)
                            741 	.area CABS    (ABS,CODE)
