Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/42-openroad-repairantennas/1-diodeinsertion/heichips25_template.odb'…
Reading design constraints file at '/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 2 thread(s).
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal1 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/drt-run-0/heichips25_template.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     84
Number of vias:       75
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   heichips25_template
Die area:                 ( 0 0 ) ( 500000 200000 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     24
Number of terminals:      45
Number of snets:          2
Number of nets:           43

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 4.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 656.
[INFO DRT-0033] Via1 shape region query size = 1785.
[INFO DRT-0033] Metal2 shape region query size = 714.
[INFO DRT-0033] Via2 shape region query size = 1785.
[INFO DRT-0033] Metal3 shape region query size = 757.
[INFO DRT-0033] Via3 shape region query size = 1785.
[INFO DRT-0033] Metal4 shape region query size = 714.
[INFO DRT-0033] Via4 shape region query size = 1785.
[INFO DRT-0033] Metal5 shape region query size = 1071.
[INFO DRT-0033] TopVia1 shape region query size = 714.
[INFO DRT-0033] TopMetal1 shape region query size = 385.
[INFO DRT-0033] TopVia2 shape region query size = 0.
[INFO DRT-0033] TopMetal2 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 12 pins.
[INFO DRT-0081]   Complete 4 unique inst patterns.
[INFO DRT-0084]   Complete 24 groups.
#scanned instances     = 24
#unique  instances     = 4
#stdCellGenAp          = 12
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 12
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 24
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 95.96 (MB), peak = 95.96 (MB)

[INFO DRT-0157] Number of guides:     132

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6300 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 31 STEP 6300 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 24.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 24.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 24.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 0.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 96.29 (MB), peak = 96.29 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 24 vertical wires in 2 frboxes and 48 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 3 vertical wires in 2 frboxes and 0 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.46 (MB), peak = 97.46 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.46 (MB), peak = 97.46 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 99.52 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 99.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 99.09 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 100.09 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 99.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:02, memory = 466.18 (MB), peak = 508.23 (MB)
Total wire length = 121 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 49 um.
Total wire length on LAYER Metal3 = 72 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 48.
Up-via summary (total 48):

----------------
   GatPoly     0
    Metal1    24
    Metal2    24
    Metal3     0
    Metal4     0
    Metal5     0
 TopMetal1     0
----------------
          48


[INFO DRT-0198] Complete detail routing.
Total wire length = 121 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 49 um.
Total wire length on LAYER Metal3 = 72 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 48.
Up-via summary (total 48):

----------------
   GatPoly     0
    Metal1    24
    Metal2    24
    Metal3     0
    Metal4     0
    Metal5     0
 TopMetal1     0
----------------
          48


[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:02, memory = 466.31 (MB), peak = 508.23 (MB)

[INFO DRT-0180] Post processing.
[INFO] Skipping post-DRT antenna repair: DRT_ANTENNA_REPAIR_ITERS set to 0.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Multi-Input combinational cell           24     174.18
  Total                                    24     174.18
Writing OpenROAD database to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/heichips25_template.odb'…
Writing netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/heichips25_template.nl.v'…
Writing powered netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/heichips25_template.pnl.v'…
Writing layout to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/heichips25_template.def'…
Writing timing constraints to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/44-openroad-detailedrouting/heichips25_template.sdc'…
