Time resolution is 1 ps
Error: Empty flag not set (or others wrong) !
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 215 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
$finish called at time : 215 ns : File "/nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd" Line 220
