// Seed: 1612858554
module module_0 (
    input logic id_0
);
  assign id_2 = id_2;
  assign id_3 = 1;
  assign module_1.id_3 = 0;
  final id_2 <= id_0;
endmodule
module module_1 (
    input supply1 id_0,
    inout logic id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    output wire id_6,
    input supply1 id_7
);
  genvar id_9;
  always if (id_4) id_6 = id_7;
  module_0 modCall_1 (id_1);
  wand id_10, id_11;
  assign id_10 = id_9;
  always begin : LABEL_0
    id_2 = !-1;
    if (1'b0) id_1 <= #id_10 1;
    id_1 = id_10 - 1 + id_4;
  end
endmodule
