; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
__nv_sqrtf.exit:
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #3, !dbg !10
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !11
  %10 = shl i32 %9, 10, !dbg !12
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !13
  %12 = shl i32 %11, 2, !dbg !13
  %13 = and i32 %12, 508, !dbg !13
  %14 = or disjoint i32 %13, 1, !dbg !13
  %15 = or disjoint i32 %13, 2, !dbg !13
  %16 = or disjoint i32 %13, 3, !dbg !13
  %17 = or disjoint i32 %13, 513, !dbg !13
  %18 = or disjoint i32 %13, 514, !dbg !13
  %19 = or disjoint i32 %13, 515, !dbg !13
  %20 = or disjoint i32 %10, %13, !dbg !14
  %21 = or disjoint i32 %10, %14, !dbg !14
  %22 = or disjoint i32 %10, %15, !dbg !14
  %23 = or disjoint i32 %10, %16, !dbg !14
  %24 = or disjoint i32 %20, 512, !dbg !14
  %25 = or disjoint i32 %10, %17, !dbg !14
  %26 = or disjoint i32 %10, %18, !dbg !14
  %27 = or disjoint i32 %10, %19, !dbg !14
  %.frozen = freeze i32 %8, !dbg !15
  %28 = sdiv i32 %.frozen, 2048, !dbg !15
  %29 = mul i32 %28, 2048, !dbg !16
  %.decomposed = sub i32 %.frozen, %29, !dbg !16
  %30 = shl i32 %20, 11, !dbg !17
  %31 = shl i32 %21, 11, !dbg !17
  %32 = shl i32 %22, 11, !dbg !17
  %33 = shl i32 %23, 11, !dbg !17
  %34 = shl i32 %24, 11, !dbg !17
  %35 = shl i32 %25, 11, !dbg !17
  %36 = shl i32 %26, 11, !dbg !17
  %37 = shl i32 %27, 11, !dbg !17
  %38 = shl i32 %28, 23, !dbg !18
  %39 = add i32 %38, %.decomposed, !dbg !19
  %40 = add i32 %39, %30, !dbg !20
  %41 = add i32 %39, %31, !dbg !20
  %42 = add i32 %39, %32, !dbg !20
  %43 = add i32 %39, %33, !dbg !20
  %44 = add i32 %39, %34, !dbg !20
  %45 = add i32 %39, %35, !dbg !20
  %46 = add i32 %39, %36, !dbg !20
  %47 = add i32 %39, %37, !dbg !20
  %48 = sext i32 %40 to i64, !dbg !21
  %49 = getelementptr float, ptr addrspace(1) %0, i64 %48, !dbg !21
  %50 = sext i32 %41 to i64, !dbg !21
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !21
  %52 = sext i32 %42 to i64, !dbg !21
  %53 = getelementptr float, ptr addrspace(1) %0, i64 %52, !dbg !21
  %54 = sext i32 %43 to i64, !dbg !21
  %55 = getelementptr float, ptr addrspace(1) %0, i64 %54, !dbg !21
  %56 = sext i32 %44 to i64, !dbg !21
  %57 = getelementptr float, ptr addrspace(1) %0, i64 %56, !dbg !21
  %58 = sext i32 %45 to i64, !dbg !21
  %59 = getelementptr float, ptr addrspace(1) %0, i64 %58, !dbg !21
  %60 = sext i32 %46 to i64, !dbg !21
  %61 = getelementptr float, ptr addrspace(1) %0, i64 %60, !dbg !21
  %62 = sext i32 %47 to i64, !dbg !21
  %63 = getelementptr float, ptr addrspace(1) %0, i64 %62, !dbg !21
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 true) #3, !dbg !22
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 true) #3, !dbg !22
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 true) #3, !dbg !22
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 true) #3, !dbg !22
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 true) #3, !dbg !22
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 true) #3, !dbg !22
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 true) #3, !dbg !22
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !22
  %72 = sext i32 %.decomposed to i64, !dbg !23
  %73 = getelementptr float, ptr addrspace(1) %1, i64 %72, !dbg !23
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 true) #3, !dbg !24
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 true) #3, !dbg !24
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 true) #3, !dbg !24
  %77 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %73, i1 true) #3, !dbg !24
  %78 = getelementptr float, ptr addrspace(1) %2, i64 %72, !dbg !25
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !26
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !26
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !26
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !26
  %83 = bitcast i32 %82 to float, !dbg !26
  %84 = getelementptr float, ptr addrspace(1) %3, i64 %72, !dbg !27
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 true) #3, !dbg !28
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 true) #3, !dbg !28
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 true) #3, !dbg !28
  %88 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 true) #3, !dbg !28
  %89 = getelementptr float, ptr addrspace(1) %4, i64 %72, !dbg !29
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 true) #3, !dbg !30
  %91 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 true) #3, !dbg !30
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 true) #3, !dbg !30
  %93 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 true) #3, !dbg !30
  %94 = fadd float %83, 0x3EE4F8B580000000, !dbg !31
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !32
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !32
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !32
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not.i11 = icmp eq i32 %101, 0, !dbg !32
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !32
  %.not1.i14 = icmp eq i32 %102, 0, !dbg !32
  br i1 %.not.i11, label %108, label %103, !dbg !32

103:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i14, label %106, label %104, !dbg !32

104:                                              ; preds = %103
  %105 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %94) #3, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

106:                                              ; preds = %103
  %107 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %94) #3, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

108:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i14, label %111, label %109, !dbg !32

109:                                              ; preds = %108
  %110 = tail call float @llvm.nvvm.sqrt.rn.f(float %94) #3, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

111:                                              ; preds = %108
  %112 = tail call float @llvm.nvvm.sqrt.approx.f(float %94) #3, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

__nv_sqrtf.exit15:                                ; preds = %104, %106, %109, %111
  %.0.i13 = phi float [ %105, %104 ], [ %107, %106 ], [ %110, %109 ], [ %112, %111 ], !dbg !32
  %113 = bitcast i32 %71 to float, !dbg !22
  %114 = bitcast i32 %77 to float, !dbg !24
  %115 = fsub float %113, %114, !dbg !33
  %116 = bitcast i32 %70 to float, !dbg !22
  %117 = fsub float %116, %114, !dbg !33
  %118 = bitcast i32 %69 to float, !dbg !22
  %119 = fsub float %118, %114, !dbg !33
  %120 = bitcast i32 %68 to float, !dbg !22
  %121 = fsub float %120, %114, !dbg !33
  %122 = bitcast i32 %67 to float, !dbg !22
  %123 = fsub float %122, %114, !dbg !33
  %124 = bitcast i32 %66 to float, !dbg !22
  %125 = fsub float %124, %114, !dbg !33
  %126 = bitcast i32 %65 to float, !dbg !22
  %127 = fsub float %126, %114, !dbg !33
  %128 = bitcast i32 %64 to float, !dbg !22
  %129 = fsub float %128, %114, !dbg !33
  %130 = bitcast i32 %93 to float, !dbg !30
  %131 = bitcast i32 %88 to float, !dbg !28
  %132 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !34
  %133 = fmul float %129, %132, !dbg !35
  %134 = fmul float %127, %132, !dbg !35
  %135 = fmul float %125, %132, !dbg !35
  %136 = fmul float %123, %132, !dbg !35
  %137 = fmul float %121, %132, !dbg !35
  %138 = fmul float %119, %132, !dbg !35
  %139 = fmul float %117, %132, !dbg !35
  %140 = fmul float %115, %132, !dbg !35
  %141 = fmul float %133, %131, !dbg !36
  %142 = fmul float %134, %131, !dbg !36
  %143 = fmul float %135, %131, !dbg !36
  %144 = fmul float %136, %131, !dbg !36
  %145 = fmul float %137, %131, !dbg !36
  %146 = fmul float %138, %131, !dbg !36
  %147 = fmul float %139, %131, !dbg !36
  %148 = fmul float %140, %131, !dbg !36
  %149 = fadd float %141, %130, !dbg !37
  %150 = fadd float %142, %130, !dbg !37
  %151 = fadd float %143, %130, !dbg !37
  %152 = fadd float %144, %130, !dbg !37
  %153 = fadd float %145, %130, !dbg !37
  %154 = fadd float %146, %130, !dbg !37
  %155 = fadd float %147, %130, !dbg !37
  %156 = fadd float %148, %130, !dbg !37
  %157 = shl i32 %8, 12, !dbg !38
  %158 = add i32 %20, %157, !dbg !39
  %159 = add i32 %157, %24, !dbg !39
  %160 = sext i32 %158 to i64, !dbg !40
  %161 = getelementptr float, ptr addrspace(1) %5, i64 %160, !dbg !40
  %162 = sext i32 %159 to i64, !dbg !40
  %163 = getelementptr float, ptr addrspace(1) %5, i64 %162, !dbg !40
  %164 = bitcast float %149 to i32, !dbg !41
  %165 = bitcast float %150 to i32, !dbg !41
  %166 = bitcast float %151 to i32, !dbg !41
  %167 = bitcast float %152 to i32, !dbg !41
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %164, i32 %165, i32 %166, i32 %167, ptr addrspace(1) %161, i1 true) #3, !dbg !41
  %168 = bitcast float %153 to i32, !dbg !41
  %169 = bitcast float %154 to i32, !dbg !41
  %170 = bitcast float %155 to i32, !dbg !41
  %171 = bitcast float %156 to i32, !dbg !41
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %168, i32 %169, i32 %170, i32 %171, ptr addrspace(1) %163, i1 true) #3, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py", directory: "inductor_cache/el")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_6", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 28, scope: !7)
!12 = !DILocation(line: 25, column: 33, scope: !7)
!13 = !DILocation(line: 26, column: 44, scope: !7)
!14 = !DILocation(line: 26, column: 23, scope: !7)
!15 = !DILocation(line: 30, column: 19, scope: !7)
!16 = !DILocation(line: 29, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 40, scope: !7)
!18 = !DILocation(line: 32, column: 53, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 45, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 58, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 30, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 31, scope: !7)
!28 = !DILocation(line: 35, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 31, scope: !7)
!30 = !DILocation(line: 36, column: 36, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 40, column: 26, scope: !7)
!33 = !DILocation(line: 37, column: 18, scope: !7)
!34 = !DILocation(line: 42, column: 18, scope: !7)
!35 = !DILocation(line: 45, column: 19, scope: !7)
!36 = !DILocation(line: 46, column: 20, scope: !7)
!37 = !DILocation(line: 47, column: 20, scope: !7)
!38 = !DILocation(line: 48, column: 35, scope: !7)
!39 = !DILocation(line: 48, column: 30, scope: !7)
!40 = !DILocation(line: 48, column: 25, scope: !7)
!41 = !DILocation(line: 48, column: 47, scope: !7)
!42 = !DILocation(line: 48, column: 4, scope: !7)
