<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wl55xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wl55xx_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32wl55xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32wl55xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef __STM32WL55xx_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define __STM32WL55xx_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__stm32wl55xx.html#ga1084887188d4039c39dc4d70e19ed378">   42</a></span><span class="preprocessor">#define DUAL_CORE</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">  /******  Cortex-M0 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,    </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,    </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    SVC_IRQn                     = -5,     </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,     </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,     </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">  /*************  STM32WLxx specific Interrupt Numbers on M0 core ************************************************/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    TZIC_ILA_IRQn                = 0,      </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a>                 = 1,      </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    RTC_LSECSS_IRQn              = 2,      </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    RCC_FLASH_C1SEV_IRQn         = 3,      </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    EXTI1_0_IRQn                 = 4,      </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    EXTI3_2_IRQn                 = 5,      </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    EXTI15_4_IRQn                = 6,      </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    ADC_COMP_DAC_IRQn            = 7,      </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    DMA1_Channel1_2_3_IRQn       = 8,      </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    DMA1_Channel4_5_6_7_IRQn     = 9,      </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    DMA2_DMAMUX1_OVR_IRQn        = 10,     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                  = 11,     </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">LPTIM2_IRQn</a>                  = 12,     </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740">LPTIM3_IRQn</a>                  = 13,     </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    TIM1_IRQn                    = 14,     </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                    = 15,     </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                   = 16,     </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                   = 17,     </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    IPCC_C2_RX_C2_TX_IRQn        = 18,     </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0">HSEM_IRQn</a>                    = 19,     </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 20,     </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    AES_PKA_IRQn                 = 21,     </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    I2C1_IRQn                    = 22,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    I2C2_IRQn                    = 23,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    I2C3_IRQn                    = 24,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 25,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 26,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                  = 27,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                  = 28,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a>                 = 29,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2">SUBGHZSPI_IRQn</a>               = 30,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01">SUBGHZ_Radio_IRQn</a>            = 31,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  } <a class="code hl_enumeration" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#else </span><span class="comment">/* CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen00101" data-start="{" data-end="};">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  101</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  104</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>                 = -14,    </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  105</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>                      = -13,    </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">  106</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>               = -12,    </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">  107</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                       = -11,    </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">  108</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>                     = -10,    </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  109</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                         = -5,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">  110</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>                   = -4,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  111</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                         = -2,     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  112</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                        = -1,     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*************  STM32WLxx specific Interrupt Numbers on M4 core ************************************************/</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">  115</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                           = 0,      </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">  116</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a>                        = 1,      </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1">  117</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1">TAMP_STAMP_LSECSS_SSRU_IRQn</a>         = 2,      </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">  118</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>                       = 3,      </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  119</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                          = 4,      </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  120</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                            = 5,      </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  121</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                          = 6,      </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  122</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                          = 7,      </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  123</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                          = 8,      </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  124</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                          = 9,      </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  125</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                          = 10,     </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  126</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>                  = 11,     </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">  127</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>                  = 12,     </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">  128</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>                  = 13,     </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">  129</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>                  = 14,     </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">  130</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>                  = 15,     </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">  131</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>                  = 16,     </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  132</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>                  = 17,     </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">  133</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                            = 18,     </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">  134</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a>                            = 19,     </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e">  135</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e">C2SEV_PWR_C2H_IRQn</a>                  = 20,     </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">  136</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>                           = 21,     </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  137</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                        = 22,     </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">  138</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a>                       = 23,     </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">  139</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a>                        = 24,     </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">  140</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a>                   = 25,     </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  141</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                        = 26,     </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  142</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                           = 27,     </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">  143</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                          = 28,     </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">  144</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                          = 29,     </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  145</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                        = 30,     </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  146</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                        = 31,     </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  147</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                        = 32,     </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  148</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                        = 33,     </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  149</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                           = 34,     </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  150</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                           = 35,     </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  151</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                         = 36,     </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  152</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                         = 37,     </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">  153</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a>                        = 38,     </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  154</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                         = 39,     </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">  155</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">LPTIM2_IRQn</a>                         = 40,     </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  156</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>                      = 41,     </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  157</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>                      = 42,     </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740">  158</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740">LPTIM3_IRQn</a>                         = 43,     </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2">  159</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2">SUBGHZSPI_IRQn</a>                      = 44,     </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d">  160</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d">IPCC_C1_RX_IRQn</a>                     = 45,     </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da">  161</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da">IPCC_C1_TX_IRQn</a>                     = 46,     </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0">  162</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0">HSEM_IRQn</a>                           = 47,     </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  163</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                        = 48,     </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  164</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                        = 49,     </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01">  165</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01">SUBGHZ_Radio_IRQn</a>                   = 50,     </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">  166</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">AES_IRQn</a>                            = 51,     </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">  167</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                            = 52,     </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d">  168</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d">PKA_IRQn</a>                            = 53,     </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  169</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>                  = 54,     </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  170</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>                  = 55,     </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  171</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>                  = 56,     </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">  172</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>                  = 57,     </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">  173</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>                  = 58,     </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">  174</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a>                  = 59,     </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">  175</a></span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">DMA2_Channel7_IRQn</a>                  = 60,     </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_enumvalue" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb">DMAMUX1_OVR_IRQn</a>                    = 61      </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb">  177</a></span>} <a class="code hl_enumeration" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define __CM0PLUS_REV             1U </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define __MPU_PRESENT             1U </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define __VTOR_PRESENT            1U </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define __NVIC_PRIO_BITS          2U </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define __Vendor_SysTickConfig    0U </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define __FPU_PRESENT             0U </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm0plus_8h.html">core_cm0plus.h</a>&quot;</span>            <span class="comment">/* Cortex-M0+ processor and core peripherals */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#else </span><span class="comment">/* CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  203</a></span><span class="preprocessor">#define __CM4_REV                 1U </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#ga4127d1b31aaf336fab3d7329d117f448">  204</a></span><span class="preprocessor">#define __MPU_PRESENT             1U </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gaddbae1a1b57539f398eb5546a17de8f6">  205</a></span><span class="preprocessor">#define __VTOR_PRESENT            1U </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">  206</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4U </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gab58771b4ec03f9bdddc84770f7c95c68">  207</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS.html#gac1ba8a48ca926bddc88be9bfd7d42641">  208</a></span><span class="preprocessor">#define __FPU_PRESENT             0U </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>                <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32wlxx_8h.html">system_stm32wlxx.h</a>&quot;</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="foldopen" id="foldopen00232" data-start="{" data-end="};">
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html">  232</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  234</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  235</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  236</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">  237</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;        </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  238</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ad969d65fa03d3b7940bbc4250b773893">  239</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>;         </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  240</a></span>       uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  241</a></span>       uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a8634248df172cd37d156a9d4df976a74">  242</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a8634248df172cd37d156a9d4df976a74">TR1</a>;          </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a29b9c5387e26932298f220236bd69dee">  243</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a29b9c5387e26932298f220236bd69dee">TR2</a>;          </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a0ffde5fc9674bafc8a44e80cf36953a3">  244</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>;       </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">  245</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a>;          </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a5a306d53debbd9976b95c1c90aff9b2a">  246</a></span>       uint32_t RESERVED3[4]; </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  247</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ad5cd16d95b750a62beb4a696925cbee4">  248</a></span>       uint32_t RESERVED4[23];</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#aee443a628cc2914005393b723b836c2a">  249</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#aee443a628cc2914005393b723b836c2a">AWD2CR</a>;       </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ab06ef5ee40897c98320733b78b837768">  250</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ab06ef5ee40897c98320733b78b837768">AWD3CR</a>;       </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#a483243a2e8c2c0cd24ae76385a9eb318">  251</a></span>       uint32_t RESERVED5[3]; </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html#ab52af14ef01c38de4adde4332a217421">  252</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__TypeDef.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>;      </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>} <a class="code hl_struct" href="structADC__TypeDef.html">ADC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="foldopen" id="foldopen00255" data-start="{" data-end="};">
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="structADC__Common__TypeDef.html">  255</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>{</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="structADC__Common__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">  257</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structADC__Common__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>} <a class="code hl_struct" href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="foldopen" id="foldopen00263" data-start="{" data-end="};">
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html">  263</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  265</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  266</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#ab8f0cee9139bdd013384279b5ca7b7a8">  267</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#ab8f0cee9139bdd013384279b5ca7b7a8">DINR</a>;        </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a727638bfa712935b7bb81674486d6458">  268</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a727638bfa712935b7bb81674486d6458">DOUTR</a>;       </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a540a2334c5f7b36d267cd204ebe73863">  269</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a540a2334c5f7b36d267cd204ebe73863">KEYR0</a>;       </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a381c81d7df10a15903b09ddddfdda154">  270</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a381c81d7df10a15903b09ddddfdda154">KEYR1</a>;       </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a74329f3ed3d4cd96916a562b8c0fbfb6">  271</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a74329f3ed3d4cd96916a562b8c0fbfb6">KEYR2</a>;       </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#acc956c181c904baaa08f4de7e62bc647">  272</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#acc956c181c904baaa08f4de7e62bc647">KEYR3</a>;       </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a6f1a00c7ee672e33574cf2798d10b4fb">  273</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a6f1a00c7ee672e33574cf2798d10b4fb">IVR0</a>;        </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a3d3462f0fc544ffe52d4f7d0103a6f59">  274</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a3d3462f0fc544ffe52d4f7d0103a6f59">IVR1</a>;        </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a2d71bb740b9ea915f05427623b40ab55">  275</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a2d71bb740b9ea915f05427623b40ab55">IVR2</a>;        </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a4dc6b5708d56b1870c970c45e5314916">  276</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a4dc6b5708d56b1870c970c45e5314916">IVR3</a>;        </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#afa7abf06fa1b34ac6cd58415abe0e256">  277</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#afa7abf06fa1b34ac6cd58415abe0e256">KEYR4</a>;       </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a8e00ebc68e69a9527059120798e48af6">  278</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a8e00ebc68e69a9527059120798e48af6">KEYR5</a>;       </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#af66276e9e3c3d852d7aef38688158f79">  279</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#af66276e9e3c3d852d7aef38688158f79">KEYR6</a>;       </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#afc0767a0bb1c1169de50f70962af0ddb">  280</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#afc0767a0bb1c1169de50f70962af0ddb">KEYR7</a>;       </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#ab2845d8a28f022e11db9203ae4f10e52">  281</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#ab2845d8a28f022e11db9203ae4f10e52">SUSP0R</a>;      </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a77bc88f5d51f276b4b65504e8026d637">  282</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a77bc88f5d51f276b4b65504e8026d637">SUSP1R</a>;      </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#ab232392610ee61f18af8b2054610e0f2">  283</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#ab232392610ee61f18af8b2054610e0f2">SUSP2R</a>;      </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a2042d25f011691711cc4613771bdc5d6">  284</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a2042d25f011691711cc4613771bdc5d6">SUSP3R</a>;      </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#af1e6d5f1aff2946fa3dc78f83cdbd6f8">  285</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#af1e6d5f1aff2946fa3dc78f83cdbd6f8">SUSP4R</a>;      </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a68a69835e932e0ec40d4f1ee68fdf81e">  286</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a68a69835e932e0ec40d4f1ee68fdf81e">SUSP5R</a>;      </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#ab08b7a0ae06a0c3b4b8e0287fa64eefc">  287</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#ab08b7a0ae06a0c3b4b8e0287fa64eefc">SUSP6R</a>;      </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="structAES__TypeDef.html#a36453d9986d0f2b0e777ef3f5dca8908">  288</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structAES__TypeDef.html#a36453d9986d0f2b0e777ef3f5dca8908">SUSP7R</a>;      </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>} <a class="code hl_struct" href="structAES__TypeDef.html">AES_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="foldopen" id="foldopen00294" data-start="{" data-end="};">
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structCOMP__TypeDef.html">  294</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>{</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structCOMP__TypeDef.html#a876dd0a8546697065f406b7543e27af2">  296</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCOMP__TypeDef.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>} <a class="code hl_struct" href="structCOMP__TypeDef.html">COMP_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="foldopen" id="foldopen00299" data-start="{" data-end="};">
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="structCOMP__Common__TypeDef.html">  299</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>{</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="structCOMP__Common__TypeDef.html#a876dd0a8546697065f406b7543e27af2">  301</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCOMP__Common__TypeDef.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>} <a class="code hl_struct" href="structCOMP__Common__TypeDef.html">COMP_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="foldopen" id="foldopen00307" data-start="{" data-end="};">
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html">  307</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>{</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  309</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">  310</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;         </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  311</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  312</a></span>       uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#af29f59e3e9149946df6717c205eaac7c">  313</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#af29f59e3e9149946df6717c205eaac7c">INIT</a>;        </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a9037a11797290aef4ac48048c07e2e89">  314</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structCRC__TypeDef.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;         </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>} <a class="code hl_struct" href="structCRC__TypeDef.html">CRC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="foldopen" id="foldopen00320" data-start="{" data-end="};">
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html">  320</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  322</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a896bbb7153af0b67ad772360feaceeb4">  323</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;     </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ac2bb55b037b800a25852736afdd7a258">  324</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;     </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ae9028b8bcb5118b7073165fb50fcd559">  325</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;     </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ad0a200e12acad17a5c7d2059159ea7e1">  326</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;      </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  327</a></span>       uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  328</a></span>       uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#af2b40c5e36a5e861490988275499e158">  329</a></span>       uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;   </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a1590b77e57f17e75193da259da72095e">  330</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;     </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#acc269320aff0a6482730224a4b641a59">  331</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;     </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a9590269cba8412f1be96b0ddb846ef44">  332</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;      </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#aa710505be03a41981c35bacc7ce20746">  333</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;        </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">  334</a></span>       uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;   </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  335</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">  336</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a27af4e9f888f0b7b1e8da7e002d98798">  337</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;         </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a2f1b1c5dc8845e9975fd4e389f3d61df">  338</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a2f1b1c5dc8845e9975fd4e389f3d61df">SHSR1</a>;       </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">  339</a></span>       uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a>;   </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a32bcc4a8d05220fba0dc44a6cd289a5b">  340</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a32bcc4a8d05220fba0dc44a6cd289a5b">SHHR</a>;        </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html#a0fa3fb0105403a3cc45c5199a7cf18aa">  341</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDAC__TypeDef.html#a0fa3fb0105403a3cc45c5199a7cf18aa">SHRR</a>;        </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>} <a class="code hl_struct" href="structDAC__TypeDef.html">DAC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#else</span></div>
<div class="foldopen" id="foldopen00349" data-start="{" data-end="};">
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html">  349</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>{</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a24df28d0e440321b21f6f07b3bb93dea">  351</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;      </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  352</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a2d531df35272b1f3d787e5726ed5c52c">  353</a></span>  uint32_t RESERVED1[13];    </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a28c36c82c92159d332e737b3eb3e91f8">  354</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#a28c36c82c92159d332e737b3eb3e91f8">APB1FZR1</a>;    </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a30d0ff4808d959eb83836fa7e3688a60">  355</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#a30d0ff4808d959eb83836fa7e3688a60">C2APB1FZR1</a>;  </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#acd2e6232df2a59e1404b361408dcd3af">  356</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#acd2e6232df2a59e1404b361408dcd3af">APB1FZR2</a>;    </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#ad65b418332870e9fe27c36ccf05acb38">  357</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#ad65b418332870e9fe27c36ccf05acb38">C2APB1FZR2</a>;  </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#a28c34e6f73e221c57a5464377d5caf82">  358</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#a28c34e6f73e221c57a5464377d5caf82">APB2FZR</a>;     </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html#ad27661c3c2624865080bf813ccee80cf">  359</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDBGMCU__TypeDef.html#ad27661c3c2624865080bf813ccee80cf">C2APB2FZR</a>;   </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>} <a class="code hl_struct" href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="foldopen" id="foldopen00366" data-start="{" data-end="};">
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html">  366</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">  368</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#aae019365e4288337da20775971c1a123">  369</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__Channel__TypeDef.html#aae019365e4288337da20775971c1a123">CNDTR</a>;       </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#a07aacf332c9bf310ff5be02140f892e1">  370</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__Channel__TypeDef.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;        </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html#ab51edd49cb9294ebe2db18fb5cf399dd">  371</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__Channel__TypeDef.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;        </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>} <a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="foldopen" id="foldopen00374" data-start="{" data-end="};">
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html">  374</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  376</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  377</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;        </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>} <a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="foldopen" id="foldopen00383" data-start="{" data-end="};">
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structDMAMUX__Channel__TypeDef.html">  383</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="structDMAMUX__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">  385</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;       </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>}<a class="code hl_struct" href="structDMAMUX__Channel__TypeDef.html">DMAMUX_Channel_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="foldopen" id="foldopen00388" data-start="{" data-end="};">
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structDMAMUX__ChannelStatus__TypeDef.html">  388</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>{</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structDMAMUX__ChannelStatus__TypeDef.html#a876dd0a8546697065f406b7543e27af2">  390</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__ChannelStatus__TypeDef.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;       </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structDMAMUX__ChannelStatus__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">  391</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__ChannelStatus__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;       </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>}<a class="code hl_struct" href="structDMAMUX__ChannelStatus__TypeDef.html">DMAMUX_ChannelStatus_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="foldopen" id="foldopen00394" data-start="{" data-end="};">
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structDMAMUX__RequestGen__TypeDef.html">  394</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structDMAMUX__RequestGen__TypeDef.html#af617ec455f55f9d75a3cd87886ed0db2">  396</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__RequestGen__TypeDef.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a>;        </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>}<a class="code hl_struct" href="structDMAMUX__RequestGen__TypeDef.html">DMAMUX_RequestGen_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="foldopen" id="foldopen00399" data-start="{" data-end="};">
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structDMAMUX__RequestGenStatus__TypeDef.html">  399</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>{</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="structDMAMUX__RequestGenStatus__TypeDef.html#acd15854a6b0590daecbc44dd3e4e0bff">  401</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__RequestGenStatus__TypeDef.html#acd15854a6b0590daecbc44dd3e4e0bff">RGSR</a>;        </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="structDMAMUX__RequestGenStatus__TypeDef.html#a38d23c49e57da98eddc7e80805a53d01">  402</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="structDMAMUX__RequestGenStatus__TypeDef.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a>;       </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>}<a class="code hl_struct" href="structDMAMUX__RequestGenStatus__TypeDef.html">DMAMUX_RequestGenStatus_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="foldopen" id="foldopen00408" data-start="{" data-end="};">
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html">  408</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>{</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a9977ed8528793541e579a317b264e657">  410</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a9977ed8528793541e579a317b264e657">RTSR1</a>;          </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#af19a6271cc16f9052ca5b8933fdedec2">  411</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#af19a6271cc16f9052ca5b8933fdedec2">FTSR1</a>;          </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a1505a648822329eafa565c3fd5589b6c">  412</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a1505a648822329eafa565c3fd5589b6c">SWIER1</a>;         </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">  413</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">PR1</a>;            </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#ad03de462eb3f92e5a629f830826eb096">  414</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1[4];   </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a07bacdf23d9c3a8692d99cc2930c1ed1">  415</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a07bacdf23d9c3a8692d99cc2930c1ed1">RTSR2</a>;          </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a5f69f8f69bc737360b01b0e066643592">  416</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a5f69f8f69bc737360b01b0e066643592">FTSR2</a>;          </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a0e17561a663731942ae2a24ccfeda992">  417</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a0e17561a663731942ae2a24ccfeda992">SWIER2</a>;         </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#afa9403cd8cce41e2f668bb31b5821efa">  418</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#afa9403cd8cce41e2f668bb31b5821efa">PR2</a>;            </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a0809b0aca6fe610b48402843b1e34f12">  419</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED2[4];   </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a8ad155b8892db1f0d074a8e4a1564a69">  420</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED3[8];   </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a8a6da2c6cdb4b75f56e5350e399e3fde">  421</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED4[8];   </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">  422</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">IMR1</a>;           </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a35cb1cf342522c35163ca68d129225bb">  423</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a35cb1cf342522c35163ca68d129225bb">EMR1</a>;           </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#ae54cec79ada5312b7c900cdfbd07a8a9">  424</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED5[2];   </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">  425</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">IMR2</a>;           </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a230867a7be42661d545fcb8c6667490d">  426</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a230867a7be42661d545fcb8c6667490d">EMR2</a>;           </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#af75d37c295d1e8fcfe7e4da437743415">  427</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8[10];  </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#ab8efedbc657f99209359fec332f799db">  428</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#ab8efedbc657f99209359fec332f799db">C2IMR1</a>;         </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#addeefb434dd1b9a76c4b856b1ad2b732">  429</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#addeefb434dd1b9a76c4b856b1ad2b732">C2EMR1</a>;         </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#af2f6e7afae47b6c8822366663f7bda2d">  430</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED9[2];   </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">  431</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">C2IMR2</a>;         </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a5f29c8b62471283dab069ead6db92854">  432</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structEXTI__TypeDef.html#a5f29c8b62471283dab069ead6db92854">C2EMR2</a>;         </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>}<a class="code hl_struct" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="foldopen" id="foldopen00438" data-start="{" data-end="};">
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html">  438</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a9cb55206b29a8c16354747c556ab8bea">  440</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;           </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#afed2894a9eb7ad0747c4b9620f26e8bf">  441</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#afed2894a9eb7ad0747c4b9620f26e8bf">ACR2</a>;          </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  442</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;          </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423">  443</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;       </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  444</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;            </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  445</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#abe203f827d2e33c7f162e4170b6dfdb3">  446</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#abe203f827d2e33c7f162e4170b6dfdb3">ECCR</a>;          </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  447</a></span>  uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;          </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a0a5451bd489a6183347939eecfb69b14">  448</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a0a5451bd489a6183347939eecfb69b14">OPTR</a>;          </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#abccadcbffce527241193860a464ec6e8">  449</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#abccadcbffce527241193860a464ec6e8">PCROP1ASR</a>;     </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ab3f40e9835d8abb8b42a3bde32967c77">  450</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#ab3f40e9835d8abb8b42a3bde32967c77">PCROP1AER</a>;     </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a503024fb8ce3251295cb464cb2fc296a">  451</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a503024fb8ce3251295cb464cb2fc296a">WRP1AR</a>;        </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a6c4436204616aa7b8494c93cc3a58cee">  452</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a6c4436204616aa7b8494c93cc3a58cee">WRP1BR</a>;        </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a905a9adf28eeab5004bedafa3cc6a45a">  453</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a905a9adf28eeab5004bedafa3cc6a45a">PCROP1BSR</a>;     </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#addce94bf5cf5ff6335b853939e97d3d7">  454</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#addce94bf5cf5ff6335b853939e97d3d7">PCROP1BER</a>;     </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#abd9e215e3258cb07966f2c192d52fa5c">  455</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#abd9e215e3258cb07966f2c192d52fa5c">IPCCBR</a>;        </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a16f8328b824869e19e116921616ac811">  456</a></span>  uint32_t RESERVED2[7];       </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a9c827388019974a9299adbdd27500769">  457</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a9c827388019974a9299adbdd27500769">C2ACR</a>;         </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#ace493f3255a930643af0884cba1891b4">  458</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#ace493f3255a930643af0884cba1891b4">C2SR</a>;          </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">  459</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">C2CR</a>;          </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a3707efeb419922a7a78ed0519272c5cd">  460</a></span>  uint32_t RESERVED3[6];       </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#a7ba4cf58616e1bd452463656c7975c57">  461</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#a7ba4cf58616e1bd452463656c7975c57">SFR</a>;           </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html#aa0764e1fe5a64c4d241cea6602632bc6">  462</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structFLASH__TypeDef.html#aa0764e1fe5a64c4d241cea6602632bc6">SRRVR</a>;         </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>} <a class="code hl_struct" href="structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="foldopen" id="foldopen00468" data-start="{" data-end="};">
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html">  468</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a2b671a94c63a612f81e0e9de8152d01c">  470</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;       </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9">  471</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;      </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3">  472</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;     </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#abeed38529bd7b8de082e490e5d4f1727">  473</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;       </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">  474</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;         </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c">  475</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;         </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#ac25dd6b9e3d55e17589195b461c5ec80">  476</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;        </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a2612a0f4b3fbdbb6293f6dc70105e190">  477</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;        </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#ab67c1158c04450d19ad483dcd2192e43">  478</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];      </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a092e59d908b2ca112e31047e942340cb">  479</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGPIO__TypeDef.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;         </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>} <a class="code hl_struct" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="foldopen" id="foldopen00485" data-start="{" data-end="};">
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html">  485</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  486</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;             </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a3fbace6e037136ce066518ee2fade33d">  487</a></span>       uint32_t RESERVED1[3];   </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a55862d648a0def7a39e6428e48db4ba0">  488</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#a55862d648a0def7a39e6428e48db4ba0">SECCFGR1</a>;       </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#afa70d795ffe61b2e115a24867fe1412f">  489</a></span>       uint32_t RESERVED2[3];   </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a6cf1d42ee9a2f5b3e05232d130f834ec">  490</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#a6cf1d42ee9a2f5b3e05232d130f834ec">PRIVCFGR1</a>;      </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a1a0d3806c1ee551e3bc536e2fc690bda">  491</a></span>       uint32_t RESERVED3[67];  </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#ac2a7cac1eb0fa8484cfdc6d011e54fbf">  492</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#ac2a7cac1eb0fa8484cfdc6d011e54fbf">MPCWM1_UPWMR</a>;   </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a2a370652920aff65aaef0666e363e35d">  493</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#a2a370652920aff65aaef0666e363e35d">MPCWM1_UPWWMR</a>;  </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a5155382fa7dea4d5012bf07ad4cb4558">  494</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#a5155382fa7dea4d5012bf07ad4cb4558">MPCWM2_UPWMR</a>;   </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">  495</a></span>       uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;      </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structGTZC__TZSC__TypeDef.html#a0821cb33936bff498c0c640391579846">  496</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZSC__TypeDef.html#a0821cb33936bff498c0c640391579846">MPCWM3_UPWMR</a>;   </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>} <a class="code hl_struct" href="structGTZC__TZSC__TypeDef.html">GTZC_TZSC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="foldopen" id="foldopen00499" data-start="{" data-end="};">
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html">  499</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html#a2c623191ce9d78bdfc4fa7d44109887f">  500</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZIC__TypeDef.html#a2c623191ce9d78bdfc4fa7d44109887f">IER1</a>;           </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html#a3fbace6e037136ce066518ee2fade33d">  501</a></span>  uint32_t RESERVED1[3];        </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html#a9e1dd63e40377ac952c3bf069f41f220">  502</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZIC__TypeDef.html#a9e1dd63e40377ac952c3bf069f41f220">MISR1</a>;          </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html#afa70d795ffe61b2e115a24867fe1412f">  503</a></span>  uint32_t RESERVED2[3];        </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structGTZC__TZIC__TypeDef.html#ae8e06dfaca046690b61036654bd7d98f">  504</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structGTZC__TZIC__TypeDef.html#ae8e06dfaca046690b61036654bd7d98f">ICR1</a>;           </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>} <a class="code hl_struct" href="structGTZC__TZIC__TypeDef.html">GTZC_TZIC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="foldopen" id="foldopen00510" data-start="{" data-end="};">
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html">  510</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>{</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#ad63cd5733bd83ab8d7e8dc00d81bf78e">  512</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t R[16];      </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#aed66534e00034a64ac68f6b775f2a51d">  513</a></span>   uint32_t  Reserved1[16]; </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a05a6248fa13bb3550041fec15e7bf36f">  514</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR[16];    </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a034041a25c510fa0992b4a74ba368182">  515</a></span>   uint32_t  Reserved2[16]; </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a4946861e406fb6bee3f60d697fbaf37b">  516</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a4946861e406fb6bee3f60d697fbaf37b">C1IER</a>;      </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#af3877a8db1cbed614cdbce2ee256b677">  517</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#af3877a8db1cbed614cdbce2ee256b677">C1ICR</a>;      </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a382114eb443044dc93476aabdd0b9d5b">  518</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a382114eb443044dc93476aabdd0b9d5b">C1ISR</a>;      </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a95c2a920d6552f69191bf1d168dbdaad">  519</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a95c2a920d6552f69191bf1d168dbdaad">C1MISR</a>;     </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a5e9388284969126cb857aa821824fb1e">  520</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a5e9388284969126cb857aa821824fb1e">C2IER</a>;      </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a33307e78abadc2e962c11bd9ff7b7cd1">  521</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a33307e78abadc2e962c11bd9ff7b7cd1">C2ICR</a>;      </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a8d87d6b24326561113dd40ece1ab92d3">  522</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a8d87d6b24326561113dd40ece1ab92d3">C2ISR</a>;      </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a89da1b3a852cf994180c980f3df32635">  523</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a89da1b3a852cf994180c980f3df32635">C2MISR</a>;     </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a853251fee2b6eb39a36cc961760f076e">  524</a></span>   uint32_t  Reserved[8];   </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  525</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="structHSEM__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  526</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;       </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>} <a class="code hl_struct" href="structHSEM__TypeDef.html">HSEM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="foldopen" id="foldopen00529" data-start="{" data-end="};">
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="structHSEM__Common__TypeDef.html">  529</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>{</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="structHSEM__Common__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  531</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__Common__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;        </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="structHSEM__Common__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">  532</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__Common__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;        </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="structHSEM__Common__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  533</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__Common__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="structHSEM__Common__TypeDef.html#a524e134cec519206cb41d0545e382978">  534</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structHSEM__Common__TypeDef.html#a524e134cec519206cb41d0545e382978">MISR</a>;       </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>} <a class="code hl_struct" href="structHSEM__Common__TypeDef.html">HSEM_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="foldopen" id="foldopen00540" data-start="{" data-end="};">
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html">  540</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>{</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  542</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#afdfa307571967afb1d97943e982b6586">  543</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6">  544</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;        </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6">  545</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;        </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a5576a30ffbe0a0800ce7788610327677">  546</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;     </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a95187d83f061ebbddd8668d0db3fbaa5">  547</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>;    </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  548</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">  549</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#af427631ab4515bb1f16bf5869682c18b">  550</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;        </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a9bf29a9104cb5569823ab892174f9c8c">  551</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;        </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ad7e8d785fff2acfeb8814e43bda8dd72">  552</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structI2C__TypeDef.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;        </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>} <a class="code hl_struct" href="structI2C__TypeDef.html">I2C_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="foldopen" id="foldopen00558" data-start="{" data-end="};">
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html">  558</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>{</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#ad9cf9b4e17dc4b5d90568ff92ee3bcf0">  560</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#ad9cf9b4e17dc4b5d90568ff92ee3bcf0">C1CR</a>;             </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a5be27696e7453f3d1157ef8613794374">  561</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a5be27696e7453f3d1157ef8613794374">C1MR</a> ;            </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a7022954ae328faa673f499eebf571364">  562</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a7022954ae328faa673f499eebf571364">C1SCR</a>;            </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a9ece4682dfc8b988ae6372a605a14d5f">  563</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a9ece4682dfc8b988ae6372a605a14d5f">C1TOC2SR</a>;         </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">  564</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">C2CR</a>;             </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a4e247a98efbddf429d6b0adf825e8b18">  565</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a4e247a98efbddf429d6b0adf825e8b18">C2MR</a> ;            </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#a2a6cdb5dc6e523e4e8c540e4598f2582">  566</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#a2a6cdb5dc6e523e4e8c540e4598f2582">C2SCR</a>;            </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="structIPCC__TypeDef.html#ad3a2ac8f631d1ba9a7fc8b1d9fc645d2">  567</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__TypeDef.html#ad3a2ac8f631d1ba9a7fc8b1d9fc645d2">C2TOC1SR</a>;         </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>} <a class="code hl_struct" href="structIPCC__TypeDef.html">IPCC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="foldopen" id="foldopen00570" data-start="{" data-end="};">
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="structIPCC__CommonTypeDef.html">  570</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>{</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="structIPCC__CommonTypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  572</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__CommonTypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;               </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="structIPCC__CommonTypeDef.html#a3cb789a52add9ce321b96d8d18dc4dda">  573</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__CommonTypeDef.html#a3cb789a52add9ce321b96d8d18dc4dda">MR</a>;               </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structIPCC__CommonTypeDef.html#a64a95891ad3e904dd5548112539c1c98">  574</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__CommonTypeDef.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;              </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="structIPCC__CommonTypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  575</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIPCC__CommonTypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;               </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>} <a class="code hl_struct" href="structIPCC__CommonTypeDef.html">IPCC_CommonTypeDef</a>;</div>
</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="foldopen" id="foldopen00581" data-start="{" data-end="};">
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html">  581</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>{</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a2f692354bde770f2a5e3e1b294ec064b">  583</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIWDG__TypeDef.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;          </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#af8d25514079514d38c104402f46470af">  584</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIWDG__TypeDef.html#af8d25514079514d38c104402f46470af">PR</a>;          </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a7015e1046dbd3ea8783b33dc11a69e52">  585</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIWDG__TypeDef.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;         </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  586</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html#a794a46a7a95dca7444f7a797a4f6aa2a">  587</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structIWDG__TypeDef.html#a794a46a7a95dca7444f7a797a4f6aa2a">WINR</a>;        </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>} <a class="code hl_struct" href="structIWDG__TypeDef.html">IWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="foldopen" id="foldopen00593" data-start="{" data-end="};">
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html">  593</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  595</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">  596</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  597</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;         </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  598</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;        </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  599</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a12521d40371a2f123a6834c74f2b2041">  600</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;         </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  601</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">  602</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b">  603</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;          </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#ad21eb922f00d583e80943def27a0f05c">  604</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#ad21eb922f00d583e80943def27a0f05c">RESERVED</a>;    </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structLPTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  605</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structLPTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>} <a class="code hl_struct" href="structLPTIM__TypeDef.html">LPTIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="foldopen" id="foldopen00611" data-start="{" data-end="};">
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html">  611</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>{</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  613</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPKA__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  614</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPKA__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html#aa46ece753867049c7643819478b8330b">  615</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPKA__TypeDef.html#aa46ece753867049c7643819478b8330b">CLRFR</a>;       </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html#a18ad6808dcbcc431fdab773dcb4ee9e1">  616</a></span>  uint32_t  Reserved1[253];  </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="structPKA__TypeDef.html#aa3a73db842e854a325e034b4a38034a4">  617</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[894];    </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>} <a class="code hl_struct" href="structPKA__TypeDef.html">PKA_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="foldopen" id="foldopen00623" data-start="{" data-end="};">
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html">  623</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>{</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  625</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;          </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#afdfa307571967afb1d97943e982b6586">  626</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;          </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">  627</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;          </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aad73b4746976ca75f784db4062482f07">  628</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#aad73b4746976ca75f784db4062482f07">CR4</a>;          </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">  629</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a>;          </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a89623ee198737b29dc0a803310605a83">  630</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a89623ee198737b29dc0a803310605a83">SR2</a>;          </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">  631</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;          </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a0bbbf567fcfbb44116c5ae184dca8b58">  632</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a0bbbf567fcfbb44116c5ae184dca8b58">CR5</a>;          </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aeead890c47f378dffcb852b99d303ee6">  633</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#aeead890c47f378dffcb852b99d303ee6">PUCRA</a>;        </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a2676bf9a592b8a6befd85ae98ea597b0">  634</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a2676bf9a592b8a6befd85ae98ea597b0">PDCRA</a>;        </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#ab72f8959a6bd611677cd4afbe9cf07d9">  635</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#ab72f8959a6bd611677cd4afbe9cf07d9">PUCRB</a>;        </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">  636</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PDCRB</a>;        </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">  637</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PUCRC</a>;        </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a8b419b22309c807ea4e6f1121c1afc12">  638</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a8b419b22309c807ea4e6f1121c1afc12">PDCRC</a>;        </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a9d4fec652de15d2b4ea87fa1b80ec82c">  639</a></span>       uint32_t RESERVED0[8]; </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a83c60692b67555ed20c6ea990698242e">  640</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a83c60692b67555ed20c6ea990698242e">PUCRH</a>;        </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a331f512e0a904c7e356e9ab2a7c1769f">  641</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a331f512e0a904c7e356e9ab2a7c1769f">PDCRH</a>;        </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a005fc2236e87de1efbef0fbd506ab5a1">  642</a></span>       uint32_t RESERVED1[8]; </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aacce4e99fd4d45862a1f81251abf9457">  643</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#aacce4e99fd4d45862a1f81251abf9457">C2CR1</a>;        </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aac08e044942a48e01334e4fa5e56bba3">  644</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#aac08e044942a48e01334e4fa5e56bba3">C2CR3</a>;        </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a5307ccc16bd5ea41c2d7ee3821588e28">  645</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a5307ccc16bd5ea41c2d7ee3821588e28">EXTSCR</a>;       </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#af02167f064f76326d181f4456aa92647">  646</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#af02167f064f76326d181f4456aa92647">SECCFGR</a>;      </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a01da8362dc3687f77323c3e64734d21f">  647</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a01da8362dc3687f77323c3e64734d21f">SUBGHZSPICR</a>;  </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  648</a></span>       uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html#aba7e25109836cea76da27f3aeed47c4a">  649</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structPWR__TypeDef.html#aba7e25109836cea76da27f3aeed47c4a">RSSCMDR</a>;      </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>} <a class="code hl_struct" href="structPWR__TypeDef.html">PWR_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="foldopen" id="foldopen00655" data-start="{" data-end="};">
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html">  655</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>{</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  657</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a056687364a883b087fc5664830563cad">  658</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a056687364a883b087fc5664830563cad">ICSCR</a>;        </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  659</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;         </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ae6ff257862eba6b4b367feea786bf1fd">  660</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;      </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">  661</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;           </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  662</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;           </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a197c5ad92b90b5d78ebb04f072983c14">  663</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a>;         </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">  664</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a>;         </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a543aa341a8ebd0ea0c03b89bf0beceff">  665</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a>;         </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  666</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;           </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a46c20c598e9e12f919f0ea47ebcbc90f">  667</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a>;     </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a78a5aa9dd5694c48a7d8e66888a46450">  668</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a>;     </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a28560c5bfeb45326ea7f2019dba57bea">  669</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a>;     </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af2b40c5e36a5e861490988275499e158">  670</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;           </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a237a692a156e19b3becf8fc97ff0f584">  671</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a237a692a156e19b3becf8fc97ff0f584">APB1RSTR1</a>;    </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a652b0e9556d58102277cd30ae6559382">  672</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a652b0e9556d58102277cd30ae6559382">APB1RSTR2</a>;    </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ab2c5389c9ff4ac188cd498b8f7170968">  673</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;     </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a93996406d26cc7fafe69c7c1f56b27c2">  674</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a93996406d26cc7fafe69c7c1f56b27c2">APB3RSTR</a>;     </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1e9c75b06c99d0611535f38c7b4aa845">  675</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a>;      </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a5e92ed32c33c92e7ebf6919400ad535b">  676</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a>;      </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#acdaa650fcd63730825479f6e8f70d4c0">  677</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a>;      </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">  678</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;           </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a79b5aff2202e70906b3ac0a0e3ecfa98">  679</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a79b5aff2202e70906b3ac0a0e3ecfa98">APB1ENR1</a>;     </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">  680</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">APB1ENR2</a>;     </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#acc7bb47dddd2d94de124f74886d919be">  681</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;      </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a856a6f67bf8f310ec5c6d1bf75521881">  682</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a856a6f67bf8f310ec5c6d1bf75521881">APB3ENR</a>;      </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ad8423b2da6edd95c40655f31a39b5d63">  683</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ad8423b2da6edd95c40655f31a39b5d63">AHB1SMENR</a>;    </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aaf0a001d3f29b6edcc69182a77f8c9a9">  684</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#aaf0a001d3f29b6edcc69182a77f8c9a9">AHB2SMENR</a>;    </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a959e3c2e6f3e6327d47d2f70af1d6922">  685</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a959e3c2e6f3e6327d47d2f70af1d6922">AHB3SMENR</a>;    </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">  686</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a>;           </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#adadeee103cf937f548f7f922eb305e97">  687</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#adadeee103cf937f548f7f922eb305e97">APB1SMENR1</a>;   </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a0b86632e083b14cd70083eb2af0dd29e">  688</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a0b86632e083b14cd70083eb2af0dd29e">APB1SMENR2</a>;   </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a4484a5d1f02025926b62dcc5e0311bb0">  689</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a4484a5d1f02025926b62dcc5e0311bb0">APB2SMENR</a>;    </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a00801d5faa4a35f68199f3cac3847bfb">  690</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a00801d5faa4a35f68199f3cac3847bfb">APB3SMENR</a>;    </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a04dc454e176d50a3a5918b2095880924">  691</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a04dc454e176d50a3a5918b2095880924">CCIPR</a>;        </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a540dca302294444f48c31655a7496a3a">  692</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a>;           </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a0b9a3ced775287c8585a6a61af4b40e9">  693</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;         </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a876dd0a8546697065f406b7543e27af2">  694</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a52a0a0e8dbeba9354c98845e2c8314af">  695</a></span>uint32_t RESERVED7[28];       </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a4825892582e4d544f3874244c4ba84f5">  696</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a4825892582e4d544f3874244c4ba84f5">EXTCFGR</a>;      </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ac800fcc2efbfe3284eee64857074dbee">  697</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8[15]; </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ab2b346b27e669f0ff83ad94abaccf22b">  698</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ab2b346b27e669f0ff83ad94abaccf22b">C2AHB1ENR</a>;   </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1a5e68965cb3e02c2b611eb6bcc2f1bd">  699</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a1a5e68965cb3e02c2b611eb6bcc2f1bd">C2AHB2ENR</a>;   </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a863f87e1dd68ddf388a72e73200cb9a1">  700</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a863f87e1dd68ddf388a72e73200cb9a1">C2AHB3ENR</a>;   </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ad5e6ea0a37a7f654716cd4036ad9d54a">  701</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a>;           </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ae7ec8dbf145ff5aca8ca1615b7a8ab72">  702</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#ae7ec8dbf145ff5aca8ca1615b7a8ab72">C2APB1ENR1</a>;  </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a95eee285ca5d5d52f478c999d3576441">  703</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a95eee285ca5d5d52f478c999d3576441">C2APB1ENR2</a>;  </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a841a7bb4d613adba6ae8a65f3451f14a">  704</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a841a7bb4d613adba6ae8a65f3451f14a">C2APB2ENR</a>;   </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a2952fe1c77d143f96c8a5c97b4c0d3be">  705</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a2952fe1c77d143f96c8a5c97b4c0d3be">C2APB3ENR</a>;   </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#afbf0daf78e1938f18549e9fba27decf3">  706</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#afbf0daf78e1938f18549e9fba27decf3">C2AHB1SMENR</a>; </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a452c6551af910a8fd8892e7e45b20824">  707</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a452c6551af910a8fd8892e7e45b20824">C2AHB2SMENR</a>; </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#adfe8e91573bd68465b9b772e3d46024c">  708</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#adfe8e91573bd68465b9b772e3d46024c">C2AHB3SMENR</a>; </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a7c173f2fa5c4ef64aafebcccaebf05fd">  709</a></span>uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a>;          </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a41222aba7f47f3e85cea55f2af225857">  710</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a41222aba7f47f3e85cea55f2af225857">C2APB1SMENR1</a>;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a3fe12618b6c53aa080ffffa1cab2a594">  711</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a3fe12618b6c53aa080ffffa1cab2a594">C2APB1SMENR2</a>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a14a0dbd0c41659c5f8d901efdc2def02">  712</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#a14a0dbd0c41659c5f8d901efdc2def02">C2APB2SMENR</a>; </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aa24cc8efa24dca7e4ce6f180580c7299">  713</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRCC__TypeDef.html#aa24cc8efa24dca7e4ce6f180580c7299">C2APB3SMENR</a>; </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>} <a class="code hl_struct" href="structRCC__TypeDef.html">RCC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="foldopen" id="foldopen00719" data-start="{" data-end="};">
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html">  719</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>{</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  721</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRNG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;        </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  722</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRNG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;        </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  723</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRNG__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;        </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">  724</a></span>  uint32_t      <a class="code hl_variable" href="structRNG__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>; </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="structRNG__TypeDef.html#a845a96f74eb9e952921091c4c621242e">  725</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRNG__TypeDef.html#a845a96f74eb9e952921091c4c621242e">HTCR</a>;      </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>} <a class="code hl_struct" href="structRNG__TypeDef.html">RNG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group__Peripheral__registers__structures.html#gad20e9db91e94c57a943054850e29af8c">  731</a></span><span class="preprocessor">#define RTC_BACKUP_NB       20u</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group__Peripheral__registers__structures.html#ga7a292396d5855d39672fe4aec8d58c6b">  732</a></span><span class="preprocessor">#define RTC_TAMP_NB         3u</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="foldopen" id="foldopen00737" data-start="{" data-end="};">
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html">  737</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>{</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a63d179b7a36a715dce7203858d3be132">  739</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a63d179b7a36a715dce7203858d3be132">TR</a>;          </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  740</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a8a868e5e76b52ced04c536be3dee08ec">  741</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;         </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a8fec9e122b923822e7f951cd48cf1d47">  742</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a>;        </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  743</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;        </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac5b3c8be61045a304d3076d4714d29f2">  744</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;        </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  745</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">  746</a></span>       uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  747</a></span>       uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a6204786b050eb135fabb15784698e86e">  748</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a6204786b050eb135fabb15784698e86e">WPR</a>;         </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a2ce7c3842792c506635bb87a21588b58">  749</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;        </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a2372c05a6c5508e0a9adada793f68b4f">  750</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;      </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a042059c8b4168681d6aecf30211dd7b8">  751</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;        </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#abeb6fb580a8fd128182aa9ba2738ac2c">  752</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;        </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a1d6c2bc4c067d6a64ef30d16a5925796">  753</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;       </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">  754</a></span>       uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  755</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;      </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a61282fa74cede526af85fd9d20513646">  756</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;    </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a4e513deb9f58a138ad9f317cc5a3555d">  757</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;      </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  758</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;    </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  759</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a524e134cec519206cb41d0545e382978">  760</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a524e134cec519206cb41d0545e382978">MISR</a>;        </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#af2b40c5e36a5e861490988275499e158">  761</a></span>       uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;   </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">  762</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;         </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a352d7134e44ad898333c77f8f7c6ca58">  763</a></span>       uint32_t RESERVED4[4];</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a29273d8714c6f8ffdb39b24bc773bbef">  764</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a29273d8714c6f8ffdb39b24bc773bbef">ALRABINR</a>;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html#a93fcdf23b399bf4cebcdf9fc8fe6c734">  765</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structRTC__TypeDef.html#a93fcdf23b399bf4cebcdf9fc8fe6c734">ALRBBINR</a>;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>} <a class="code hl_struct" href="structRTC__TypeDef.html">RTC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="foldopen" id="foldopen00771" data-start="{" data-end="};">
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html">  771</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>{</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  773</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#afdfa307571967afb1d97943e982b6586">  774</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  775</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  776</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#ace450027b4b33f921dd8edd3425a717c">  777</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;    </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a2cf9dcd9008924334f20f0dc6b57042e">  778</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;   </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#ab4e4328504fd66285df8264d410deefd">  779</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;   </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#aa0c41c8883cb0812d6aaf956c393584b">  780</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;  </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#ab9be89a916ee5904381e10da10e5e8e9">  781</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSPI__TypeDef.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;    </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>} <a class="code hl_struct" href="structSPI__TypeDef.html">SPI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="foldopen" id="foldopen00787" data-start="{" data-end="};">
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html">  787</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>{</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#ab36c409d0a009e3ce5a89ac55d3ff194">  789</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;            </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">  790</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;             </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a52f7bf8003ba69d66a4e86dea6eeab65">  791</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];         </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#ac47be9a014592341e7bf863ae3d6195d">  792</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#ac47be9a014592341e7bf863ae3d6195d">SCSR</a>;              </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  793</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;             </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a3e9b568118f73101acf1006c5d5f10a2">  794</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a3e9b568118f73101acf1006c5d5f10a2">SWPR</a>;              </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a8400cd28474edc58d9a34316039bc125">  795</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a8400cd28474edc58d9a34316039bc125">SKR</a>;               </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#adc4d17bf2bfb08109c400b212d9937f1">  796</a></span>       uint32_t RESERVED1[54];     </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">  797</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">IMR1</a>;              </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">  798</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">IMR2</a>;              </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#ab8efedbc657f99209359fec332f799db">  799</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#ab8efedbc657f99209359fec332f799db">C2IMR1</a>;            </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">  800</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">C2IMR2</a>;            </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#aa49401cdd04299235e52cc1690b353e5">  801</a></span>       uint32_t RESERVED2[62];     </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html#ab8f9a0cca4f3a0c5d7da482f56c534c4">  802</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structSYSCFG__TypeDef.html#ab8f9a0cca4f3a0c5d7da482f56c534c4">RFDCR</a>;             </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>} <a class="code hl_struct" href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="foldopen" id="foldopen00808" data-start="{" data-end="};">
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html">  808</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>{</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  810</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#afdfa307571967afb1d97943e982b6586">  811</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">  812</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;         </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a7b9a396bf60fe92f8ea0713862d9679e">  813</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a7b9a396bf60fe92f8ea0713862d9679e">FLTCR</a>;       </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a57e9d282ea43a7bd8524a41e75cad745">  814</a></span>       uint32_t RESERVED0[7];</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  815</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;         </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  816</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a524e134cec519206cb41d0545e382978">  817</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a524e134cec519206cb41d0545e382978">MISR</a>;        </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">  818</a></span>       uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">  819</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;         </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#aa1ce9ae227146731ccf8ae1bd3fa610d">  820</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#aa1ce9ae227146731ccf8ae1bd3fa610d">COUNTR</a>;      </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#aac80c163c5653bd365c42de3108b6c86">  821</a></span>       uint32_t RESERVED2[47];</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a4808ec597e5a5fefd8a83a9127dd1aec">  822</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;       </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#af85290529fb82acef7c9fcea3718346c">  823</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;       </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  824</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;       </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  825</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;       </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  826</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;       </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ab6bed862c0d0476ff4f89f7b9bf3e130">  827</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;       </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a1d854d2d7f0452f4c90035952b92d2ba">  828</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;       </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">  829</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;       </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ac1085f6aae54b353c30871fe90c59851">  830</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a>;       </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a6c33564df6eaf97400e0457dde9b14ef">  831</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;       </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#aade2881a3e408bfd106b27f78bbbcfc9">  832</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;      </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ac66d5e2d3459cff89794c47dbc8f7228">  833</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;      </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">  834</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;      </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a6ed4c3a0d4588a75078e9f8e376b4d06">  835</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;      </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ac60f13e6619724747e61cfbff55b9fab">  836</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;      </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#afafaddc3a983eb71332b7526d82191ad">  837</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a>;      </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#ad2f2eb2fb4b93e21515b10e920e719b6">  838</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a>;      </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a2842aa523df62f3508316eb3b2e08f4e">  839</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a>;      </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a640ccb2ccfb6316b88c070362dc29339">  840</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a>;      </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="structTAMP__TypeDef.html#a4ec1dd54d976989b7c9e59fb14d974fb">  841</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTAMP__TypeDef.html#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a>;      </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>} <a class="code hl_struct" href="structTAMP__TypeDef.html">TAMP_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="foldopen" id="foldopen00847" data-start="{" data-end="};">
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html">  847</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>{</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  849</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">  850</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  851</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;        </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">  852</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;        </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  853</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">  854</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;         </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">  855</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;       </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a091452256c9a16c33d891f4d32b395bf">  856</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;       </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">  857</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;        </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">  858</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">  859</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;         </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  860</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  861</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">  862</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">  863</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">  864</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">  865</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">  866</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;        </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">  867</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;         </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  868</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;        </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182">  869</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182">OR1</a>;         </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#aeae3f2752306d96164bb0b895aec60da">  870</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#aeae3f2752306d96164bb0b895aec60da">CCMR3</a>;       </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">  871</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>;        </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">  872</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">CCR6</a>;        </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">  873</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>;         </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html#a3d712f76141c5f21d16d3c55ec7d89a0">  874</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structTIM__TypeDef.html#a3d712f76141c5f21d16d3c55ec7d89a0">AF2</a>;         </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>} <a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="foldopen" id="foldopen00880" data-start="{" data-end="};">
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html">  880</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>{</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">  882</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;               </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#afdfa307571967afb1d97943e982b6586">  883</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a>;               </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">  884</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;               </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a092e59d908b2ca112e31047e942340cb">  885</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;               </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a5dd0cb6c861eaf26470f56f451c1edbf">  886</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;              </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#af702fd1614d8606cf715e9f961f2e381">  887</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a>;              </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#aab90d7451f8af4b6e6fd1de6c72d8f22">  888</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a>;               </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">  889</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;               </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">  890</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;               </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a8aa81f5cac584bdef4235fcc7e8fa745">  891</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#a8aa81f5cac584bdef4235fcc7e8fa745">RDR</a>;               </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a40540a209bca9f0e2045a5748e1803da">  892</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#a40540a209bca9f0e2045a5748e1803da">TDR</a>;               </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#af455f54206b36a7cfd7441501adf7535">  893</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structUSART__TypeDef.html#af455f54206b36a7cfd7441501adf7535">PRESC</a>;             </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>} <a class="code hl_struct" href="structUSART__TypeDef.html">USART_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="foldopen" id="foldopen00899" data-start="{" data-end="};">
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="structVREFBUF__TypeDef.html">  899</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>{</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="structVREFBUF__TypeDef.html#a876dd0a8546697065f406b7543e27af2">  901</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structVREFBUF__TypeDef.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="structVREFBUF__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">  902</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structVREFBUF__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>} <a class="code hl_struct" href="structVREFBUF__TypeDef.html">VREFBUF_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="foldopen" id="foldopen00908" data-start="{" data-end="};">
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html">  908</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">  910</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structWWDG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">  911</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structWWDG__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;         </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">  912</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="structWWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>} <a class="code hl_struct" href="structWWDG__TypeDef.html">WWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  923</a></span><span class="preprocessor">#define FLASH_BASE              0x08000000UL   </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab35622770eecff774471844a593176f5">  924</a></span><span class="preprocessor">#define SYSTEM_FLASH_BASE       0x1FFF0000UL   </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  925</a></span><span class="preprocessor">#define SRAM1_BASE              0x20000000UL   </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">  926</a></span><span class="preprocessor">#define SRAM2_BASE              0x20008000UL   </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  927</a></span><span class="preprocessor">#define PERIPH_BASE             0x40000000UL   </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gae69620948dea1b76e0ab7843ab719db7">  929</a></span><span class="preprocessor">#define FLASH_SIZE              (((*((uint32_t *)FLASHSIZE_BASE)) &amp; 0xFFFFU) &lt;&lt; 10U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gacf1c7f7eb345f8e1b617fd1b16320111">  930</a></span><span class="preprocessor">#define SRAM1_SIZE              0x00008000UL   </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad89e757d25db6160b1aedeb58fcdac09">  931</a></span><span class="preprocessor">#define SRAM2_SIZE              0x00008000UL   </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga148a5fd1bea09c76ca35bc65fd878daf">  934</a></span><span class="preprocessor">#define RSSLIB_PFUNC_BASE       (SYSTEM_FLASH_BASE + 0x00003A00UL) </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga19ec3af1dfdd2894a57864e5aa2d650b">  935</a></span><span class="preprocessor">#define OTP_AREA_BASE           (SYSTEM_FLASH_BASE + 0x00007000UL) </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga2136cc3c557ec73c07f981c3d0b89f49">  936</a></span><span class="preprocessor">#define ENGI_BYTES_BASE         (SYSTEM_FLASH_BASE + 0x00007400UL) </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga5ff16ebf3cb918d88d2703d11b4fbd74">  937</a></span><span class="preprocessor">#define OPTION_BYTES_BASE       (SYSTEM_FLASH_BASE + 0x00007800UL) </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">  940</a></span><span class="preprocessor">#define PACKAGE_BASE            (ENGI_BYTES_BASE + 0x00000100UL) </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gabc07c2f08504c1b41274e4e55ae57e25">  941</a></span><span class="preprocessor">#define UID64_BASE              (ENGI_BYTES_BASE + 0x00000180UL) </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  942</a></span><span class="preprocessor">#define UID_BASE                (ENGI_BYTES_BASE + 0x00000190UL) </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  943</a></span><span class="preprocessor">#define FLASHSIZE_BASE          (ENGI_BYTES_BASE + 0x000001E0UL) </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaa3d08477cde132f1f20d1ea5bbf67ac2">  945</a></span><span class="preprocessor">#define SYSTEM_MEMORY_END_ADDR  (0x1FFF6FFFUL)   </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga3a35815d6a2ee963ad77302d5bbf43de">  946</a></span><span class="preprocessor">#define OTP_AREA_END_ADDR       (0x1FFF73FFUL)   </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga095fdca1bad2c8db687b92d5dfa22d04">  947</a></span><span class="preprocessor">#define ENGI_BYTE_END_ADDR      (0x1FFF77FFUL)   </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga64ef48ca8fa11372812dab820cf32b9c">  948</a></span><span class="preprocessor">#define OPTION_BYTE_END_ADDR    (0x1FFF7FFFUL)   </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  951</a></span><span class="preprocessor">#define APB1PERIPH_BASE         PERIPH_BASE</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  952</a></span><span class="preprocessor">#define APB2PERIPH_BASE         (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">  953</a></span><span class="preprocessor">#define AHB1PERIPH_BASE         (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  954</a></span><span class="preprocessor">#define AHB2PERIPH_BASE         (PERIPH_BASE + 0x08000000UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">  955</a></span><span class="preprocessor">#define AHB3PERIPH_BASE         (PERIPH_BASE + 0x18000000UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gabd3b323bd62452ea4ac176bc88ea3ea5">  956</a></span><span class="preprocessor">#define APB3PERIPH_BASE         (PERIPH_BASE + 0x18010000UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  959</a></span><span class="preprocessor">#define TIM2_BASE               (APB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  960</a></span><span class="preprocessor">#define RTC_BASE                (APB1PERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  961</a></span><span class="preprocessor">#define WWDG_BASE               (APB1PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  962</a></span><span class="preprocessor">#define IWDG_BASE               (APB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  963</a></span><span class="preprocessor">#define SPI2_BASE               (APB1PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  964</a></span><span class="preprocessor">#define USART2_BASE             (APB1PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  965</a></span><span class="preprocessor">#define I2C1_BASE               (APB1PERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  966</a></span><span class="preprocessor">#define I2C2_BASE               (APB1PERIPH_BASE + 0x00005800UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">  967</a></span><span class="preprocessor">#define I2C3_BASE               (APB1PERIPH_BASE + 0x00005C00UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  968</a></span><span class="preprocessor">#define DAC_BASE                (APB1PERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">  969</a></span><span class="preprocessor">#define LPTIM1_BASE             (APB1PERIPH_BASE + 0x00007C00UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34">  970</a></span><span class="preprocessor">#define LPUART1_BASE            (APB1PERIPH_BASE + 0x00008000UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga74dc5e8a0008c0e16598591753b71b17">  971</a></span><span class="preprocessor">#define LPTIM2_BASE             (APB1PERIPH_BASE + 0x00009400UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga5cd6c66f06ccfbce4fe7d28d1839a23d">  972</a></span><span class="preprocessor">#define LPTIM3_BASE             (APB1PERIPH_BASE + 0x00009800UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab6c536f4e63f5f710948483a0ed95e0d">  973</a></span><span class="preprocessor">#define TAMP_BASE               (APB1PERIPH_BASE + 0x0000B000UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  976</a></span><span class="preprocessor">#define SYSCFG_BASE             (APB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga206fcc501d1ab876346acc1a922f8dbe">  977</a></span><span class="preprocessor">#define VREFBUF_BASE            (APB2PERIPH_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">  978</a></span><span class="preprocessor">#define COMP1_BASE              (APB2PERIPH_BASE + 0x00000200UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">  979</a></span><span class="preprocessor">#define COMP2_BASE              (APB2PERIPH_BASE + 0x00000204UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">  980</a></span><span class="preprocessor">#define ADC_BASE                (APB2PERIPH_BASE + 0x00002400UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9492043c7185155e1faf075a5c6dd671">  981</a></span><span class="preprocessor">#define ADC_COMMON_BASE         (APB2PERIPH_BASE + 0x00002708UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">  982</a></span><span class="preprocessor">#define TIM1_BASE               (APB2PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  983</a></span><span class="preprocessor">#define SPI1_BASE               (APB2PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  984</a></span><span class="preprocessor">#define USART1_BASE             (APB2PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">  985</a></span><span class="preprocessor">#define TIM16_BASE              (APB2PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">  986</a></span><span class="preprocessor">#define TIM17_BASE              (APB2PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  989</a></span><span class="preprocessor">#define DMA1_BASE               (AHB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">  990</a></span><span class="preprocessor">#define DMA2_BASE               (AHB1PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">  991</a></span><span class="preprocessor">#define DMAMUX1_BASE            (AHB1PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  992</a></span><span class="preprocessor">#define CRC_BASE                (AHB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  994</a></span><span class="preprocessor">#define DMA1_Channel1_BASE       (DMA1_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  995</a></span><span class="preprocessor">#define DMA1_Channel2_BASE       (DMA1_BASE + 0x0000001CUL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  996</a></span><span class="preprocessor">#define DMA1_Channel3_BASE       (DMA1_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  997</a></span><span class="preprocessor">#define DMA1_Channel4_BASE       (DMA1_BASE + 0x00000044UL)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  998</a></span><span class="preprocessor">#define DMA1_Channel5_BASE       (DMA1_BASE + 0x00000058UL)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  999</a></span><span class="preprocessor">#define DMA1_Channel6_BASE       (DMA1_BASE + 0x0000006CUL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c"> 1000</a></span><span class="preprocessor">#define DMA1_Channel7_BASE       (DMA1_BASE + 0x00000080UL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b"> 1002</a></span><span class="preprocessor">#define DMA2_Channel1_BASE       (DMA2_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c"> 1003</a></span><span class="preprocessor">#define DMA2_Channel2_BASE       (DMA2_BASE + 0x0000001CUL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c"> 1004</a></span><span class="preprocessor">#define DMA2_Channel3_BASE       (DMA2_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee"> 1005</a></span><span class="preprocessor">#define DMA2_Channel4_BASE       (DMA2_BASE + 0x00000044UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1"> 1006</a></span><span class="preprocessor">#define DMA2_Channel5_BASE       (DMA2_BASE + 0x00000058UL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gae8888e635a33f196f414145b0e2b858d"> 1007</a></span><span class="preprocessor">#define DMA2_Channel6_BASE       (DMA2_BASE + 0x0000006CUL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga1e48711c9b40cf50ac47b1e17c787807"> 1008</a></span><span class="preprocessor">#define DMA2_Channel7_BASE       (DMA2_BASE + 0x00000080UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaccfb10abd55a74b368b4c96c230808f5"> 1010</a></span><span class="preprocessor">#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaea698d2efb0595ed32e748f28eba3f3a"> 1011</a></span><span class="preprocessor">#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4656629781ee3e6dd45c96e960ee2107"> 1012</a></span><span class="preprocessor">#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad1af2c5629d0bdd1bbb3c13724c4a299"> 1013</a></span><span class="preprocessor">#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga1d951becb3cfb504959d4044a7b9d058"> 1014</a></span><span class="preprocessor">#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gacb77d1d51186e22ac2614d6c54483060"> 1015</a></span><span class="preprocessor">#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gae4d818de4c042e8e3e31899e7d3d953c"> 1016</a></span><span class="preprocessor">#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga38225a2055253723093e66e32a25e00c"> 1017</a></span><span class="preprocessor">#define DMAMUX1_Channel7_BASE    (DMAMUX1_BASE + 0x0000001CUL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4f3d7c0ebfb1d798029a9a7f0f11618d"> 1018</a></span><span class="preprocessor">#define DMAMUX1_Channel8_BASE    (DMAMUX1_BASE + 0x00000020UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga29c77dd6518f0a81a48b9fa8d2ffb2a2"> 1019</a></span><span class="preprocessor">#define DMAMUX1_Channel9_BASE    (DMAMUX1_BASE + 0x00000024UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaa01fa040ab8f318cbb4a8bb7af3d64d1"> 1020</a></span><span class="preprocessor">#define DMAMUX1_Channel10_BASE   (DMAMUX1_BASE + 0x00000028UL)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga821608a69113372c11d663c8b4f21fe9"> 1021</a></span><span class="preprocessor">#define DMAMUX1_Channel11_BASE   (DMAMUX1_BASE + 0x0000002CUL)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaec2fe991014b9c95da15b86817ebdb72"> 1022</a></span><span class="preprocessor">#define DMAMUX1_Channel12_BASE   (DMAMUX1_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga6703a28691162df4df5aefab041ef706"> 1023</a></span><span class="preprocessor">#define DMAMUX1_Channel13_BASE   (DMAMUX1_BASE + 0x00000034UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4a6cd371ee5ca30425ba4670566910f7"> 1025</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gae504e59cfd5eaf11893a1e70a8c99447"> 1026</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac7a406e4df5814aebf7a241f2f8695c0"> 1027</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaf6bfb649f38140a0b8b845a57b7ff867"> 1028</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga1c159f60f321afdf7871dbe5a13a33c6"> 1030</a></span><span class="preprocessor">#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga657882d8c743486033ac4d766d7c782e"> 1031</a></span><span class="preprocessor">#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19"> 1034</a></span><span class="preprocessor">#define IOPORT_BASE             (AHB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1035</a></span><span class="preprocessor">#define GPIOA_BASE              (IOPORT_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 1036</a></span><span class="preprocessor">#define GPIOB_BASE              (IOPORT_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 1037</a></span><span class="preprocessor">#define GPIOC_BASE              (IOPORT_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608"> 1038</a></span><span class="preprocessor">#define GPIOH_BASE              (IOPORT_BASE + 0x00001C00UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a"> 1041</a></span><span class="preprocessor">#define PWR_BASE                (AHB3PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061"> 1042</a></span><span class="preprocessor">#define EXTI_BASE               (AHB3PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga72f043283fdab6151718bdb9a5adf163"> 1043</a></span><span class="preprocessor">#define IPCC_BASE               (AHB3PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d"> 1044</a></span><span class="preprocessor">#define RCC_BASE                (AHB3PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c"> 1045</a></span><span class="preprocessor">#define RNG_BASE                (AHB3PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga9e052bfbb418ce4602669e714acd0c78"> 1046</a></span><span class="preprocessor">#define HSEM_BASE               (AHB3PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf"> 1047</a></span><span class="preprocessor">#define AES_BASE                (AHB3PERIPH_BASE + 0x00001800UL)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga7399e83ebf73f4bb138963d04eb9e2bc"> 1048</a></span><span class="preprocessor">#define PKA_BASE                (AHB3PERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga8311d9a635d57a643676ca37bf461dd3"> 1049</a></span><span class="preprocessor">#define FLASH_REG_BASE          (AHB3PERIPH_BASE + 0x00004000UL)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#gaee52ff501f1597677d8b5bae1e366b79"> 1050</a></span><span class="preprocessor">#define GTZC_TZSC_BASE          (AHB3PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4a35a8d3629e4520a391715d23b1ba34"> 1051</a></span><span class="preprocessor">#define GTZC_TZIC_BASE          (AHB3PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga5b6f2197329ce798974feb54043f53c7"> 1054</a></span><span class="preprocessor">#define SUBGHZSPI_BASE          (APB3PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 1059</a></span><span class="preprocessor">#define DBGMCU_BASE             (0xE0042000UL)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">/* Peripherals available on APB1 bus */</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 1071</a></span><span class="preprocessor">#define TIM2                    ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 1072</a></span><span class="preprocessor">#define IWDG                    ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 1073</a></span><span class="preprocessor">#define WWDG                    ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 1074</a></span><span class="preprocessor">#define DAC                     ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a"> 1075</a></span><span class="preprocessor">#define LPTIM1                  ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga43f2e57fca0162644dc98f485da13ce6"> 1076</a></span><span class="preprocessor">#define LPTIM2                  ((LPTIM_TypeDef *) LPTIM2_BASE)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaec5cb56d1bbc188449989449990ab38d"> 1077</a></span><span class="preprocessor">#define LPTIM3                  ((LPTIM_TypeDef *) LPTIM3_BASE)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 1078</a></span><span class="preprocessor">#define RTC                     ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 1079</a></span><span class="preprocessor">#define SPI2                    ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1080</a></span><span class="preprocessor">#define I2C1                    ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 1081</a></span><span class="preprocessor">#define I2C2                    ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda"> 1082</a></span><span class="preprocessor">#define I2C3                    ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gad3c4110792684d6735dab4cd8d25d5e6"> 1083</a></span><span class="preprocessor">#define TAMP                    ((TAMP_TypeDef *) TAMP_BASE)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 1084</a></span><span class="preprocessor">#define USART2                  ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 1085</a></span><span class="preprocessor">#define LPUART1                 ((USART_TypeDef *) LPUART1_BASE)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/* Peripherals available on APB2 bus */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 1088</a></span><span class="preprocessor">#define SYSCFG                  ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga1446a32e57e1b1cfa1683494561a5b2f"> 1089</a></span><span class="preprocessor">#define VREFBUF                 ((VREFBUF_TypeDef *) VREFBUF_BASE)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b"> 1090</a></span><span class="preprocessor">#define COMP1                   ((COMP_TypeDef *) COMP1_BASE)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b"> 1091</a></span><span class="preprocessor">#define COMP2                   ((COMP_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f"> 1092</a></span><span class="preprocessor">#define COMP12_COMMON           ((COMP_Common_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 1093</a></span><span class="preprocessor">#define TIM1                    ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 1094</a></span><span class="preprocessor">#define SPI1                    ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea"> 1095</a></span><span class="preprocessor">#define ADC                     ((ADC_TypeDef *) ADC_BASE)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga435a3a89417f788d4d23f161c01bda5f"> 1096</a></span><span class="preprocessor">#define ADC_COMMON              ((ADC_Common_TypeDef *) ADC_COMMON_BASE)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d"> 1097</a></span><span class="preprocessor">#define TIM16                   ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab"> 1098</a></span><span class="preprocessor">#define TIM17                   ((TIM_TypeDef *) TIM17_BASE)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 1099</a></span><span class="preprocessor">#define USART1                  ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">/* Peripherals available on AHB1 bus */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 1102</a></span><span class="preprocessor">#define DMA1                    ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a"> 1103</a></span><span class="preprocessor">#define DMA1_Channel1           ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949"> 1104</a></span><span class="preprocessor">#define DMA1_Channel2           ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0"> 1105</a></span><span class="preprocessor">#define DMA1_Channel3           ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a"> 1106</a></span><span class="preprocessor">#define DMA1_Channel4           ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff"> 1107</a></span><span class="preprocessor">#define DMA1_Channel5           ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8"> 1108</a></span><span class="preprocessor">#define DMA1_Channel6           ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3"> 1109</a></span><span class="preprocessor">#define DMA1_Channel7           ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 1111</a></span><span class="preprocessor">#define DMA2                    ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8"> 1112</a></span><span class="preprocessor">#define DMA2_Channel1           ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24"> 1113</a></span><span class="preprocessor">#define DMA2_Channel2           ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb"> 1114</a></span><span class="preprocessor">#define DMA2_Channel3           ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12"> 1115</a></span><span class="preprocessor">#define DMA2_Channel4           ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750"> 1116</a></span><span class="preprocessor">#define DMA2_Channel5           ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga74a1cc88faa12064831fb58fe3fd4fd3"> 1117</a></span><span class="preprocessor">#define DMA2_Channel6           ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gafe0f69ba23ce944272e7197490479ddb"> 1118</a></span><span class="preprocessor">#define DMA2_Channel7           ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gacdd9451393b5f43783b46b8e5ca54a22"> 1120</a></span><span class="preprocessor">#define DMAMUX1                 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4"> 1121</a></span><span class="preprocessor">#define DMAMUX1_Channel0        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gadadd8a5c0cf583d6416a3932b3445c08"> 1122</a></span><span class="preprocessor">#define DMAMUX1_Channel1        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gacff7c36abeb207a583b7941a83d3c5c6"> 1123</a></span><span class="preprocessor">#define DMAMUX1_Channel2        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaad984a052e01de77e5f34675c432eeaa"> 1124</a></span><span class="preprocessor">#define DMAMUX1_Channel3        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaa61ad2c7671da23901e0e608a2afe602"> 1125</a></span><span class="preprocessor">#define DMAMUX1_Channel4        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga78334be34430180aad55371ed13c72e2"> 1126</a></span><span class="preprocessor">#define DMAMUX1_Channel5        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf441cef1c7258d5a12d2651b76bc48b9"> 1127</a></span><span class="preprocessor">#define DMAMUX1_Channel6        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga69ff0ff07eb8075872d9ff8dcad68dc7"> 1128</a></span><span class="preprocessor">#define DMAMUX1_Channel7        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga29fb28f3d90e2c13003e5d585e95b4e8"> 1129</a></span><span class="preprocessor">#define DMAMUX1_Channel8        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga07a529ccb51fd00980bb4ac4ff2908c6"> 1130</a></span><span class="preprocessor">#define DMAMUX1_Channel9        ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga37cc369f673843e4fc67d109e3c1f59a"> 1131</a></span><span class="preprocessor">#define DMAMUX1_Channel10       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga9c963235ceb229ecdb6a2ccb99af0651"> 1132</a></span><span class="preprocessor">#define DMAMUX1_Channel11       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga83dac4fb064b7e864da490b149510f2c"> 1133</a></span><span class="preprocessor">#define DMAMUX1_Channel12       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gacb233f5ce25db8624100fcfde2b973bb"> 1134</a></span><span class="preprocessor">#define DMAMUX1_Channel13       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga7f2de783aee1e5411ae43f2e59dc49d6"> 1136</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga83e88aa28c950544c6ebf1abb20c373d"> 1137</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga1450a8de2768f65e97bf6df9d4cecb4a"> 1138</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga8a66bf5b6f1c6303f622ab091dcce796"> 1139</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaa3bf9725a03595373c83946d3666174a"> 1141</a></span><span class="preprocessor">#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga6c9a2e5335db4ae71ef7c2536fcf97b3"> 1142</a></span><span class="preprocessor">#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 1144</a></span><span class="preprocessor">#define CRC                     ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">/* Peripherals available on AHB2 bus */</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 1147</a></span><span class="preprocessor">#define GPIOA                   ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1148</a></span><span class="preprocessor">#define GPIOB                   ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 1149</a></span><span class="preprocessor">#define GPIOC                   ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 1150</a></span><span class="preprocessor">#define GPIOH                   ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/* Peripherals available on AH3 bus */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga5412ac9ff64f4ab68c289a0da739eaef"> 1153</a></span><span class="preprocessor">#define AES                     ((AES_TypeDef *) AES_BASE)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 1155</a></span><span class="preprocessor">#define EXTI                    ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga3cf4a942a0f57a11ab00e32fa4056a86"> 1156</a></span><span class="preprocessor">#define IPCC                    ((IPCC_TypeDef *) IPCC_BASE)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga84373f4102fac9867ef4502dd1e51da6"> 1157</a></span><span class="preprocessor">#define IPCC_C1                 ((IPCC_CommonTypeDef *) IPCC_BASE)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga4b95c5f87931d83a2a6cf8d41e627bd7"> 1158</a></span><span class="preprocessor">#define IPCC_C2                 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U))</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 1159</a></span><span class="preprocessor">#define RCC                     ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 1160</a></span><span class="preprocessor">#define PWR                     ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f"> 1161</a></span><span class="preprocessor">#define RNG                     ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaede09ab1497537af0a0ec19da6d5e5be"> 1162</a></span><span class="preprocessor">#define HSEM                    ((HSEM_TypeDef *) HSEM_BASE)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define HSEM_COMMON             ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x110U))</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaed3d1a19416a1229032480d71c32398a"> 1166</a></span><span class="preprocessor">#define HSEM_COMMON             ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U))</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga1a9e163bcec0f01c07cc900db2a85642"> 1168</a></span><span class="preprocessor">#define PKA                     ((PKA_TypeDef *) PKA_BASE)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 1169</a></span><span class="preprocessor">#define FLASH                   ((FLASH_TypeDef *) FLASH_REG_BASE)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf62df81298d4766de5e0524d112eed67"> 1170</a></span><span class="preprocessor">#define GTZC_TZSC               ((GTZC_TZSC_TypeDef *) GTZC_TZSC_BASE)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#gaf31b243788cdeb832318f5faf20e8acb"> 1171</a></span><span class="preprocessor">#define GTZC_TZIC               ((GTZC_TZIC_TypeDef *) GTZC_TZIC_BASE)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/* Peripherals available on APB3 bus */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga0b2c09e52de41b2ddeec0e1d7830ce70"> 1174</a></span><span class="preprocessor">#define SUBGHZSPI               ((SPI_TypeDef *) SUBGHZSPI_BASE)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">/* Peripherals available on CPU1 external PPB bus */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group__Peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 1179</a></span><span class="preprocessor">#define DBGMCU                  ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group__Hardware__Constant__Definition.html#gab9ea77371b070034ca2a56381a7e9de7"> 1193</a></span><span class="preprocessor">#define LSI_STARTUP_TIME 130U </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">/********************  Bit definition for ADC_ISR register  *******************/</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad19c4fef6f7378b0add98d47391bb9cd"> 1213</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Pos              (0U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd"> 1214</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)            </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8"> 1215</a></span><span class="preprocessor">#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad6d6d7f86820ba6a5601ce928859372"> 1216</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Pos              (1U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0aca01f1e94e9cb20a24476342581e4b"> 1217</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Msk              (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)            </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e8d87957a25e701a13575d635628d11"> 1218</a></span><span class="preprocessor">#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0383b50a0b7c34b07143b4babf541f4a"> 1219</a></span><span class="preprocessor">#define ADC_ISR_EOC_Pos                (2U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d3a1b6e32741acec254760c4114270a"> 1220</a></span><span class="preprocessor">#define ADC_ISR_EOC_Msk                (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)              </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga949681e78b978c1ccd680f11137a1550"> 1221</a></span><span class="preprocessor">#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2abd0a8f62130cb6ad98665158cfd5c"> 1222</a></span><span class="preprocessor">#define ADC_ISR_EOS_Pos                (3U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b497e9260ad2be98c5ce124848a58d9"> 1223</a></span><span class="preprocessor">#define ADC_ISR_EOS_Msk                (0x1UL &lt;&lt; ADC_ISR_EOS_Pos)              </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56b6edb70e1c04c5e03a935d2c945f50"> 1224</a></span><span class="preprocessor">#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4"> 1225</a></span><span class="preprocessor">#define ADC_ISR_OVR_Pos                (4U)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0b28033954399020afcf36b016cc081"> 1226</a></span><span class="preprocessor">#define ADC_ISR_OVR_Msk                (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)              </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66f58970a53712eed20aaac04c6a6f61"> 1227</a></span><span class="preprocessor">#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb"> 1228</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Pos               (7U)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga047f1bb1d356fbb1398c15601b82fa18"> 1229</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD1_Pos)             </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83a11e5b28a1002826ef26b0b272b239"> 1230</a></span><span class="preprocessor">#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a97bdc9663ce09aec4255a0b195293d"> 1231</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Pos               (8U)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga771937d2ff2945e987accaa8fb76fa1f"> 1232</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)             </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914b7e03179cd60a8f24b3779b6bb696"> 1233</a></span><span class="preprocessor">#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6800606914bab819905dd54bb7132928"> 1234</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Pos               (9U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5"> 1235</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)             </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f"> 1236</a></span><span class="preprocessor">#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d"> 1237</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Pos              (11U)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4afa449f0271f892a4aca29982b00942"> 1238</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Msk              (0x1UL &lt;&lt; ADC_ISR_EOCAL_Pos)            </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2ef7277f6218ee3af4df1d57658031d"> 1239</a></span><span class="preprocessor">#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc2e31fedfc41546232aa839dfc7af67"> 1240</a></span><span class="preprocessor">#define ADC_ISR_CCRDY_Pos              (13U)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad17078bd7c7df4cc1cb5efef0b0faff0"> 1241</a></span><span class="preprocessor">#define ADC_ISR_CCRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_CCRDY_Pos)            </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbe035d79db441a2919bea151661724e"> 1242</a></span><span class="preprocessor">#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">/********************  Bit definition for ADC_IER register  *******************/</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeccda127223b6b216f423d43b9467c3a"> 1245</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Pos            (0U)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae81c5b62b488d346911cb6865b767cd6"> 1246</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)          </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b"> 1247</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38b4712f97cc8cb749debb6ecb09c69c"> 1248</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Pos            (1U)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31989175e19559ccda01b8632318e2f8"> 1249</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)          </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe38c621f1e8239fefbb8585911d2138"> 1250</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada2e1b245365e1e24c2e7659a0b6f65c"> 1251</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Pos              (2U)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5a189c99834bf55784fd4b7b69e9687"> 1252</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)            </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga367429f3a07068668ffefd84c7c60985"> 1253</a></span><span class="preprocessor">#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50"> 1254</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Pos              (3U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54252f722bf811578202880a17727763"> 1255</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)            </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d"> 1256</a></span><span class="preprocessor">#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9"> 1257</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Pos              (4U)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabea659e540b09e6ac3e70ed7b561a7a4"> 1258</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Msk              (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)            </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga150e154d48f6069e324aa642ec30f107"> 1259</a></span><span class="preprocessor">#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f24b791120130865b6bd81bb051350c"> 1260</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Pos             (7U)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4"> 1261</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)           </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e70aa6f498afb91d459327c314c8f69"> 1262</a></span><span class="preprocessor">#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45fad178efb22e7bde70bed64dbc640f"> 1263</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Pos             (8U)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac45dadf4a4296fb104abee0021d2714a"> 1264</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)           </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40598e8fe688a7da26a4f2f111a549f3"> 1265</a></span><span class="preprocessor">#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1007214aed4912e62c43ca0efc2d55d"> 1266</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Pos             (9U)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08b0519f34f03103db638cd3ca92fd26"> 1267</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)           </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2737968030d4fe33a440231316f5407c"> 1268</a></span><span class="preprocessor">#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd9176efed35adfa1e8da1f2360def0b"> 1269</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Pos            (11U)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecbfc233719ee59bdc4f563a8e7080e0"> 1270</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOCALIE_Pos)          </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb"> 1271</a></span><span class="preprocessor">#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2f78f5315ee2d63c4ca734e85d59e49"> 1272</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE_Pos            (13U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae93505b703e8f92e1edc4bc8bfe4a7e3"> 1273</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_CCRDYIE_Pos)          </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ef815c52e9a597a5269a1831ad59d52"> 1274</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gababb1708515c068f7551691c855032e1"> 1277</a></span><span class="preprocessor">#define ADC_CR_ADEN_Pos                (0U)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d"> 1278</a></span><span class="preprocessor">#define ADC_CR_ADEN_Msk                (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)              </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26fe09dfd6969dd95591942e80cc3d2b"> 1279</a></span><span class="preprocessor">#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fd40135f101178cb34f7b44cfa70d20"> 1280</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Pos               (1U)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga502e95251db602e283746c432535f335"> 1281</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Msk               (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)             </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99494f414a25f32a5f00ea39ea2150a"> 1282</a></span><span class="preprocessor">#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181"> 1283</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Pos             (2U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga953c154b7b2b18679ed80a7839c908f3"> 1284</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Msk             (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)           </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25021284fb6bfad3e8448edc6ef81218"> 1285</a></span><span class="preprocessor">#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81"> 1286</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Pos               (4U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8"> 1287</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Msk               (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)             </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56c924ba75bdb8b75aa9130b75effbe5"> 1288</a></span><span class="preprocessor">#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ca6812db3fec59db7d200ac442f083e"> 1289</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Pos            (28U)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f"> 1290</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Msk            (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)          </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5be7ae16a57665a53f3efce3f8aeb493"> 1291</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4930e9200637ddd5530b0b56f7667874"> 1292</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Pos               (31U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e9eb7e1a024259251ac752a6a7b4279"> 1293</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Msk               (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)             </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87c66f671af3241a20d7dfa2a048b40a"> 1294</a></span><span class="preprocessor">#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">/********************  Bit definition for ADC_CFGR1 register  *****************/</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf353641c15a19c5580ba68b903a17ce9"> 1297</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos            (0U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a"> 1298</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk            (0x1UL &lt;&lt; ADC_CFGR1_DMAEN_Pos)          </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1466dacc8afdc2a11ed1d10720834c0f"> 1299</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2836d6591db0cae6a1e93358b452b0fc"> 1300</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos           (1U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20a2d12984ea98654c3ba5ee3dbde924"> 1301</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk           (0x1UL &lt;&lt; ADC_CFGR1_DMACFG_Pos)         </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab698a32d964b2c094ba4d42931c21068"> 1302</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc34a24052ed0a9419951c5f80223bcc"> 1304</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos          (2U)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga414db6f840ab53499a7ccca07ea07bec"> 1305</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk          (0x1UL &lt;&lt; ADC_CFGR1_SCANDIR_Pos)        </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga138c4d67e5735326ffc922409f3fc8f4"> 1306</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga981ff45e8474ae53e42ef2858887d25e"> 1308</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Pos              (3U)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa236546999710afa33d9210b96723489"> 1309</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Msk              (0x3UL &lt;&lt; ADC_CFGR1_RES_Pos)            </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d5676c559f66561a86e6236ba803f98"> 1310</a></span><span class="preprocessor">#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa09ba21ff2817d7633982748c7afe8ff"> 1311</a></span><span class="preprocessor">#define ADC_CFGR1_RES_0                (0x1UL &lt;&lt; ADC_CFGR1_RES_Pos)            </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3540c4cec0b318ccc71dfa1317b4f659"> 1312</a></span><span class="preprocessor">#define ADC_CFGR1_RES_1                (0x2UL &lt;&lt; ADC_CFGR1_RES_Pos)            </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf10e4fc871ad35c69f3ca9c16934d46"> 1314</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos            (5U)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b"> 1315</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk            (0x1UL &lt;&lt; ADC_CFGR1_ALIGN_Pos)          </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d91913f0fe8acb7a07de52505a1fa7"> 1316</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad"> 1318</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos           (6U)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee"> 1319</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk           (0x7UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01460f832e7bd04e150f86425aa922dd"> 1320</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb"> 1321</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_0             (0x1UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd08752ec8996d12b0dbf1b555f4a67f"> 1322</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_1             (0x2UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d"> 1323</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_2             (0x4UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f7343627bda8eba05a3a91813e81912"> 1325</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos            (10U)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17d8e6d4b42e73e1d753b1340dc76499"> 1326</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk            (0x3UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc48e957d935d791a767c763b9225832"> 1327</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7bd587c78699a50b76f5e33f867285c2"> 1328</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_0              (0x1UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf280aa8043f44ba5af39f6d9381169a1"> 1329</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_1              (0x2UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06f77aa2a6bf622f0da6787ce30524b3"> 1331</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos           (12U)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3"> 1332</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk           (0x1UL &lt;&lt; ADC_CFGR1_OVRMOD_Pos)         </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbd980c2b24383afb370bfe69860064f"> 1333</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72d526f71d005912ada748371aec6843"> 1334</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Pos             (13U)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599ae2f682f21f719d888080fee9fdc0"> 1335</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Msk             (0x1UL &lt;&lt; ADC_CFGR1_CONT_Pos)           </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2"> 1336</a></span><span class="preprocessor">#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29d73b0d6253711bbe135364a80db887"> 1337</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Pos             (14U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea3149a99b68b2ac694e1875a74e312e"> 1338</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Msk             (0x1UL &lt;&lt; ADC_CFGR1_WAIT_Pos)           </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fe986e2a65282b01053839f8c0877a3"> 1339</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4"> 1340</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos           (15U)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga224daf2e65e108b177316de51f1c4128"> 1341</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk           (0x1UL &lt;&lt; ADC_CFGR1_AUTOFF_Pos)         </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ff56271bc473179a89b075fda664512"> 1342</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1790fef0e8babfe323926e319ddd2383"> 1343</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos           (16U)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdbef648fff668b8ef05c1f4453fbc26"> 1344</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk           (0x1UL &lt;&lt; ADC_CFGR1_DISCEN_Pos)         </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae26a4779335193192049e1d58e3b2718"> 1345</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e384278bd5f46638e42f9c7c2eb3656"> 1346</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD_Pos        (21U)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89c98ee6bb5ca54a9df0d59c7328699b"> 1347</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL &lt;&lt; ADC_CFGR1_CHSELRMOD_Pos)      </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b734cd2a8fc8b538e21c54d2d147588"> 1348</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70661171b8f495104da9615b59bc262b"> 1350</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Pos          (22U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bfc565e78991b785ab151925d49983e"> 1351</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)        </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga697af08860622dd7b88c9d3038456ba5"> 1352</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6c739291479827235c77f00b5245703"> 1353</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN_Pos           (23U)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf44dced71b82895b090a7fb69ebe2caf"> 1354</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN_Msk           (0x1UL &lt;&lt; ADC_CFGR1_AWD1EN_Pos)         </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9773f646ed95db8219dc935e15bffa5"> 1355</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd8a98a582609586d0ab71205ac9d6fb"> 1357</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_Pos           (26U)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39dac7fe90fe780d6751f0ba461df49b"> 1358</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad806d97ed9f53a934977b9cf445358c2"> 1359</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c83c3b6679def98fbf913d63349fb3b"> 1360</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_0             (0x01UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1ba31e1f4b86c28064b65207c93aebb"> 1361</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_1             (0x02UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa17bc65dbcb2831367b0ba9ae576d399"> 1362</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_2             (0x04UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de"> 1363</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_3             (0x08UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8bcca7b89fce298d3556714882f6e78"> 1364</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_4             (0x10UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">/********************  Bit definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10"> 1367</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Pos             (0U)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae927e335f0655f62963701c2e6b3e1b7"> 1368</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Msk             (0x1UL &lt;&lt; ADC_CFGR2_OVSE_Pos)           </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a"> 1369</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e03d88430168d2fdbda12af0d85c488"> 1371</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Pos             (2U)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga358b949245609b1918fd76353adfe723"> 1372</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Msk             (0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be"> 1373</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94"> 1374</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01"> 1375</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a80cacb01dd07755248ff3dae0874d"> 1376</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8"> 1378</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Pos             (5U)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d"> 1379</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Msk             (0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga614603a6e2355d6e99a0f4349cf61ba8"> 1380</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38e1712d2987a07d2528fd206ec954f4"> 1381</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3"> 1382</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42d6903b72afd52ffc65a95f94a8b248"> 1383</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54cd1d224d98b9396e1f037715639c7f"> 1384</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_3               (0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce5c038e6108763bd5b19c63cf701be"> 1386</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Pos             (9U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad44529c7fb88fa7b386b36a765c662ba"> 1387</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Msk             (0x1UL &lt;&lt; ADC_CFGR2_TOVS_Pos)           </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabccbaa9e3439cfaffa47678e11f403a6"> 1388</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4c94a0bbd139cde02c941c9b6c319ec"> 1390</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG_Pos           (29U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f83ccd902e8529373beb73f0e87509"> 1391</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG_Msk           (0x1UL &lt;&lt; ADC_CFGR2_LFTRIG_Pos)         </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab72f7bcc4fcd0dadb2535c4511f7543c"> 1392</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24f73124957abb109ed3bc1d8360aac3"> 1394</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos           (30U)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53371bbd6f4a55732ba953e91cb83e0c"> 1395</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk           (0x3UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5821334c58af9ea7fa1205c1459f5a3a"> 1396</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd8d90fdb7639030c0816d24f27cad4b"> 1397</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_1             (0x2UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8603cb9fe211cb7cda8b29049dcde908"> 1398</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_0             (0x1UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">/********************  Bit definition for ADC_SMPR register  ******************/</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41057e94b6b486be37588a1ca3f77a0d"> 1401</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_Pos              (0U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad03980a9f04b23a9877202e1233f4458"> 1402</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_Msk              (0x7UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga270278a16f7de9d31f3dc6fd2b75d3e8"> 1403</a></span><span class="preprocessor">#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50e9986858ee9dda63b5878bb9f38b9e"> 1404</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_0                (0x1UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa052848610852831aea3ceff067e2444"> 1405</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_1                (0x2UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f633c00e773a9b3f4eff46f814b9405"> 1406</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_2                (0x4UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6"> 1408</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_Pos              (4U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga600f0a23a1f743f416d2ee164da88b50"> 1409</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_Msk              (0x7UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga072a59d72169522f5ed3f0bfc89c0c6d"> 1410</a></span><span class="preprocessor">#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga383a8f94dffc417e2ce1e37a4caba60a"> 1411</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_0                (0x1UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98f6e28d3c786eda0b4330c5bf6d7d29"> 1412</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_1                (0x2UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e58592e8532faa30f50b6ea794f0b20"> 1413</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_2                (0x4UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1a53aa3876d7196cde602673094bb5d"> 1415</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL_Pos            (8U)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4eaca58ead0a93abe9a83c0306d92a3d"> 1416</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL_Msk            (0x3FFFFUL &lt;&lt; ADC_SMPR_SMPSEL_Pos)      </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066fc358907b789a177540db9be1adbc"> 1417</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaca05c8c3c24611cd48d438af661bfb5"> 1418</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0_Pos           (8U)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf327b8a7f5c9b09e99cca8b69915f74"> 1419</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL0_Pos)         </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6a7afce171d47d934e3ba4c184930ed"> 1420</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67b37036d5bac13f572af9f5f42f179a"> 1421</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1_Pos           (9U)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5d82acb900897b0d465bfd3b1e55fff"> 1422</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL1_Pos)         </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07f416ec0e6f348757d0dd252b634377"> 1423</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa5c89830719bb6ac7203e17cf1f88b5"> 1424</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2_Pos           (10U)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2599d9f34392c541baea2d7891267a6"> 1425</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL2_Pos)         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8380d6152ddd577db418e63e4cd13048"> 1426</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07db4b23be3781dacce0658cdd5156a7"> 1427</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3_Pos           (11U)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0b8c1f8f98c5287fe2701f5a79f31f9"> 1428</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL3_Pos)         </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd03523c1a292bb486ade83437dc6dcc"> 1429</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46895ce373f8401fdab91cdd55204482"> 1430</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4_Pos           (12U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e762d6d24c464f602999152beef9190"> 1431</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL4_Pos)         </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb71bc24f6fda8d0a3d1e91d0b3906b"> 1432</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d9fc9106348dad5f433a391275515f4"> 1433</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5_Pos           (13U)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59b36bc76475041c92ad28b9d7e46adf"> 1434</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL5_Pos)         </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bf290b5feb9bbc6b1c9aad410b545b8"> 1435</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96e9fb0306ed16a3d3a7da817106514d"> 1436</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6_Pos           (14U)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8aa237d42002fb5357fc228f1257765"> 1437</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL6_Pos)         </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c61c60c1ae6c79e36be0c5169453fe0"> 1438</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe96f56f780aa0e426f31c2d3612c96c"> 1439</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7_Pos           (15U)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga675d624bf172ee54801700d3b0552eb8"> 1440</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL7_Pos)         </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8fa3268e71baecf47d8002cdcbe9052"> 1441</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdb4dc8d3a310e3015b08ab749706cd7"> 1442</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8_Pos           (16U)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba6304ae63dc637feb2f5d5cd6eac905"> 1443</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL8_Pos)         </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab01184cffcef63e7f8fb9c30f523d3f7"> 1444</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga768af82456112e453c49a0bf59893fbc"> 1445</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9_Pos           (17U)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga901eb2ee943cc2c7920ec07c14bd3504"> 1446</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL9_Pos)         </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga408a0a8994b9f8beb40f7104de37cf30"> 1447</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06311bba8ce357e8031835420cdafb87"> 1448</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10_Pos          (18U)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8c67c26052c919d65376f1b81e81468"> 1449</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL10_Pos)        </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadac1b86f7cfbb30d7006cb456646aae4"> 1450</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f48a18e4a965ae5fa790a45664407c9"> 1451</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11_Pos          (19U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8930753c68df4e2bf2b9848271d5fcf7"> 1452</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL11_Pos)        </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9bd75975886873e269cae4ffd2f9ef9"> 1453</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9584de67f8bc4581559afb9eafd0efc8"> 1454</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12_Pos          (20U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0651038638c57447c4856072d5615d8"> 1455</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL12_Pos)        </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4d7a8eb97eb51ed381e9a6e0c109485"> 1456</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c8c3c46633523206ea430ebbf478ace"> 1457</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13_Pos          (21U)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19b73ae816d5634b0ab94d33f3763fb8"> 1458</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL13_Pos)        </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabad5ebe795a58f8fa6a3602f5a083de7"> 1459</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07fcd1e7bc4ce025a50f7a5d7c5e2f19"> 1460</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14_Pos          (22U)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1392a93529bd16ff68a7b523ed010d8a"> 1461</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL14_Pos)        </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d67211debb2509b6a9ce641166d6699"> 1462</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cc724499e44e6cf690a635350f44864"> 1463</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15_Pos          (23U)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12cfe206f03dab77665d78df0c9ed4a4"> 1464</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL15_Pos)        </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3773cbfc71fe23eefeaaedb91062c40"> 1465</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04787aeebe5b916182faafb25f29e24c"> 1466</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16_Pos          (24U)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a01918ebcf679e1e8dca531c5d62e77"> 1467</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL16_Pos)        </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81db721ea44314691e098f760ea44735"> 1468</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16116176ee635697e7a822a9181f9a4e"> 1469</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17_Pos          (25U)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4310a0a53dac73b5588c763d4e02fcf9"> 1470</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL17_Pos)        </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72ff33695912c3ef1d69d5970749a094"> 1471</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">/********************  Bit definition for ADC_TR1 register  *******************/</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff008dca1619ebb07b82861fb9003b02"> 1474</a></span><span class="preprocessor">#define ADC_TR1_LT1_Pos                (0U)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ae8c5196727979bfdb50a35d4d18545"> 1475</a></span><span class="preprocessor">#define ADC_TR1_LT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1476</a></span><span class="preprocessor">#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9da7b993b06b77effba5f2f411b5eef9"> 1477</a></span><span class="preprocessor">#define ADC_TR1_LT1_0                  (0x001UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aae1040f7730eaa0e187e51564c8c1e"> 1478</a></span><span class="preprocessor">#define ADC_TR1_LT1_1                  (0x002UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fa676b8632fc1481ea7eea37949d1f1"> 1479</a></span><span class="preprocessor">#define ADC_TR1_LT1_2                  (0x004UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2eab5c680ef57576cb899b7a3ea85be"> 1480</a></span><span class="preprocessor">#define ADC_TR1_LT1_3                  (0x008UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7b491b417bf3c634fa457479cf60d04"> 1481</a></span><span class="preprocessor">#define ADC_TR1_LT1_4                  (0x010UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa"> 1482</a></span><span class="preprocessor">#define ADC_TR1_LT1_5                  (0x020UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae3990d7c9b211b93d4bad5de08fa02c"> 1483</a></span><span class="preprocessor">#define ADC_TR1_LT1_6                  (0x040UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa104e1362b305a5ca7f4ef659ade3902"> 1484</a></span><span class="preprocessor">#define ADC_TR1_LT1_7                  (0x080UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga928806f57017847b5e7339a0a5f12dd8"> 1485</a></span><span class="preprocessor">#define ADC_TR1_LT1_8                  (0x100UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d05c654d328d3707ed3e342a6bb2a09"> 1486</a></span><span class="preprocessor">#define ADC_TR1_LT1_9                  (0x200UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1487</a></span><span class="preprocessor">#define ADC_TR1_LT1_10                 (0x400UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1488</a></span><span class="preprocessor">#define ADC_TR1_LT1_11                 (0x800UL &lt;&lt; ADC_TR1_LT1_Pos)            </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb876d83bea9a745b6dd32d9efc46d00"> 1490</a></span><span class="preprocessor">#define ADC_TR1_HT1_Pos                (16U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa397c121d125dcbe3a686585064873b7"> 1491</a></span><span class="preprocessor">#define ADC_TR1_HT1_Msk                (0xFFFUL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1492</a></span><span class="preprocessor">#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1493</a></span><span class="preprocessor">#define ADC_TR1_HT1_0                  (0x001UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1494</a></span><span class="preprocessor">#define ADC_TR1_HT1_1                  (0x002UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1495</a></span><span class="preprocessor">#define ADC_TR1_HT1_2                  (0x004UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1496</a></span><span class="preprocessor">#define ADC_TR1_HT1_3                  (0x008UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3273f19057accc4fa63f243c778f306a"> 1497</a></span><span class="preprocessor">#define ADC_TR1_HT1_4                  (0x010UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1498</a></span><span class="preprocessor">#define ADC_TR1_HT1_5                  (0x020UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1499</a></span><span class="preprocessor">#define ADC_TR1_HT1_6                  (0x040UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1500</a></span><span class="preprocessor">#define ADC_TR1_HT1_7                  (0x080UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1501</a></span><span class="preprocessor">#define ADC_TR1_HT1_8                  (0x100UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1502</a></span><span class="preprocessor">#define ADC_TR1_HT1_9                  (0x200UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1503</a></span><span class="preprocessor">#define ADC_TR1_HT1_10                 (0x400UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf69af30215febb5942d58939fed114"> 1504</a></span><span class="preprocessor">#define ADC_TR1_HT1_11                 (0x800UL &lt;&lt; ADC_TR1_HT1_Pos)            </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">/********************  Bit definition for ADC_TR2 register  *******************/</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8608b5d32a005c8b358fa2ad65ca8339"> 1507</a></span><span class="preprocessor">#define ADC_TR2_LT2_Pos                (0U)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5"> 1508</a></span><span class="preprocessor">#define ADC_TR2_LT2_Msk                (0xFFFUL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1509</a></span><span class="preprocessor">#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34ecb878d29b2299faafb578852f8a47"> 1510</a></span><span class="preprocessor">#define ADC_TR2_LT2_0                  (0x001UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a"> 1511</a></span><span class="preprocessor">#define ADC_TR2_LT2_1                  (0x002UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d"> 1512</a></span><span class="preprocessor">#define ADC_TR2_LT2_2                  (0x004UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52de181b6536eedc3c69bf8c1d21084d"> 1513</a></span><span class="preprocessor">#define ADC_TR2_LT2_3                  (0x008UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597"> 1514</a></span><span class="preprocessor">#define ADC_TR2_LT2_4                  (0x010UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d52b371e77f5d5946e086863a07b8d2"> 1515</a></span><span class="preprocessor">#define ADC_TR2_LT2_5                  (0x020UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga077bff6b42847a0b971b72c917b99cd8"> 1516</a></span><span class="preprocessor">#define ADC_TR2_LT2_6                  (0x040UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5"> 1517</a></span><span class="preprocessor">#define ADC_TR2_LT2_7                  (0x080UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0660c27ef2358b98c55e3b63334ac6e2"> 1518</a></span><span class="preprocessor">#define ADC_TR2_LT2_8                  (0x100UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7de3c5392a6d986117054483e2e98d4"> 1519</a></span><span class="preprocessor">#define ADC_TR2_LT2_9                  (0x200UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae54958a3a11f2fc76aba44278de047a"> 1520</a></span><span class="preprocessor">#define ADC_TR2_LT2_10                 (0x400UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3e3830580ec14350d1218b05ed8d034"> 1521</a></span><span class="preprocessor">#define ADC_TR2_LT2_11                 (0x800UL &lt;&lt; ADC_TR2_LT2_Pos)            </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad78eed2b788487ed4dca1bcfe49e991e"> 1523</a></span><span class="preprocessor">#define ADC_TR2_HT2_Pos                (16U)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb94e3f590b0b6f35f94a4f67b03a317"> 1524</a></span><span class="preprocessor">#define ADC_TR2_HT2_Msk                (0xFFFUL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1525</a></span><span class="preprocessor">#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b3b1e829f61faaae29c3c2dda23eef"> 1526</a></span><span class="preprocessor">#define ADC_TR2_HT2_0                  (0x001UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga026f0d39dff596f96ba18389e3e83c81"> 1527</a></span><span class="preprocessor">#define ADC_TR2_HT2_1                  (0x002UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50c72193f37168c1cae5eef1df911935"> 1528</a></span><span class="preprocessor">#define ADC_TR2_HT2_2                  (0x004UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a"> 1529</a></span><span class="preprocessor">#define ADC_TR2_HT2_3                  (0x008UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db"> 1530</a></span><span class="preprocessor">#define ADC_TR2_HT2_4                  (0x010UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5"> 1531</a></span><span class="preprocessor">#define ADC_TR2_HT2_5                  (0x020UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga845afafcc3c1121253967b5b565dd317"> 1532</a></span><span class="preprocessor">#define ADC_TR2_HT2_6                  (0x040UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8"> 1533</a></span><span class="preprocessor">#define ADC_TR2_HT2_7                  (0x080UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad12069d839ee801af140011156b654"> 1534</a></span><span class="preprocessor">#define ADC_TR2_HT2_8                  (0x100UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa391e3935c52fb95d27db3bc1ba3013d"> 1535</a></span><span class="preprocessor">#define ADC_TR2_HT2_9                  (0x200UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105998f6755e1ad088feda981062c578"> 1536</a></span><span class="preprocessor">#define ADC_TR2_HT2_10                 (0x400UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20edd34d5921132795655bcae86b83ec"> 1537</a></span><span class="preprocessor">#define ADC_TR2_HT2_11                 (0x800UL &lt;&lt; ADC_TR2_HT2_Pos)            </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">/********************  Bit definition for ADC_CHSELR register  ****************/</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18d7d7277652dd4c2f070106dd993ee4"> 1540</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos           (0U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b59d55fef67e80101e5c2a1772ec50d"> 1541</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk           (0x3FFFFUL &lt;&lt; ADC_CHSELR_CHSEL_Pos)     </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ca21fba6d475be2101310ee709e3434"> 1542</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde"> 1543</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos         (17U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b46d6cc9802bd5df7500709d562bc3d"> 1544</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL17_Pos)       </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec0461a534becec3c117d67abeb386b4"> 1545</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04830d32a93a58406b973870165d79ff"> 1546</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos         (16U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91cd489db1657f1ae26345e3ebcaa162"> 1547</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL16_Pos)       </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dfc51c25f28841ceffb83ba992d07c5"> 1548</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga478c951d01f1db2222c62298a4e4b00f"> 1549</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos         (15U)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12f2987b60396f53ee2968a18fbfbf06"> 1550</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL15_Pos)       </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab84928f30f310c5995fda17d09356caa"> 1551</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac594f5ffe6a55d45a0c2421c847f0b70"> 1552</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos         (14U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf"> 1553</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL14_Pos)       </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5b84d83a703faf41021f5aed1b08d1f"> 1554</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf9712cbe5717263afd082e605ad256d"> 1555</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos         (13U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5"> 1556</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL13_Pos)       </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9615a92dc5d719eda04efc0fbcc2274"> 1557</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa94fa077e46b5c294a27bc24a81dc94"> 1558</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos         (12U)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1559</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL12_Pos)       </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1560</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07"> 1561</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos         (11U)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1562</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL11_Pos)       </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1563</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad5cb0ea5c509e683f24c444e3fe262a"> 1564</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos         (10U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0c09f86005172696eaeb796fcffd041"> 1565</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL10_Pos)       </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1566</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e"> 1567</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos          (9U)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1568</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL9_Pos)        </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1569</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae74deb460b9d900fb3d97d81d440a586"> 1570</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos          (8U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga148cef813445cc4506d6f89fb0409156"> 1571</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL8_Pos)        </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1572</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8253f2d8c6cd7523422e0ff35998b94c"> 1573</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos          (7U)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1574</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL7_Pos)        </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1575</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga496c3b47d45f280844cc9057a67f4a8f"> 1576</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos          (6U)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1577</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL6_Pos)        </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1578</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeaaf8620842807c83a2fc58b57dd1423"> 1579</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos          (5U)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1580</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL5_Pos)        </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1581</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78b81185c921897c7de18340cef3b91d"> 1582</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos          (4U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1583</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL4_Pos)        </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1584</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4033868b74b19544304e5f202e47972"> 1585</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos          (3U)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1586</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL3_Pos)        </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1587</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5"> 1588</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos          (2U)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1589</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL2_Pos)        </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga828269a978a7bee65fc836de87b422d7"> 1590</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81c351e86765207a289da47a7ba12261"> 1591</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos          (1U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1592</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL1_Pos)        </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1593</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc468021a66564b9f9255c9a33fc46f3"> 1594</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos          (0U)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1595</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL0_Pos)        </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1596</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6242ef88cfcad14f27ee22320bbed8a6"> 1598</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL_Pos          (0U)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c6b1b987082c569bb4228911980ab01"> 1599</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL &lt;&lt; ADC_CHSELR_SQ_ALL_Pos) </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga898c13cda2f4afb7993a59f7356c342b"> 1600</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa14fac0b77c35f1d096b958eb1875e0e"> 1602</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_Pos             (28U)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68da7102623bc05dfa9ba9572e102feb"> 1603</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10daa5b36054e636b4a8f0c9820122cf"> 1604</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2ad778950e43de324ed3b40bf02516"> 1605</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93b9452519756f35ec9a36c406f3373a"> 1606</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2d3fb8510c87964d3f15a96749c11c7"> 1607</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga745b44a22d7ac58820ab912d4711b40d"> 1608</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad38500aeea046909cb0afe79f02a2450"> 1610</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_Pos             (24U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0d161e244df7d4b6fd567f6e0e7467"> 1611</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee2f8bc76e1eda235c8b4971354f2b75"> 1612</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7468a7ff1306edb93dca613eb758be4f"> 1613</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefe7e1e8d5f14aaa9425a96c65fc7fff"> 1614</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafca75a5722c58ed57d2775118e800b83"> 1615</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga120927ed270ae8a8e569e963265d925a"> 1616</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacafbba93f83f1977880b3daf48512d6"> 1618</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_Pos             (20U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f865f37f4f060d0810515117f853113"> 1619</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cef244b651e66f0db83448e5c986538"> 1620</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e430f2794ca2a0e82fa282090370d3f"> 1621</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b87d544c317129b4484d36017094d04"> 1622</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcdede291ff21f892f56edf0efce76cb"> 1623</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ab47014cec46918008de88e3c1c5f99"> 1624</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff3a3985f97494076fbb8deb60be7a85"> 1626</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_Pos             (16U)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6f17df5da60ad99387d3562dc3102ff"> 1627</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407c45aca2beea5521a6e65cd9c11c39"> 1628</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3136d1c5f45ab464c16c0e451eefd21e"> 1629</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd22898647a6b40904f614bbdf5d28a5"> 1630</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga459ae51337e5533c13f537d3ddc530e9"> 1631</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40312328e4dd3409e0342b19f1f8ab46"> 1632</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga834bce92978ddfa132671d963bb19029"> 1634</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_Pos             (12U)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0f7609366ba21a02aa4e9a4c116cfa9"> 1635</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb173811f126feac66209cbe4772010"> 1636</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63133f120c7a46bde86773aff936628e"> 1637</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c579cd790e1fba31abbd4803e58697d"> 1638</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8163ee24f70aa204b6519fd0bdfac7b"> 1639</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2626a53e866a3ef20542185ee74767da"> 1640</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa64cf32ccd61b4386d206080df92a33"> 1642</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_Pos             (8U)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27b7c317640e10997fcc50b6f2448718"> 1643</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga503cac2a7b5f3b454681ad3c2f06c9b9"> 1644</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2f4b02de5a2d13b9455c8a088ed381"> 1645</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8352eafa7d339b8d00cf5bd502bbb47"> 1646</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81d2b077b496ec22f7d5a45c7c4c3c0e"> 1647</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga209dacdb56fe075f97425a63cdf9b4a5"> 1648</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga649a45bc09463ff53354fbdd3683dff7"> 1650</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_Pos             (4U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8644df3a08e59e88add0116a526f380b"> 1651</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26eeea031b6b0799d0d4bd2edaabe9a8"> 1652</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5ab40f1891d602ede9f6393eed53393"> 1653</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65b1f996984c7342652f258eea0d48c3"> 1654</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb1e8c13ec4d0d783f2d7ddd9a5f3703"> 1655</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85d571e91b67910b0569b77b39762fac"> 1656</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0acf1af3e5e83cf3a198d21c177acbe"> 1658</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_Pos             (0U)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab775c0fc26d6cea4ee026319905d05ef"> 1659</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e01f97657f4eeadbca43eec116e28a"> 1660</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga480e9da3824da1aff16a8e5de8e5f538"> 1661</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84491a3e80ebef8137c640783d9179ee"> 1662</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71d1c2c39c241f0f17076161602cda4e"> 1663</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa228f7f0cbbff788561b96580138dab"> 1664</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">/********************  Bit definition for ADC_TR3 register  *******************/</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa42c5cee63bd4ee8e203b96b4dc12d3b"> 1667</a></span><span class="preprocessor">#define ADC_TR3_LT3_Pos                (0U)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc0ec961a8f75fc312716aa4f5493d73"> 1668</a></span><span class="preprocessor">#define ADC_TR3_LT3_Msk                (0xFFFUL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1669</a></span><span class="preprocessor">#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9160eb1deeecf0c7597d911d088ab3b"> 1670</a></span><span class="preprocessor">#define ADC_TR3_LT3_0                  (0x001UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612"> 1671</a></span><span class="preprocessor">#define ADC_TR3_LT3_1                  (0x002UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0881b45f3505329b69150505fb5189"> 1672</a></span><span class="preprocessor">#define ADC_TR3_LT3_2                  (0x004UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"> 1673</a></span><span class="preprocessor">#define ADC_TR3_LT3_3                  (0x008UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa21edb96d1dbc534a808bd30a51c7e93"> 1674</a></span><span class="preprocessor">#define ADC_TR3_LT3_4                  (0x010UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae09e180af5af055ffd917d1396e07c33"> 1675</a></span><span class="preprocessor">#define ADC_TR3_LT3_5                  (0x020UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98a6a325718e7104269f670bc5153a11"> 1676</a></span><span class="preprocessor">#define ADC_TR3_LT3_6                  (0x040UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae40aaff0ba5d02e790c7cde568d20f9c"> 1677</a></span><span class="preprocessor">#define ADC_TR3_LT3_7                  (0x080UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8703a292b415e7d0325cdd34360eee"> 1678</a></span><span class="preprocessor">#define ADC_TR3_LT3_8                  (0x100UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad53fe93e40477c2348cdee4fd39563c8"> 1679</a></span><span class="preprocessor">#define ADC_TR3_LT3_9                  (0x200UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9761ed856ab30405180eea60a944f77"> 1680</a></span><span class="preprocessor">#define ADC_TR3_LT3_10                 (0x400UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d465e819632980bc90a5b2fc846058"> 1681</a></span><span class="preprocessor">#define ADC_TR3_LT3_11                 (0x800UL &lt;&lt; ADC_TR3_LT3_Pos)            </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fc0fa5c38a2c80117cbd4235b0aab12"> 1683</a></span><span class="preprocessor">#define ADC_TR3_HT3_Pos                (16U)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f"> 1684</a></span><span class="preprocessor">#define ADC_TR3_HT3_Msk                (0xFFFUL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1685</a></span><span class="preprocessor">#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         </span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66cc86fe36a74112a7b665bede79a65e"> 1686</a></span><span class="preprocessor">#define ADC_TR3_HT3_0                  (0x001UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42f529e197af9adba119e8f4d976f8cd"> 1687</a></span><span class="preprocessor">#define ADC_TR3_HT3_1                  (0x002UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga608732060caf630f1b0d757e16323ae6"> 1688</a></span><span class="preprocessor">#define ADC_TR3_HT3_2                  (0x004UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef"> 1689</a></span><span class="preprocessor">#define ADC_TR3_HT3_3                  (0x008UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc5ee924871e9f36610345726a3780e0"> 1690</a></span><span class="preprocessor">#define ADC_TR3_HT3_4                  (0x010UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23161cc0272314389f78b5ba9ed36ccc"> 1691</a></span><span class="preprocessor">#define ADC_TR3_HT3_5                  (0x020UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1843adaf3799922879d63959750e519"> 1692</a></span><span class="preprocessor">#define ADC_TR3_HT3_6                  (0x040UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga794f95d883970ea727a0b649543425f7"> 1693</a></span><span class="preprocessor">#define ADC_TR3_HT3_7                  (0x080UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf787ebad98215a79207d64beaebb463e"> 1694</a></span><span class="preprocessor">#define ADC_TR3_HT3_8                  (0x100UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d7436faa14823f8fd7fee9be55e817c"> 1695</a></span><span class="preprocessor">#define ADC_TR3_HT3_9                  (0x200UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4278c92e855b9021fa9e9cf70f045203"> 1696</a></span><span class="preprocessor">#define ADC_TR3_HT3_10                 (0x400UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c845f6d87d21a24245e7bfecf30e4c9"> 1697</a></span><span class="preprocessor">#define ADC_TR3_HT3_11                 (0x800UL &lt;&lt; ADC_TR3_HT3_Pos)            </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84a231db4b53876ee3823b0ea3c92a06"> 1700</a></span><span class="preprocessor">#define ADC_DR_DATA_Pos                (0U)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1701</a></span><span class="preprocessor">#define ADC_DR_DATA_Msk                (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada596183c4087696c486546e88176038"> 1702</a></span><span class="preprocessor">#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga939e7a0780b9759e6c3f344553797101"> 1703</a></span><span class="preprocessor">#define ADC_DR_DATA_0                  (0x0001UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacae696f0e147022ffcb55785e4fb7878"> 1704</a></span><span class="preprocessor">#define ADC_DR_DATA_1                  (0x0002UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfc56241e0b3ab0798a981b14d3e302f"> 1705</a></span><span class="preprocessor">#define ADC_DR_DATA_2                  (0x0004UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab730b1087788f3ab18ec6145d84597d3"> 1706</a></span><span class="preprocessor">#define ADC_DR_DATA_3                  (0x0008UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f3f982a8420ece922b3f8684226307c"> 1707</a></span><span class="preprocessor">#define ADC_DR_DATA_4                  (0x0010UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6596f4834f2dd7e2604d4492135a4e3"> 1708</a></span><span class="preprocessor">#define ADC_DR_DATA_5                  (0x0020UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c27e67b6170a6873797fbf7e5c337fe"> 1709</a></span><span class="preprocessor">#define ADC_DR_DATA_6                  (0x0040UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f0869cc00218b560ced2a4cf19770e5"> 1710</a></span><span class="preprocessor">#define ADC_DR_DATA_7                  (0x0080UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00d8950acc2211570da7c927ae77886b"> 1711</a></span><span class="preprocessor">#define ADC_DR_DATA_8                  (0x0100UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa"> 1712</a></span><span class="preprocessor">#define ADC_DR_DATA_9                  (0x0200UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52"> 1713</a></span><span class="preprocessor">#define ADC_DR_DATA_10                 (0x0400UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d8797443083b98d499e701de0c86ff"> 1714</a></span><span class="preprocessor">#define ADC_DR_DATA_11                 (0x0800UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bfab758993417e28973d15df01d2186"> 1715</a></span><span class="preprocessor">#define ADC_DR_DATA_12                 (0x1000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8172b28fabb7022660cc1779da9547f0"> 1716</a></span><span class="preprocessor">#define ADC_DR_DATA_13                 (0x2000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae936291a38f1ecda447e0bf63c3a4e96"> 1717</a></span><span class="preprocessor">#define ADC_DR_DATA_14                 (0x4000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac59822569482aa21059cbb6b706fb8c0"> 1718</a></span><span class="preprocessor">#define ADC_DR_DATA_15                 (0x8000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">/********************  Bit definition for ADC_AWD2CR register  ****************/</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f"> 1721</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Pos          (0U)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7c3d853798db04c785e9e290a44663"> 1722</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Msk          (0x3FFFFUL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 1723</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd3ac73479e69a95097301f82149ff6f"> 1724</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0            (0x00001UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbded0e6f8693b64865e54209a190442"> 1725</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1            (0x00002UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 1726</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2            (0x00004UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 1727</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3            (0x00008UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a851caa977d3fbd98529662f70d905b"> 1728</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4            (0x00010UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 1729</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5            (0x00020UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 1730</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6            (0x00040UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 1731</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7            (0x00080UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 1732</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8            (0x00100UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 1733</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9            (0x00200UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 1734</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10           (0x00400UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 1735</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11           (0x00800UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 1736</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12           (0x01000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 1737</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13           (0x02000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 1738</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14           (0x04000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 1739</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15           (0x08000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf56cfd88d9320ab98505317c9a93735"> 1740</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16           (0x10000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga663d5e6406051947ef94c8573032993c"> 1741</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17           (0x20000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">/********************  Bit definition for ADC_AWD3CR register  ****************/</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ef56e97e017d9c1219d631158380501"> 1744</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Pos          (0U)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5db4fee77c52a207698c8ccf5764a52f"> 1745</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Msk          (0x3FFFFUL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31d897f4cff317a185a26376161349de"> 1746</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 1747</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0            (0x00001UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 1748</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1            (0x00002UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4fc30b341dc0b888486c56c031583a4"> 1749</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2            (0x00004UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 1750</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3            (0x00008UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 1751</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4            (0x00010UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 1752</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5            (0x00020UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03fb456336aa5a568c10f2cc11943021"> 1753</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6            (0x00040UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 1754</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7            (0x00080UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd495e164cd4e2e130e249609fde008f"> 1755</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8            (0x00100UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac393d55175c4cb35e808846985e80c3b"> 1756</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9            (0x00200UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 1757</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10           (0x00400UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 1758</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11           (0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73bd81db538bf5d021c775791ec47a35"> 1759</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12           (0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 1760</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13           (0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 1761</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14           (0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 1762</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15           (0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4071535e5e60489200d74f0461b59235"> 1763</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16           (0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd055292e3768cfd376f0adea054e6aa"> 1764</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17           (0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ***************/</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c44c40266eeb29d6c82893c9108611b"> 1767</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Pos        (0U)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3ed45c6f668636ec26125c16099cad2"> 1768</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Msk        (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d5429b469688c6b1ac1bd9216ba743a"> 1769</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fd077f70f6db63fe67fcaa43a998c1d"> 1770</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_0          (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a55ab6550a69e167e990ce53b9d2fc2"> 1771</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_1          (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ac2ec422d4ae0925c5e73c31d1798a0"> 1772</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_2          (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga305b0e94e4799e01bcd210143aac42d9"> 1773</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_3          (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28aaf8121d78f0d038798a875927dd36"> 1774</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_4          (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c84720845d7a25dae1c9672908d14d0"> 1775</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_5          (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa38c357647682d6455c66f01201b5713"> 1776</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_6          (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">/*************************  ADC Common registers  *****************************/</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">/********************  Bit definition for ADC_CCR register  *******************/</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf79b4cb81ef1631966dbe68279cc376"> 1780</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Pos              (18U)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2d02b14eeaed9f694205f120c02a101"> 1781</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Msk              (0xFUL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga163968c55b1756d3880add05e08e452f"> 1782</a></span><span class="preprocessor">#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf99705967921bc72f3351ed71bc4404a"> 1783</a></span><span class="preprocessor">#define ADC_CCR_PRESC_0                (0x1UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 1784</a></span><span class="preprocessor">#define ADC_CCR_PRESC_1                (0x2UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab320da1879988808eea121ecfa8b709f"> 1785</a></span><span class="preprocessor">#define ADC_CCR_PRESC_2                (0x4UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 1786</a></span><span class="preprocessor">#define ADC_CCR_PRESC_3                (0x8UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f090284807523a73618d65e544615e0"> 1788</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Pos             (22U)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1789</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)           </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1790</a></span><span class="preprocessor">#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga412d249828559456628051dfb177da1a"> 1791</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Pos               (23U)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1792</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Msk               (0x1UL &lt;&lt; ADC_CCR_TSEN_Pos)             </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec05330012f52f35421531c72819fada"> 1793</a></span><span class="preprocessor">#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cb3016a3acfed2d88b40124af68a459"> 1794</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Pos             (24U)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ba58395ea4e7d95827214a5463acb11"> 1795</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VBATEN_Pos)           </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaeefa6f00268db0df10fb97112a9f456"> 1796</a></span><span class="preprocessor">#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">/**********************  Bit definition for COMP_CSR register  ****************/</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga498f8c6f080f53a4bd0cbd3f4cdf2958"> 1804</a></span><span class="preprocessor">#define COMP_CSR_EN_Pos            (0U)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8fa9eb21f742da9d30243c271f8d874"> 1805</a></span><span class="preprocessor">#define COMP_CSR_EN_Msk            (0x1UL &lt;&lt; COMP_CSR_EN_Pos)                  </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6feb7a7d13ffb5a2811aa35c8abed1ed"> 1806</a></span><span class="preprocessor">#define COMP_CSR_EN                COMP_CSR_EN_Msk                             </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa14f6a840843d6c83f61c3ed21a5b4ca"> 1808</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_Pos       (2U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3667d685168e6956c9fb211a2aaef436"> 1809</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_Msk       (0x3UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf36b6dbc30dfce81263126777bbbce8"> 1810</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9116e6ea53c492fd022a930dfb14263e"> 1811</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_0         (0x1UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ea5304f1c3b278797ad08d7b9aa2991"> 1812</a></span><span class="preprocessor">#define COMP_CSR_PWRMODE_1         (0x2UL &lt;&lt; COMP_CSR_PWRMODE_Pos)             </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26e32c06c524aa25e9797d8c507474e3"> 1814</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_Pos        (4U)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c3e4c32368ad500afd1021d6623f587"> 1815</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_Msk        (0x7UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa449262c64ece0a455de606c9f559a81"> 1816</a></span><span class="preprocessor">#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67b84e4c0acf3c6431a51be269dae47a"> 1817</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_0          (0x1UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d5160ed0a32d6f3584aa169408365c9"> 1818</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_1          (0x2UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc34f6719dcd70004614bd539e686f24"> 1819</a></span><span class="preprocessor">#define COMP_CSR_INMSEL_2          (0x4UL &lt;&lt; COMP_CSR_INMSEL_Pos)              </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae74bb5d3043a12431960bc02375ed02a"> 1821</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_Pos        (7U)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83a67a31c95b4bdf4012a98618552e15"> 1822</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_Msk        (0x3UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb22cd1cc39fd1ef30722547e35156d3"> 1823</a></span><span class="preprocessor">#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bab22f1c3d0bf9515d5376822d78679"> 1824</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_0          (0x1UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c6e281cda5e166e3012761e969589bc"> 1825</a></span><span class="preprocessor">#define COMP_CSR_INPSEL_1          (0x2UL &lt;&lt; COMP_CSR_INPSEL_Pos)              </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cfabda532305a4d9d306761303613b9"> 1827</a></span><span class="preprocessor">#define COMP_CSR_WINMODE_Pos       (9U)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e28164807b418b49b06b5ab06eafff1"> 1828</a></span><span class="preprocessor">#define COMP_CSR_WINMODE_Msk       (0x1UL &lt;&lt; COMP_CSR_WINMODE_Pos)             </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae82df5f413cb31966809bae67a827a1e"> 1829</a></span><span class="preprocessor">#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacedd88cca3a53e74dc7f1296792d15c4"> 1831</a></span><span class="preprocessor">#define COMP_CSR_POLARITY_Pos      (15U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c98a00c578925462109788597d5acbc"> 1832</a></span><span class="preprocessor">#define COMP_CSR_POLARITY_Msk      (0x1UL &lt;&lt; COMP_CSR_POLARITY_Pos)            </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga297fb1e2579f708ccbef154f574105f5"> 1833</a></span><span class="preprocessor">#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ca1d8272428fd1386b9a971b687a589"> 1835</a></span><span class="preprocessor">#define COMP_CSR_HYST_Pos          (16U)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18879dcbd9305b57fbbe19c35a814d25"> 1836</a></span><span class="preprocessor">#define COMP_CSR_HYST_Msk          (0x3UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe57b321ccbc7cbef7ab5dba15ec851f"> 1837</a></span><span class="preprocessor">#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga921b78b44b1638adb97b4a3fea45e77a"> 1838</a></span><span class="preprocessor">#define COMP_CSR_HYST_0            (0x1UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2453bf9a390028d42fa48f76169f7036"> 1839</a></span><span class="preprocessor">#define COMP_CSR_HYST_1            (0x2UL &lt;&lt; COMP_CSR_HYST_Pos)                </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22aebc782b27f758081c2ba3b50bac5d"> 1841</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_Pos      (18U)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3dc4b4a57b305dd3c62816ddb6887ad"> 1842</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_Msk      (0x7UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ca5e2f8219ced485e977823f7ee7413"> 1843</a></span><span class="preprocessor">#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d27cdb63579659d435522a93fdcc2e7"> 1844</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_0        (0x1UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7f5db2aa58c949351fc161993bb09a0"> 1845</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_1        (0x2UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa140f4d58c5c6fc1e9e916f5e3c76c71"> 1846</a></span><span class="preprocessor">#define COMP_CSR_BLANKING_2        (0x4UL &lt;&lt; COMP_CSR_BLANKING_Pos)            </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58fbf7aace6101faf51d589dc95939aa"> 1848</a></span><span class="preprocessor">#define COMP_CSR_BRGEN_Pos         (22U)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3da6163b861cedb9170575119387ff9"> 1849</a></span><span class="preprocessor">#define COMP_CSR_BRGEN_Msk         (0x1UL &lt;&lt; COMP_CSR_BRGEN_Pos)               </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a75737ca908efc9732e40c55eca9051"> 1850</a></span><span class="preprocessor">#define COMP_CSR_BRGEN             COMP_CSR_BRGEN_Msk                          </span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae65d0cf8660d17ef7e6e734729861320"> 1851</a></span><span class="preprocessor">#define COMP_CSR_SCALEN_Pos        (23U)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93fd0442d1f2e4acd7c9c79d28b39c64"> 1852</a></span><span class="preprocessor">#define COMP_CSR_SCALEN_Msk        (0x1UL &lt;&lt; COMP_CSR_SCALEN_Pos)              </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a7edae58fccd841ccd1b369c2b7081d"> 1853</a></span><span class="preprocessor">#define COMP_CSR_SCALEN            COMP_CSR_SCALEN_Msk                         </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2e3adebbba77e5cb89c117aa7418586"> 1855</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_Pos       (25U)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9468f1fa843fd118bf38fed34e4f75f1"> 1856</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_Msk       (0x3UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284362e142647d4127c6df2953a1a773"> 1857</a></span><span class="preprocessor">#define COMP_CSR_INMESEL           COMP_CSR_INMESEL_Msk                        </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab35c67dfacdc8a25b708194d94941879"> 1858</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_0         (0x1UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e138c181afefb6e991c4b2033f00180"> 1859</a></span><span class="preprocessor">#define COMP_CSR_INMESEL_1         (0x2UL &lt;&lt; COMP_CSR_INMESEL_Pos)             </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga731b83688fb8d6b411c100d6104a2e2a"> 1861</a></span><span class="preprocessor">#define COMP_CSR_VALUE_Pos         (30U)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga110e8535f67740fc403c848f40c1ea13"> 1862</a></span><span class="preprocessor">#define COMP_CSR_VALUE_Msk         (0x1UL &lt;&lt; COMP_CSR_VALUE_Pos)               </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7671b4d9a10fb07c0b498725ca65d43f"> 1863</a></span><span class="preprocessor">#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38ed1b1eb108ae669a872817a81e22c"> 1865</a></span><span class="preprocessor">#define COMP_CSR_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10d68a130c778f413c9af23d146fb6ce"> 1866</a></span><span class="preprocessor">#define COMP_CSR_LOCK_Msk          (0x1UL &lt;&lt; COMP_CSR_LOCK_Pos)                </span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a926a0b464f05c1f53a783275878832"> 1867</a></span><span class="preprocessor">#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">/*</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment">* @brief Specific device feature definitions</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">*/</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7663eb8440e12383fc88241acbfc99cf"> 1879</a></span><span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 1880</a></span><span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                  </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1881</a></span><span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ef4ab719505604c7a41e31c27fd05dd"> 1882</a></span><span class="preprocessor">#define DAC_CR_TEN1_Pos             (1U)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1be7eb4a830047b463d611c2c813f437"> 1883</a></span><span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                 </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1884</a></span><span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc5baf43a193c631ad3c05eb24b97a7b"> 1886</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Pos            (2U)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 1887</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0xFUL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1888</a></span><span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1889</a></span><span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1890</a></span><span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1891</a></span><span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2b3dabd915eca885a86edf41c2c8f89"> 1892</a></span><span class="preprocessor">#define DAC_CR_TSEL1_3              (0x8UL &lt;&lt; DAC_CR_TSEL1_Pos)                </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16a0202d6e3295400dc21b2088d333e1"> 1894</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 1895</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e"> 1896</a></span><span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a"> 1897</a></span><span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1898</a></span><span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga018b4d24c02a803f2efb996745f49015"> 1900</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 1901</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1902</a></span><span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 1903</a></span><span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d"> 1904</a></span><span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1905</a></span><span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1906</a></span><span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1caf9621895f2a99c4b33a0908247b6"> 1908</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 1909</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)               </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1910</a></span><span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a11a25b89aa18648594cb72bf3918bf"> 1911</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 1912</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)            </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 1913</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa67a3e52de3c39242c86764de3f2abf9"> 1914</a></span><span class="preprocessor">#define DAC_CR_CEN1_Pos             (14U)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d4e84b0b68c51df7a31150f62c73406"> 1915</a></span><span class="preprocessor">#define DAC_CR_CEN1_Msk             (0x1UL &lt;&lt; DAC_CR_CEN1_Pos)                 </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a32a17d51b856044c8e085f8ed0c940"> 1916</a></span><span class="preprocessor">#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1"> 1919</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 1920</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)         </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1921</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3250ec13530e0e363f0ab92c149774f"> 1924</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 1925</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 1926</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1dcdc73fc338b3548cddcf84fb0c951"> 1929</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 1930</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 1931</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b874c02d121c755a1d4523f2e39134e"> 1934</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 1935</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 1936</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d1a7b56cdc34694e1aa032be202e79d"> 1939</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 1940</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1941</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468"> 1944</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 1945</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)      </span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1946</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac004fb7fdc93225fb835b27e39229a57"> 1949</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1b85c14a79ef230c7771336ab683678"> 1950</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)        </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1951</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacef98a0af264fa6b23a187e74d7c82d"> 1954</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 1955</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)         </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 1956</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeeefee596334ca7c00e9dfa12cfdd83"> 1959</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 1960</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)              </span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 1961</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b49f9b328db92931cf5f9656d380367"> 1962</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Pos        (14U)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab11f12c0c3ad12a1df216b909e183a5e"> 1963</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG1_Pos)            </span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a28933728ad7218c1a35a28f369f237"> 1964</a></span><span class="preprocessor">#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcbe37f1b63d8f40553c8f7345b0aadb"> 1965</a></span><span class="preprocessor">#define DAC_SR_BWST1_Pos            (15U)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc6f1dcf843c40e189f723b6cf0ccd1f"> 1966</a></span><span class="preprocessor">#define DAC_SR_BWST1_Msk            (0x1UL &lt;&lt; DAC_SR_BWST1_Pos)                </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4bb7ec09f274673a0bc638e628a48eb"> 1967</a></span><span class="preprocessor">#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment">/*******************  Bit definition for DAC_CCR register  ********************/</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca600c6fc49d1b14468544d73b0f7ec9"> 1970</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1_Pos          (0U)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae68d2bd7ed83bfa562b100be5125c1ac"> 1971</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM1_Pos)             </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5"> 1972</a></span><span class="preprocessor">#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">/*******************  Bit definition for DAC_MCR register  *******************/</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62fb14d7f23156ad148907817be113df"> 1975</a></span><span class="preprocessor">#define DAC_MCR_MODE1_Pos           (0U)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01bf0067ef0566b80d64f72bc4049a0a"> 1976</a></span><span class="preprocessor">#define DAC_MCR_MODE1_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e19ac9791c5f2d43bfa773d73e7cce9"> 1977</a></span><span class="preprocessor">#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea553823e38bb50c5ff2e39e147b3f25"> 1978</a></span><span class="preprocessor">#define DAC_MCR_MODE1_0             (0x1UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0521d00c2a858985fae3690b53c90d78"> 1979</a></span><span class="preprocessor">#define DAC_MCR_MODE1_1             (0x2UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0900c5706930ec452f3b53507755b9e"> 1980</a></span><span class="preprocessor">#define DAC_MCR_MODE1_2             (0x4UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">/******************  Bit definition for DAC_SHSR1 register  ******************/</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4af69ae3e073ff8fc90e9c41031ab491"> 1983</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Pos      (0U)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7de216bb4a7ca4a346e906f7fbe0efd1"> 1984</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL &lt;&lt; DAC_SHSR1_TSAMPLE1_Pos)        </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa92ad9b7f256f60de753a805d0406b66"> 1985</a></span><span class="preprocessor">#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">/******************  Bit definition for DAC_SHHR register  ******************/</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23ebca8cc23a7df9eb1630d14622eaa9"> 1988</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1_Pos         (0U)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee0bdb9d126ca8efe3e79e7df8a8175"> 1989</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD1_Pos)           </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d74eeffe6401b619b9a98a4c1ea39c1"> 1990</a></span><span class="preprocessor">#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">/******************  Bit definition for DAC_SHRR register  ******************/</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16520d809c15201f411be3c41856f1a7"> 1993</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Pos      (0U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc55aac5a00d288a3b850bb3524abd61"> 1994</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH1_Pos)         </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0109eb0ed545d5cd473389a8af1f618e"> 1995</a></span><span class="preprocessor">#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">/*                         Low Power Timer (LPTTIM)                           */</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528"> 2003</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Pos          (0U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dd7e374f2dc01057c4b2b4a073de293"> 2004</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_CMPM_Pos)              </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad268979549e2ab5d4e0227e37964e29"> 2005</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9"> 2006</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Pos          (1U)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga738f282188e8958763a12993436b396b"> 2007</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_ARRM_Pos)              </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dca1da3466dc935eebf232c120a42f7"> 2008</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5744b7eeec364753bad9ec53583ddc83"> 2009</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos       (2U)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7231122f4aa937f6e5496f9a375032"> 2010</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)           </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d6fe3ef932a42040b0f9530eae1d014"> 2011</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58bb3764cb71aa8b10e3dd579d81d566"> 2012</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos         (3U)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81"> 2013</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_CMPOK_Pos)             </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870"> 2014</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga225e79481e3488e2018b7066cc36c15d"> 2015</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Pos         (4U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaaa9e9c0a0295592da0aa99997aa10a"> 2016</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_ARROK_Pos)             </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab444687af1f8f9863455191ad061a1d1"> 2017</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        </span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06f3149d0ec6718d910a43f12b69df19"> 2018</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Pos            (5U)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga517db9f5fee8e5be22e9ed9de34338d7"> 2019</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Msk            (0x1UL &lt;&lt; LPTIM_ISR_UP_Pos)                </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5c22c593384daf21fbf0648c7157609"> 2020</a></span><span class="preprocessor">#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78026fe91462066bf46f3d20cfb59dde"> 2021</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Pos          (6U)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6924a3b6ec9a7541387f1d40e0726abd"> 2022</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Msk          (0x1UL &lt;&lt; LPTIM_ISR_DOWN_Pos)              </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae419eeabea5979ae2658ab6597cb8223"> 2023</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         </span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c9a5a71d99fa8bf8facb17d8320c7ee"> 2024</a></span><span class="preprocessor">#define LPTIM_ISR_UE_Pos            (7U)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae297f57c814daebdd71e7126e994d89a"> 2025</a></span><span class="preprocessor">#define LPTIM_ISR_UE_Msk            (0x1UL &lt;&lt; LPTIM_ISR_UE_Pos)                </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff32d33c58f156779da9647a2ff353cb"> 2026</a></span><span class="preprocessor">#define LPTIM_ISR_UE                LPTIM_ISR_UE_Msk                           </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a48e6d67bb0c58d4690fefb6ddb4ef7"> 2027</a></span><span class="preprocessor">#define LPTIM_ISR_REPOK_Pos         (8U)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0fbf84ae5c87abefaa2790ebceb6d4b"> 2028</a></span><span class="preprocessor">#define LPTIM_ISR_REPOK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_REPOK_Pos)              </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fee31b0e8e2a436c7dd2dc9948bc6cc"> 2029</a></span><span class="preprocessor">#define LPTIM_ISR_REPOK             LPTIM_ISR_REPOK_Msk                         </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18b506dcf4acdd6741977de00402c73b"> 2032</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos        (0U)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d0e27b84a9db60669043f14f3d89ec8"> 2033</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_CMPMCF_Pos)            </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1a73f097347bc05382105a527ee7f2e"> 2034</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8838d365e13b4c9de7d954989e7e3892"> 2035</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos        (1U)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7a9b52575f7bb462d282dab0754c0fc"> 2036</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_ARRMCF_Pos)            </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf43a4be174c9303faef371ec31ab44c"> 2037</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee44edb9f638e0b13a269a13c013f0b8"> 2038</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63"> 2039</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)         </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bdc0939c831c305f180c9d1518b852f"> 2040</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bcc238eda370f1999eb9e4c622a0d01"> 2041</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos       (3U)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3023d4f15c022e8a57d9d499423efbd6"> 2042</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)           </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d"> 2043</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf56de4c8d0c89755297f0b062983b5b"> 2044</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos       (4U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46450f790d87d73e5159faeecd99d226"> 2045</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_ARROKCF_Pos)           </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e0e5526e60b99a2a4958145207bff7d"> 2046</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1"> 2047</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Pos          (5U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d"> 2048</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_UPCF_Pos)              </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94cea7a7a350f428dc1255dd6d143969"> 2049</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19850a5ffe670eb179503fa1be9e3622"> 2050</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos        (6U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73"> 2051</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_DOWNCF_Pos)            </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d337943cd5849f0b67df2bae113ffe"> 2052</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac53ea61cc069eeeab8431e58fe2a0ac0"> 2053</a></span><span class="preprocessor">#define LPTIM_ICR_UECF_Pos          (7U)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93aec60a6f7fb00b09a34bb824cc6260"> 2054</a></span><span class="preprocessor">#define LPTIM_ICR_UECF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_UECF_Pos)              </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2d613bdb2ed78e7bbc20c7e51d9478b"> 2055</a></span><span class="preprocessor">#define LPTIM_ICR_UECF              LPTIM_ICR_UECF_Msk                         </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f41357d7d9fd4657744273d41884a44"> 2056</a></span><span class="preprocessor">#define LPTIM_ICR_REPOKCF_Pos       (8U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76faa58abf46a6b637b6f03f05cc6b25"> 2057</a></span><span class="preprocessor">#define LPTIM_ICR_REPOKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_REPOKCF_Pos)           </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3048050e404783fbf6fd151700c6231e"> 2058</a></span><span class="preprocessor">#define LPTIM_ICR_REPOKCF           LPTIM_ICR_REPOKCF_Msk                      </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0"> 2061</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos        (0U)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4ab547325c45d174b52dab47fb10ae3"> 2062</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_CMPMIE_Pos)            </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84f1c6ec830c564596756452fac0f057"> 2063</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d"> 2064</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos        (1U)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6521147a135322a518bbf0bf60c394d"> 2065</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_ARRMIE_Pos)            </span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabddf28358beda70d5cabb8bbd2f7acd7"> 2066</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2"> 2067</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos     (2U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56"> 2068</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)         </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e2214a5cacaee65aa8487788edac8d1"> 2069</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5f9215cbbefa3f09ee58766418af015"> 2070</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos       (3U)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50650b47231f11edf550ffcbc0c510a7"> 2071</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_CMPOKIE_Pos)           </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac117a13cff0f470f7e9645e479301684"> 2072</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1d1f4b63657f81d98c810fb981be8b2"> 2073</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos       (4U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac72d70b2dafa3445301ce2907ba39b3"> 2074</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_ARROKIE_Pos)           </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e16757ed47e0ee03238f7ac41f54119"> 2075</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20e48c6d4270508030ddd5d92996452b"> 2076</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Pos          (5U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647df93a691567bdda645f15e5dbf0b3"> 2077</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_UPIE_Pos)              </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f4fea67fb509ddc013229335c241211"> 2078</a></span><span class="preprocessor">#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5"> 2079</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos        (6U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf0d38445df80d079702aae01174e30"> 2080</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_DOWNIE_Pos)            </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4"> 2081</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2644872cd08dc01c4e3f5a46a4e19fc3"> 2082</a></span><span class="preprocessor">#define LPTIM_IER_UEIE_Pos          (7U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa60be28358e4e5781c578039d304f06e"> 2083</a></span><span class="preprocessor">#define LPTIM_IER_UEIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_UEIE_Pos)              </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f62aecf16d3b190a9f168e8404b8d19"> 2084</a></span><span class="preprocessor">#define LPTIM_IER_UEIE              LPTIM_IER_UEIE_Msk                         </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1df9a886f8e83745ba1dd6121ed0285"> 2085</a></span><span class="preprocessor">#define LPTIM_IER_REPOKIE_Pos       (8U)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga273792d663e2d4d3ef5c48d95bca804b"> 2086</a></span><span class="preprocessor">#define LPTIM_IER_REPOKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_REPOKIE_Pos)           </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada52daaa972019bef4c9fade02739535"> 2087</a></span><span class="preprocessor">#define LPTIM_IER_REPOKIE           LPTIM_IER_REPOKIE_Msk                      </span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4"> 2090</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos        (0U)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f72372ea98b1648628c895894c613a2"> 2091</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk        (0x1UL &lt;&lt; LPTIM_CFGR_CKSEL_Pos)            </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae51756ab9cdc0e908f6f272ccc3e221a"> 2092</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93565f8804d86eb6b10c699241d543b1"> 2094</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos        (1U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47dbd26a12c5443fd0955647b4d39a93"> 2095</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b93ee347b6a137a97020e71fe2a44ff"> 2096</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       </span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6779ec640b23cf833dd2105b8a220af5"> 2097</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad084d831c97bad9c75bc5fb870f4c605"> 2098</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe9732853338654f66fe51d6a6f9f837"> 2100</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos        (3U)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff87664b8380f74d415c408fac75d8ef"> 2101</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga967fdd5160e383d5740de6c393ae76a5"> 2102</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d8880e8aa2748a1c125bb93711f764d"> 2103</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafbe9abc3d0f44a37db62172a80afdb9"> 2104</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)            </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1516877a8f950690f02d215362bb5b72"> 2106</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos       (6U)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"> 2107</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"> 2108</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d"> 2109</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga014ecb2c212432123a6ee2a01dfc4cce"> 2110</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)           </span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa35291fd86def97e8c27c5749badfd91"> 2112</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos        (9U)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadae330680ff9e06c3d69b55523ad85e5"> 2113</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk        (0x7UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd72b0a5dbce113393e4d367b49f5d0c"> 2114</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       </span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf54ff2bff54f5ff370979c5310f60c16"> 2115</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_0          (0x1UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a"> 2116</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_1          (0x2UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga703c870efbbe78646002653cf2333a74"> 2117</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_2          (0x4UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)            </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab31dace3620124a37078ccdc260f355a"> 2119</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos      (13U)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga206eab17762f56791b93d8c3ec9c5f15"> 2120</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga519aa19bd79204f1eb94a1d378655634"> 2121</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268e349e4278ec2f405603d1bc82eb2d"> 2122</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0        (0x1UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8c3ef431ee899309d6a8b518fc8af88"> 2123</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1        (0x2UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3470980d3523263818a124f1642fbbdc"> 2124</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2        (0x4UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)          </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga160a914484592698b174ecb64b7c77bf"> 2126</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos       (17U)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d"> 2127</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4"> 2128</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f"> 2129</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga533f47720800bf4619d3f576043b6ce9"> 2130</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)           </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga672cd9c43d091c2db4781c6e9b2043e4"> 2132</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos       (19U)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9f05dd8291e7351c085cf9fc2549c76"> 2133</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)           </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da"> 2134</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd"> 2135</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos         (20U)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacab9d7a59b17326ad6cedabb70c0faf3"> 2136</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_WAVE_Pos)             </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21d04d4b6c31e68728a6c515aa36571c"> 2137</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae98435524773e234e766a4fdbaf407e5"> 2138</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos       (21U)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7"> 2139</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)           </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf953b0b77f31228a0ddac549eb0b470e"> 2140</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5563d14ff71e36211e358a0eeda8a0b5"> 2141</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos      (22U)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77ab0c368193e5c00b8961d10f4c9e51"> 2142</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)          </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5dc1fa00988177012c9cb933e50db5d"> 2143</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     </span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e50d972d4a24782712301bf2d632ae0"> 2144</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos    (23U)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga347fd1dcb47397008e30d1c1f371361a"> 2145</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)        </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0"> 2146</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b057945543edba5a0b79df5fe9a583e"> 2147</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Pos          (24U)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27f19afb5440831244036ec045d842ab"> 2148</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Msk          (0x1UL &lt;&lt; LPTIM_CFGR_ENC_Pos)              </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd13a5203732ee6743bf9025ad9f9172"> 2149</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaade535c6c5758858bd51334fc8ab6a49"> 2152</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Pos         (0U)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bf077af8a00be1e670e37294915fd2a"> 2153</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Msk         (0x1UL &lt;&lt; LPTIM_CR_ENABLE_Pos)             </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1f4b2d79870055c5c7b622a301ad73"> 2154</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ac129e479d844619e29c2384fc33426"> 2155</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos        (1U)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9c4bdf05747cce9157336fa8399b7e8"> 2156</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_SNGSTRT_Pos)            </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0c59145554d8bfa0d636f225a932514"> 2157</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga289cfd728541ed33acdb6e023b19f9ca"> 2158</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos        (2U)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa04b4aa158a5189ff3981bcccb9756e1"> 2159</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_CNTSTRT_Pos)            </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8912f46b6f529d6c632ad2de408ff3"> 2160</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8211ff979231ce43f2bbac46073602e"> 2161</a></span><span class="preprocessor">#define LPTIM_CR_COUNTRST_Pos       (3U)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga871458d48beb71336cdf837c155169c8"> 2162</a></span><span class="preprocessor">#define LPTIM_CR_COUNTRST_Msk       (0x1UL &lt;&lt; LPTIM_CR_COUNTRST_Pos)           </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga493e399b4f94654c27f1b5344797bf25"> 2163</a></span><span class="preprocessor">#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      </span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4c64a9cb32d2c81bb7534609c2ad195"> 2164</a></span><span class="preprocessor">#define LPTIM_CR_RSTARE_Pos         (4U)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd49d0f65b1112db24a6271b76450378"> 2165</a></span><span class="preprocessor">#define LPTIM_CR_RSTARE_Msk         (0x1UL &lt;&lt; LPTIM_CR_RSTARE_Pos)             </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15507e781b5f2c336ad57823c8b02a1f"> 2166</a></span><span class="preprocessor">#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        </span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada5643bfded457f91880778f7db67656"> 2169</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Pos           (0U)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d9327679862c756efafdbb860dcb394"> 2170</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Msk           (0xFFFFUL &lt;&lt; LPTIM_CMP_CMP_Pos)            </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e0da614536f546b3420c0801d6df70f"> 2171</a></span><span class="preprocessor">#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabad0ac8b37df965dd6402cca20fdd0bb"> 2174</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c5a1383d56848f5030c2c2557f8621a"> 2175</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Msk           (0xFFFFUL &lt;&lt; LPTIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac708b2613ec085499446b969b89e90eb"> 2176</a></span><span class="preprocessor">#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad81cb635eb99877bdd13613c39ca4d50"> 2179</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf423bd32750bf9bda6194a024f9815b8"> 2180</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Msk           (0xFFFFUL &lt;&lt; LPTIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3b069fc9f9436dbc473cee09bb67aae"> 2181</a></span><span class="preprocessor">#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          </span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">/******************  Bit definition for LPTIM_OR register  ********************/</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35232808a093600056fe6b6a54aefa54"> 2184</a></span><span class="preprocessor">#define LPTIM_OR_OR_Pos             (0U)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09277ff64d91eb2fdf28cbd8ebcc98e4"> 2185</a></span><span class="preprocessor">#define LPTIM_OR_OR_Msk             (0x3UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d"> 2186</a></span><span class="preprocessor">#define LPTIM_OR_OR                 LPTIM_OR_OR_Msk                            </span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9be41dfe8310f51f1db3554b438adff"> 2187</a></span><span class="preprocessor">#define LPTIM_OR_OR_0               (0x1UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga686096d3d97e19825b09f8804d9aae99"> 2188</a></span><span class="preprocessor">#define LPTIM_OR_OR_1               (0x2UL &lt;&lt; LPTIM_OR_OR_Pos)                 </span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">/******************  Bit definition for LPTIM_RCR register  *******************/</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3df2842471a284a1ab7dc60e657a449"> 2191</a></span><span class="preprocessor">#define LPTIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55a8c97e536de705d0a094f4e6985a8b"> 2192</a></span><span class="preprocessor">#define LPTIM_RCR_REP_Msk           (0xFFUL &lt;&lt; LPTIM_RCR_REP_Pos)              </span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f8e5aa4165a297971eded8dfc3ea27"> 2193</a></span><span class="preprocessor">#define LPTIM_RCR_REP               LPTIM_RCR_REP_Msk                          </span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64f40c78bbc597ada96c2ec828722eeb"> 2201</a></span><span class="preprocessor">#define USART_CR1_UE_Pos             (0U)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 2202</a></span><span class="preprocessor">#define USART_CR1_UE_Msk             (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bb650676aaae4a5203f372d497d5947"> 2203</a></span><span class="preprocessor">#define USART_CR1_UE                 USART_CR1_UE_Msk                          </span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga099541a7c10ddc409196eb14e87897a0"> 2204</a></span><span class="preprocessor">#define USART_CR1_UESM_Pos           (1U)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe"> 2205</a></span><span class="preprocessor">#define USART_CR1_UESM_Msk           (0x1UL &lt;&lt; USART_CR1_UESM_Pos)             </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bf035f3a6674183945975fdda9e5d3a"> 2206</a></span><span class="preprocessor">#define USART_CR1_UESM               USART_CR1_UESM_Msk                        </span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga678b98c07ad61dec17131716d1ddfa58"> 2207</a></span><span class="preprocessor">#define USART_CR1_RE_Pos             (2U)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga625927bbfd40ce911de7183cae92e682"> 2208</a></span><span class="preprocessor">#define USART_CR1_RE_Msk             (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 2209</a></span><span class="preprocessor">#define USART_CR1_RE                 USART_CR1_RE_Msk                          </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53df187761bfed354686b47e0a691564"> 2210</a></span><span class="preprocessor">#define USART_CR1_TE_Pos             (3U)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 2211</a></span><span class="preprocessor">#define USART_CR1_TE_Msk             (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade7f090b04fd78b755b43357ecaa9622"> 2212</a></span><span class="preprocessor">#define USART_CR1_TE                 USART_CR1_TE_Msk                          </span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3"> 2213</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos         (4U)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 2214</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk         (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5221d09eebd12445a20f221bf98066f8"> 2215</a></span><span class="preprocessor">#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      </span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae752d24efb55514807e122dd0ba63bdc"> 2216</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8"> 2217</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL &lt;&lt; USART_CR1_RXNEIE_RXFNEIE_Pos) </span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8342cbdabe2a5ae03ee73452a9ebf935"> 2218</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee92ad658865410023fc8508325024a"> 2219</a></span><span class="preprocessor">#define USART_CR1_TCIE_Pos           (6U)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 2220</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk           (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa17130690a1ca95b972429eb64d4254e"> 2221</a></span><span class="preprocessor">#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        </span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b3a5a839e841d7f468aa7a71d042e24"> 2222</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6dab3533476c5c6e30d8316963053b4"> 2223</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL &lt;&lt; USART_CR1_TXEIE_TXFNFIE_Pos)   </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91ad128d8b96d94461290e19164bbfc3"> 2224</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46a693e8924defd8e57b0b08323afa0b"> 2225</a></span><span class="preprocessor">#define USART_CR1_PEIE_Pos           (8U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 2226</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk           (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27405d413b6d355ccdb076d52fef6875"> 2227</a></span><span class="preprocessor">#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2e65e62ab989658fec2bdaad7892c16"> 2228</a></span><span class="preprocessor">#define USART_CR1_PS_Pos             (9U)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08638afebc30caad3337f1faac6d904e"> 2229</a></span><span class="preprocessor">#define USART_CR1_PS_Msk             (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 2230</a></span><span class="preprocessor">#define USART_CR1_PS                 USART_CR1_PS_Msk                          </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1029c679b6ce540fc8343e074387fa5b"> 2231</a></span><span class="preprocessor">#define USART_CR1_PCE_Pos            (10U)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 2232</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk            (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 2233</a></span><span class="preprocessor">#define USART_CR1_PCE                USART_CR1_PCE_Msk                         </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86cc2060fef5dc3ce6820e31f0156492"> 2234</a></span><span class="preprocessor">#define USART_CR1_WAKE_Pos           (11U)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0bc41f3a11fced743f19684211eacd6"> 2235</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk           (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad831dfc169fcf14b7284984dbecf322d"> 2236</a></span><span class="preprocessor">#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b16c1bf94dba8a889397c5933322308"> 2237</a></span><span class="preprocessor">#define USART_CR1_M_Pos              (12U)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 2238</a></span><span class="preprocessor">#define USART_CR1_M_Msk              (0x10001UL &lt;&lt; USART_CR1_M_Pos)            </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 2239</a></span><span class="preprocessor">#define USART_CR1_M                  USART_CR1_M_Msk                           </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45131329617759787a4866ce988d35e3"> 2240</a></span><span class="preprocessor">#define USART_CR1_M0_Pos             (12U)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50313a1d273a0fdbeea56839fb97996d"> 2241</a></span><span class="preprocessor">#define USART_CR1_M0_Msk             (0x1UL &lt;&lt; USART_CR1_M0_Pos)               </span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8"> 2242</a></span><span class="preprocessor">#define USART_CR1_M0                 USART_CR1_M0_Msk                          </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68a0428a58ed317ba2baf6362123930f"> 2243</a></span><span class="preprocessor">#define USART_CR1_MME_Pos            (13U)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1337df7835fb7605f567f8c23336510"> 2244</a></span><span class="preprocessor">#define USART_CR1_MME_Msk            (0x1UL &lt;&lt; USART_CR1_MME_Pos)              </span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 2245</a></span><span class="preprocessor">#define USART_CR1_MME                USART_CR1_MME_Msk                         </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac313f7deb7198a2c0d53446c418e434b"> 2246</a></span><span class="preprocessor">#define USART_CR1_CMIE_Pos           (14U)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 2247</a></span><span class="preprocessor">#define USART_CR1_CMIE_Msk           (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)             </span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 2248</a></span><span class="preprocessor">#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f51c380de00d417c76712183070ff01"> 2249</a></span><span class="preprocessor">#define USART_CR1_OVER8_Pos          (15U)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac009e53008167c20955efe87a147ea02"> 2250</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk          (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 2251</a></span><span class="preprocessor">#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf30bbaacca54d128b14fc80293a3fb9"> 2252</a></span><span class="preprocessor">#define USART_CR1_DEDT_Pos           (16U)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 2253</a></span><span class="preprocessor">#define USART_CR1_DEDT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2d95af966e08146e1172c4b828bda38"> 2254</a></span><span class="preprocessor">#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01b664114104da4e943d96b59ba37142"> 2255</a></span><span class="preprocessor">#define USART_CR1_DEDT_0             (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 2256</a></span><span class="preprocessor">#define USART_CR1_DEDT_1             (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 2257</a></span><span class="preprocessor">#define USART_CR1_DEDT_2             (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 2258</a></span><span class="preprocessor">#define USART_CR1_DEDT_3             (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa005f970098bde194883b57529b0d306"> 2259</a></span><span class="preprocessor">#define USART_CR1_DEDT_4             (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7640a539139354f68939dd6c4213eeda"> 2260</a></span><span class="preprocessor">#define USART_CR1_DEAT_Pos           (21U)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf428b58fe78a921cec6d585556253c7"> 2261</a></span><span class="preprocessor">#define USART_CR1_DEAT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 2262</a></span><span class="preprocessor">#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 2263</a></span><span class="preprocessor">#define USART_CR1_DEAT_0             (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga915c67729309721386a3211e7ef9c097"> 2264</a></span><span class="preprocessor">#define USART_CR1_DEAT_1             (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 2265</a></span><span class="preprocessor">#define USART_CR1_DEAT_2             (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad9044f6093b026dae8651416935dd2a"> 2266</a></span><span class="preprocessor">#define USART_CR1_DEAT_3             (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 2267</a></span><span class="preprocessor">#define USART_CR1_DEAT_4             (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91a808309c2809d8b08f0782fb321ae8"> 2268</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Pos          (26U)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 2269</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Msk          (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 2270</a></span><span class="preprocessor">#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d4b4a174a7e19ee43b94891582b703"> 2271</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Pos          (27U)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6"> 2272</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Msk          (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae527749fded038f642974711b1d53ba3"> 2273</a></span><span class="preprocessor">#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga747b341323db9d1a6f4f6524ff93725e"> 2274</a></span><span class="preprocessor">#define USART_CR1_M1_Pos             (28U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93c47c9950e9e8727dfc74abaf4be164"> 2275</a></span><span class="preprocessor">#define USART_CR1_M1_Msk             (0x1UL &lt;&lt; USART_CR1_M1_Pos)               </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae19a4c9577dfb1569cf6f564fe6c4949"> 2276</a></span><span class="preprocessor">#define USART_CR1_M1                 USART_CR1_M1_Msk                          </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef8242d8c82a9e6336950cb794030238"> 2277</a></span><span class="preprocessor">#define USART_CR1_FIFOEN_Pos         (29U)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8df13e70aaef03c9f1f387b9f7225bd6"> 2278</a></span><span class="preprocessor">#define USART_CR1_FIFOEN_Msk         (0x1UL &lt;&lt; USART_CR1_FIFOEN_Pos)           </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb5e9fc4111b0159c65811f6a206c192"> 2279</a></span><span class="preprocessor">#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      </span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15d19ba8a8a33699eb7ffe986dca1d9f"> 2280</a></span><span class="preprocessor">#define USART_CR1_TXFEIE_Pos         (30U)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga034591062f99513ae1cc055e4d1c6364"> 2281</a></span><span class="preprocessor">#define USART_CR1_TXFEIE_Msk         (0x1UL &lt;&lt; USART_CR1_TXFEIE_Pos)           </span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab80e139b33533a335a75c58ef2e3ca3c"> 2282</a></span><span class="preprocessor">#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      </span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99c0f08f5e8aaab9c18589e358a7cfaf"> 2283</a></span><span class="preprocessor">#define USART_CR1_RXFFIE_Pos         (31U)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39a93d3dee1458add2e7d2dd694128cd"> 2284</a></span><span class="preprocessor">#define USART_CR1_RXFFIE_Msk         (0x1UL &lt;&lt; USART_CR1_RXFFIE_Pos)           </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d438200ec45e5fe92171128fcf48437"> 2285</a></span><span class="preprocessor">#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      </span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9f5f66329b69f4fbb9ff10a952801c4"> 2288</a></span><span class="preprocessor">#define USART_CR2_SLVEN_Pos          (0U)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf899752e02436dbe09822a53ec11fcf"> 2289</a></span><span class="preprocessor">#define USART_CR2_SLVEN_Msk          (0x1UL &lt;&lt; USART_CR2_SLVEN_Pos)            </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga134485f9d7bc55e1e42ed5b9ad2aa63c"> 2290</a></span><span class="preprocessor">#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       </span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4c4f3661a5d26ca5b6d604b6d2a640"> 2291</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS_Pos        (3U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga750047210c68047fa0f47ed4a229185a"> 2292</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS_Msk        (0x1UL &lt;&lt; USART_CR2_DIS_NSS_Pos)          </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2def80ad9addd71c47ae109056bd19b"> 2293</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c"> 2294</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Pos          (4U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 2295</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Msk          (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d8588feb26d8b36054a060d6b691823"> 2296</a></span><span class="preprocessor">#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624"> 2297</a></span><span class="preprocessor">#define USART_CR2_LBDL_Pos           (5U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 2298</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk           (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 2299</a></span><span class="preprocessor">#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9af36362bd69d0008e46a7ea7633b0f"> 2300</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Pos          (6U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 2301</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk          (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 2302</a></span><span class="preprocessor">#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0262849ac25bc43d23d46945c85851b0"> 2303</a></span><span class="preprocessor">#define USART_CR2_LBCL_Pos           (8U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 2304</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk           (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 2305</a></span><span class="preprocessor">#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4188976dbf7f6455ba79d1afd830cf7a"> 2306</a></span><span class="preprocessor">#define USART_CR2_CPHA_Pos           (9U)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 2307</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk           (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga362976ce813e58310399d113d2cf09cb"> 2308</a></span><span class="preprocessor">#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga110f164794e57c70b9d7b0b26577e86a"> 2309</a></span><span class="preprocessor">#define USART_CR2_CPOL_Pos           (10U)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 2310</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk           (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 2311</a></span><span class="preprocessor">#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff740ebbb84ac8db332d177cd6cc9235"> 2312</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Pos          (11U)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 2313</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk          (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 2314</a></span><span class="preprocessor">#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51"> 2315</a></span><span class="preprocessor">#define USART_CR2_STOP_Pos           (12U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 2316</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk           (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf993e483318ebcecffd18649de766dc6"> 2317</a></span><span class="preprocessor">#define USART_CR2_STOP               USART_CR2_STOP_Msk                        </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 2318</a></span><span class="preprocessor">#define USART_CR2_STOP_0             (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 2319</a></span><span class="preprocessor">#define USART_CR2_STOP_1             (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f"> 2320</a></span><span class="preprocessor">#define USART_CR2_LINEN_Pos          (14U)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 2321</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk          (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 2322</a></span><span class="preprocessor">#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga222983c0ec62822a37a0da9d114fb75e"> 2323</a></span><span class="preprocessor">#define USART_CR2_SWAP_Pos           (15U)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 2324</a></span><span class="preprocessor">#define USART_CR2_SWAP_Msk           (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)             </span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aecba5721df1c1adb6d0264625accad"> 2325</a></span><span class="preprocessor">#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        </span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8bba63d44a14e161f561a5a3591dff4"> 2326</a></span><span class="preprocessor">#define USART_CR2_RXINV_Pos          (16U)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 2327</a></span><span class="preprocessor">#define USART_CR2_RXINV_Msk          (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)            </span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafff10115e1adb07c00f42627cedf01e5"> 2328</a></span><span class="preprocessor">#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e85095255df25708af3998bfbc0f840"> 2329</a></span><span class="preprocessor">#define USART_CR2_TXINV_Pos          (17U)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bdf6d30f688b739455d262344d9145d"> 2330</a></span><span class="preprocessor">#define USART_CR2_TXINV_Msk          (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)            </span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 2331</a></span><span class="preprocessor">#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabedc64f34c6631efb738a4c3146d4717"> 2332</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Pos        (18U)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 2333</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Msk        (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 2334</a></span><span class="preprocessor">#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08"> 2335</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Pos       (19U)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 2336</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Msk       (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7342ab16574cebf157aa885a79986812"> 2337</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd50e8338e173588e3e228cd36fea49b"> 2338</a></span><span class="preprocessor">#define USART_CR2_ABREN_Pos          (20U)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 2339</a></span><span class="preprocessor">#define USART_CR2_ABREN_Msk          (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)            </span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 2340</a></span><span class="preprocessor">#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aec992473cfdf90375f5156816361e7"> 2341</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Pos        (21U)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 2342</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Msk        (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 2343</a></span><span class="preprocessor">#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 2344</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_0          (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac439d0281ee2e6f20261076a50314cff"> 2345</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_1          (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6c059ff69b8b03c14958fb24a214192"> 2346</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Pos          (23U)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca386418170bcbfd458e6976c29deed3"> 2347</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Msk          (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab89524eda63950f55bc47208a66b7dca"> 2348</a></span><span class="preprocessor">#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       </span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d1320f17e2f61e21a867e538c737ac3"> 2349</a></span><span class="preprocessor">#define USART_CR2_ADD_Pos            (24U)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 2350</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk            (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)             </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee77fac25142271ad56d49685e518b3"> 2351</a></span><span class="preprocessor">#define USART_CR2_ADD                USART_CR2_ADD_Msk                         </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e"> 2354</a></span><span class="preprocessor">#define USART_CR3_EIE_Pos            (0U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 2355</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk            (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaed1a39c551b1641128f81893ff558d0"> 2356</a></span><span class="preprocessor">#define USART_CR3_EIE                USART_CR3_EIE_Msk                         </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22ce6319d8acdb4a57215aeb933c7a57"> 2357</a></span><span class="preprocessor">#define USART_CR3_IREN_Pos           (1U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3c0575491453dbd478d5a3413ac759c"> 2358</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk           (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 2359</a></span><span class="preprocessor">#define USART_CR3_IREN               USART_CR3_IREN_Msk                        </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73290a1bb7594fc2016662ba4b927dd5"> 2360</a></span><span class="preprocessor">#define USART_CR3_IRLP_Pos           (2U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67262b96751aebc3a04d3a6d46213633"> 2361</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk           (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22af8d399f1adda62e31186f0309af80"> 2362</a></span><span class="preprocessor">#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        </span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7df0071641a9cc2d70e4957c28f923c9"> 2363</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Pos          (3U)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5553c10996ceb918244202407347848d"> 2364</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk          (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac71129810fab0b46d91161a39e3f8d01"> 2365</a></span><span class="preprocessor">#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       </span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga818bd165232f86477503e8f9bc9de049"> 2366</a></span><span class="preprocessor">#define USART_CR3_NACK_Pos           (4U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 2367</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk           (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 2368</a></span><span class="preprocessor">#define USART_CR3_NACK               USART_CR3_NACK_Msk                        </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae269fb759007c1043534a3794f7b98d"> 2369</a></span><span class="preprocessor">#define USART_CR3_SCEN_Pos           (5U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 2370</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk           (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 2371</a></span><span class="preprocessor">#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773"> 2372</a></span><span class="preprocessor">#define USART_CR3_DMAR_Pos           (6U)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 2373</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk           (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff130f15493c765353ec2fd605667c5a"> 2374</a></span><span class="preprocessor">#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00afc87870cbe74aabf127179dedca3f"> 2375</a></span><span class="preprocessor">#define USART_CR3_DMAT_Pos           (7U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga114a52251ccd0dae87055bbd336add29"> 2376</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk           (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 2377</a></span><span class="preprocessor">#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        </span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga790491b1c83dd6a84a6f86945cf74563"> 2378</a></span><span class="preprocessor">#define USART_CR3_RTSE_Pos           (8U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae20cda51a847495ad5f32c5f5c252152"> 2379</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk           (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 2380</a></span><span class="preprocessor">#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        </span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3bfa28091d9c8781aeb03fcb371dd01"> 2381</a></span><span class="preprocessor">#define USART_CR3_CTSE_Pos           (9U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97e4c254d292233d827a898bda170fa4"> 2382</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa125f026b1ca2d76eab48b191baed265"> 2383</a></span><span class="preprocessor">#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        </span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d"> 2384</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Pos          (10U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 2385</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk          (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 2386</a></span><span class="preprocessor">#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       </span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d9eb170fd3fa98254e243f588e5a068"> 2387</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos         (11U)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 2388</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk         (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 2389</a></span><span class="preprocessor">#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      </span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga102a294cf149c9a0ef423a5c5178f51e"> 2390</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Pos         (12U)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 2391</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Msk         (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33d63c7953788124179cd18a8890a91a"> 2392</a></span><span class="preprocessor">#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      </span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga315eff6532631e01c4b46241b8203120"> 2393</a></span><span class="preprocessor">#define USART_CR3_DDRE_Pos           (13U)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 2394</a></span><span class="preprocessor">#define USART_CR3_DDRE_Msk           (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)             </span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1f1b53b09336e82958755747853a753"> 2395</a></span><span class="preprocessor">#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        </span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga502aaea0f34e2ab34624ff66f1c8b101"> 2396</a></span><span class="preprocessor">#define USART_CR3_DEM_Pos            (14U)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 2397</a></span><span class="preprocessor">#define USART_CR3_DEM_Msk            (0x1UL &lt;&lt; USART_CR3_DEM_Pos)              </span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 2398</a></span><span class="preprocessor">#define USART_CR3_DEM                USART_CR3_DEM_Msk                         </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab35291bee983f8af47b6ad7193a06cc7"> 2399</a></span><span class="preprocessor">#define USART_CR3_DEP_Pos            (15U)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf5c087ecc921b7b5c18b5682b12245"> 2400</a></span><span class="preprocessor">#define USART_CR3_DEP_Msk            (0x1UL &lt;&lt; USART_CR3_DEP_Pos)              </span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2000c42015289291da1c58fe27800d64"> 2401</a></span><span class="preprocessor">#define USART_CR3_DEP                USART_CR3_DEP_Msk                         </span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4008eaf6e81fd47fdde1570d040a9383"> 2402</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Pos        (17U)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b0f17cc3f0bad54811dd313232e3afc"> 2403</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Msk        (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac63401e737dd8c4ac061a67e092fbece"> 2404</a></span><span class="preprocessor">#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     </span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 2405</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_0          (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga236904fec78373f4fa02948bbf1db56a"> 2406</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_1          (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81fd59d184128d73b8b82d249614cb27"> 2407</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_2          (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ce25836b875af6532f3f25463c4665e"> 2408</a></span><span class="preprocessor">#define USART_CR3_WUS_Pos            (20U)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4b2294e603dc3950aa2615678db8d17"> 2409</a></span><span class="preprocessor">#define USART_CR3_WUS_Msk            (0x3UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76d102b464f15cbe18b0d83b61150293"> 2410</a></span><span class="preprocessor">#define USART_CR3_WUS                USART_CR3_WUS_Msk                         </span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 2411</a></span><span class="preprocessor">#define USART_CR3_WUS_0              (0x1UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3187bcba3c2e213f8a0523aa02837b32"> 2412</a></span><span class="preprocessor">#define USART_CR3_WUS_1              (0x2UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"> 2413</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Pos          (22U)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga690139593d7b232c96b0427fcc088d15"> 2414</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Msk          (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8006ca5d160f9805977f2c77f146a75c"> 2415</a></span><span class="preprocessor">#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       </span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ed54d58380c1de4d248bfb8080d58c7"> 2416</a></span><span class="preprocessor">#define USART_CR3_TXFTIE_Pos         (23U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac924ee84c84daaa8b58a438a528b8c03"> 2417</a></span><span class="preprocessor">#define USART_CR3_TXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_TXFTIE_Pos)           </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55ca97ca5a14b5dfd06424324a35550f"> 2418</a></span><span class="preprocessor">#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga139127c6694c96da27db678db86e65fa"> 2419</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Pos        (24U)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da055779e9c573b7de6d88df4d74b36"> 2420</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Msk        (0x1UL &lt;&lt; USART_CR3_TCBGTIE_Pos)          </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f4eac3d2b24fce9c627825571823ec4"> 2421</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     </span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6491228522aa7eb6e74591a4a6be9144"> 2422</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_Pos        (25U)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fa20a31b23fbcb8e47ba4526562212c"> 2423</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab90e1ecd73a2286ea1e5f056fb2b51d3"> 2424</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     </span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8b113e8d794dc256745b970cc2e4704"> 2425</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga216b1b9afd21e8e4ba132605aacf7534"> 2426</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24cb2175b76382753462bed1d36d518c"> 2427</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e18844a00d5f53de9a808d3412c7ff9"> 2428</a></span><span class="preprocessor">#define USART_CR3_RXFTIE_Pos         (28U)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19090b545d3531a914151d215b7b3b92"> 2429</a></span><span class="preprocessor">#define USART_CR3_RXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_RXFTIE_Pos)           </span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49fc035fafb880dadb6a60fdf2ba8795"> 2430</a></span><span class="preprocessor">#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      </span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1a8212466a19ac9c5e967d17f86f6bb"> 2431</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_Pos        (29U)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe57ac1c6b9bce8b456e8eeba6220f3e"> 2432</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fcfeb5d260242461009770e93fe5d63"> 2433</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cc91bacf5659188d4ef8d13fc48b5c3"> 2434</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4651a05997c8bef8485185f7c8874142"> 2435</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2683f01784119560144bd0c7fd8d85e"> 2436</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd8873778bab3ffdb6117712f0b08429"> 2439</a></span><span class="preprocessor">#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        </span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab09117d544d70ca803eb3831fc86b4a2"> 2442</a></span><span class="preprocessor">#define USART_GTPR_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga742100366bd139204afb3402a052a588"> 2443</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk           (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 2444</a></span><span class="preprocessor">#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga219c2c6c797f288ff792f0b6c792070b"> 2445</a></span><span class="preprocessor">#define USART_GTPR_GT_Pos            (8U)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddc06fc01cf5031610706007672f2780"> 2446</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk            (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 2447</a></span><span class="preprocessor">#define USART_GTPR_GT                USART_GTPR_GT_Msk                         </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8121420c036e48c9ec89bba961aef3ec"> 2450</a></span><span class="preprocessor">#define USART_RTOR_RTO_Pos           (0U)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 2451</a></span><span class="preprocessor">#define USART_RTOR_RTO_Msk           (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)        </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 2452</a></span><span class="preprocessor">#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        </span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb201e32d29f6b998571d687448139e6"> 2453</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Pos          (24U)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58"> 2454</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Msk          (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14f65309076ce671d0efac5265eb276d"> 2455</a></span><span class="preprocessor">#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       </span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad261e1474dfb5329b5520e22790b026b"> 2458</a></span><span class="preprocessor">#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              </span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 2459</a></span><span class="preprocessor">#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              </span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 2460</a></span><span class="preprocessor">#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              </span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b148ee7c697bbcf836648063613612a"> 2461</a></span><span class="preprocessor">#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              </span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa40d2e52b5955b30c9399eb3dec769e8"> 2462</a></span><span class="preprocessor">#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac55ce53d1486d4ca5a13183e4d78418d"> 2465</a></span><span class="preprocessor">#define USART_ISR_PE_Pos             (0U)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7b9eb35da82f39c93d867ef97354973"> 2466</a></span><span class="preprocessor">#define USART_ISR_PE_Msk             (0x1UL &lt;&lt; USART_ISR_PE_Pos)               </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 2467</a></span><span class="preprocessor">#define USART_ISR_PE                 USART_ISR_PE_Msk                          </span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4876c9c39ec5710f92c15328d11af9e"> 2468</a></span><span class="preprocessor">#define USART_ISR_FE_Pos             (1U)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 2469</a></span><span class="preprocessor">#define USART_ISR_FE_Msk             (0x1UL &lt;&lt; USART_ISR_FE_Pos)               </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 2470</a></span><span class="preprocessor">#define USART_ISR_FE                 USART_ISR_FE_Msk                          </span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa"> 2471</a></span><span class="preprocessor">#define USART_ISR_NE_Pos             (2U)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga015a59198487b53f88535babb98ae0a3"> 2472</a></span><span class="preprocessor">#define USART_ISR_NE_Msk             (0x1UL &lt;&lt; USART_ISR_NE_Pos)               </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 2473</a></span><span class="preprocessor">#define USART_ISR_NE                 USART_ISR_NE_Msk                          </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade7ac40cfc963f125654ba13d8ac6baf"> 2474</a></span><span class="preprocessor">#define USART_ISR_ORE_Pos            (3U)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 2475</a></span><span class="preprocessor">#define USART_ISR_ORE_Msk            (0x1UL &lt;&lt; USART_ISR_ORE_Pos)              </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 2476</a></span><span class="preprocessor">#define USART_ISR_ORE                USART_ISR_ORE_Msk                         </span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04b64bc708038630eaf4f5ecf83d468b"> 2477</a></span><span class="preprocessor">#define USART_ISR_IDLE_Pos           (4U)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab963ebe456544ea82d31400edd16f1f1"> 2478</a></span><span class="preprocessor">#define USART_ISR_IDLE_Msk           (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)             </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacee745b19e0a6073280d234fdc96e627"> 2479</a></span><span class="preprocessor">#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0af2fcdf9b5d3c84955a63018401dca3"> 2480</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Pos     (5U)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa26f637db52d8f73b1bcd9c74b224924"> 2481</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL &lt;&lt; USART_ISR_RXNE_RXFNE_Pos)      </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe52544cefa3642d3d1b3db7473bdbf2"> 2482</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                </span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72"> 2483</a></span><span class="preprocessor">#define USART_ISR_TC_Pos             (6U)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 2484</a></span><span class="preprocessor">#define USART_ISR_TC_Msk             (0x1UL &lt;&lt; USART_ISR_TC_Pos)               </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 2485</a></span><span class="preprocessor">#define USART_ISR_TC                 USART_ISR_TC_Msk                          </span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga556a214f57d8111f89fd66ee6c85e224"> 2486</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Pos      (7U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6548a56e2956bbd19ed65b52bff4d4db"> 2487</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Msk      (0x1UL &lt;&lt; USART_ISR_TXE_TXFNF_Pos)       </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18793a28000fe6bf23a08265951eb3e5"> 2488</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                  </span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd"> 2489</a></span><span class="preprocessor">#define USART_ISR_LBDF_Pos           (8U)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac29c9402e7e831f8133c378ce663801e"> 2490</a></span><span class="preprocessor">#define USART_ISR_LBDF_Msk           (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)             </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf00a820cca1d3bb31f9f4f602f070c44"> 2491</a></span><span class="preprocessor">#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11421aa78a5d3f93b40b96a43170b128"> 2492</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Pos          (9U)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 2493</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Msk          (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 2494</a></span><span class="preprocessor">#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"> 2495</a></span><span class="preprocessor">#define USART_ISR_CTS_Pos            (10U)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac402a118b5a829c25754df846ab7b492"> 2496</a></span><span class="preprocessor">#define USART_ISR_CTS_Msk            (0x1UL &lt;&lt; USART_ISR_CTS_Pos)              </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 2497</a></span><span class="preprocessor">#define USART_ISR_CTS                USART_ISR_CTS_Msk                         </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa74ca11e1c042b629896dfcfb7032a53"> 2498</a></span><span class="preprocessor">#define USART_ISR_RTOF_Pos           (11U)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa529be006a377dfbafebe935763db981"> 2499</a></span><span class="preprocessor">#define USART_ISR_RTOF_Msk           (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)             </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 2500</a></span><span class="preprocessor">#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        </span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99892796221d4d032b270b42e2a1b085"> 2501</a></span><span class="preprocessor">#define USART_ISR_EOBF_Pos           (12U)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac041e9e09aa899892e8173dc61d40c0c"> 2502</a></span><span class="preprocessor">#define USART_ISR_EOBF_Msk           (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)             </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 2503</a></span><span class="preprocessor">#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12eca251f6a10d2176ac51152fb598f3"> 2504</a></span><span class="preprocessor">#define USART_ISR_UDR_Pos            (13U)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e"> 2505</a></span><span class="preprocessor">#define USART_ISR_UDR_Msk            (0x1UL &lt;&lt; USART_ISR_UDR_Pos)              </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef5b4369d11e4acaf9a672947102534c"> 2506</a></span><span class="preprocessor">#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6146e8fb3e393dce355eeda7757b8a6"> 2507</a></span><span class="preprocessor">#define USART_ISR_ABRE_Pos           (14U)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac97cda0ddd3329946d67b46214d96cac"> 2508</a></span><span class="preprocessor">#define USART_ISR_ABRE_Msk           (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)             </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 2509</a></span><span class="preprocessor">#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1543863e600874b79a1892e0074bd0c"> 2510</a></span><span class="preprocessor">#define USART_ISR_ABRF_Pos           (15U)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 2511</a></span><span class="preprocessor">#define USART_ISR_ABRF_Msk           (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)             </span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbbfac6c1ba908d265572184b02daed2"> 2512</a></span><span class="preprocessor">#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga008b5798e4bfb597a04f07a614145620"> 2513</a></span><span class="preprocessor">#define USART_ISR_BUSY_Pos           (16U)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 2514</a></span><span class="preprocessor">#define USART_ISR_BUSY_Msk           (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)             </span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 2515</a></span><span class="preprocessor">#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e"> 2516</a></span><span class="preprocessor">#define USART_ISR_CMF_Pos            (17U)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 2517</a></span><span class="preprocessor">#define USART_ISR_CMF_Msk            (0x1UL &lt;&lt; USART_ISR_CMF_Pos)              </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 2518</a></span><span class="preprocessor">#define USART_ISR_CMF                USART_ISR_CMF_Msk                         </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c66fcd9f462060dd82dd252f69b45bf"> 2519</a></span><span class="preprocessor">#define USART_ISR_SBKF_Pos           (18U)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 2520</a></span><span class="preprocessor">#define USART_ISR_SBKF_Msk           (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)             </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 2521</a></span><span class="preprocessor">#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4755fb0a6f9532f17cfe1346feb80bf"> 2522</a></span><span class="preprocessor">#define USART_ISR_RWU_Pos            (19U)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 2523</a></span><span class="preprocessor">#define USART_ISR_RWU_Msk            (0x1UL &lt;&lt; USART_ISR_RWU_Pos)              </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 2524</a></span><span class="preprocessor">#define USART_ISR_RWU                USART_ISR_RWU_Msk                         </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5"> 2525</a></span><span class="preprocessor">#define USART_ISR_WUF_Pos            (20U)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad628ee3720d183f191e3c1d677b4bcd4"> 2526</a></span><span class="preprocessor">#define USART_ISR_WUF_Msk            (0x1UL &lt;&lt; USART_ISR_WUF_Pos)              </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 2527</a></span><span class="preprocessor">#define USART_ISR_WUF                USART_ISR_WUF_Msk                         </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d"> 2528</a></span><span class="preprocessor">#define USART_ISR_TEACK_Pos          (21U)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 2529</a></span><span class="preprocessor">#define USART_ISR_TEACK_Msk          (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)            </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1433ae77d20ec6da645117cde536f81"> 2530</a></span><span class="preprocessor">#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b4830253f0b83aa34e8945ec1f2b990"> 2531</a></span><span class="preprocessor">#define USART_ISR_REACK_Pos          (22U)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47d1c2dde620b507955a50a0a3c57cda"> 2532</a></span><span class="preprocessor">#define USART_ISR_REACK_Msk          (0x1UL &lt;&lt; USART_ISR_REACK_Pos)            </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 2533</a></span><span class="preprocessor">#define USART_ISR_REACK              USART_ISR_REACK_Msk                       </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef13bae85c990e8deceff60dfc4d0452"> 2534</a></span><span class="preprocessor">#define USART_ISR_TXFE_Pos           (23U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b7932194cd92ea8ae66308167428f0c"> 2535</a></span><span class="preprocessor">#define USART_ISR_TXFE_Msk           (0x1UL &lt;&lt; USART_ISR_TXFE_Pos)             </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf322143841cafcdbc2f46b0a99c8c7c5"> 2536</a></span><span class="preprocessor">#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff38419cb8f396d9f9bdbfd6e8ea1eb5"> 2537</a></span><span class="preprocessor">#define USART_ISR_RXFF_Pos           (24U)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3"> 2538</a></span><span class="preprocessor">#define USART_ISR_RXFF_Msk           (0x1UL &lt;&lt; USART_ISR_RXFF_Pos)             </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf5a3b29c38098274947c0b8782997f"> 2539</a></span><span class="preprocessor">#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02af1bee3602af5feeb3bef1bede411d"> 2540</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Pos          (25U)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f"> 2541</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Msk          (0x1UL &lt;&lt; USART_ISR_TCBGT_Pos)            </span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9c861daca1188e562fc2cda3a434e15"> 2542</a></span><span class="preprocessor">#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55681f71d16befacc38abd310a37bfce"> 2543</a></span><span class="preprocessor">#define USART_ISR_RXFT_Pos           (26U)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedbcdf696b394c0c4b071d5776626f50"> 2544</a></span><span class="preprocessor">#define USART_ISR_RXFT_Msk           (0x1UL &lt;&lt; USART_ISR_RXFT_Pos)             </span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ab0ae314fb7a4b72f5cfa9ea870673"> 2545</a></span><span class="preprocessor">#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga704c556716afe17569a66b6e6a8c993b"> 2546</a></span><span class="preprocessor">#define USART_ISR_TXFT_Pos           (27U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c008bc69d6a4074c114ec7254374e08"> 2547</a></span><span class="preprocessor">#define USART_ISR_TXFT_Msk           (0x1UL &lt;&lt; USART_ISR_TXFT_Pos)             </span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19599526bda646dd6a990dad29458285"> 2548</a></span><span class="preprocessor">#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        </span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa925c201b665549469a6858d1040638"> 2551</a></span><span class="preprocessor">#define USART_ICR_PECF_Pos           (0U)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 2552</a></span><span class="preprocessor">#define USART_ICR_PECF_Msk           (0x1UL &lt;&lt; USART_ICR_PECF_Pos)             </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga404185136eb68f679e82e0187d66e411"> 2553</a></span><span class="preprocessor">#define USART_ICR_PECF               USART_ICR_PECF_Msk                        </span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga565b3f9f5a5afd87a14435aec128a4af"> 2554</a></span><span class="preprocessor">#define USART_ICR_FECF_Pos           (1U)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 2555</a></span><span class="preprocessor">#define USART_ICR_FECF_Msk           (0x1UL &lt;&lt; USART_ICR_FECF_Pos)             </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 2556</a></span><span class="preprocessor">#define USART_ICR_FECF               USART_ICR_FECF_Msk                        </span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa84ad55d359bf3027fb053bb9e985bfd"> 2557</a></span><span class="preprocessor">#define USART_ICR_NECF_Pos           (2U)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bab7991f51b57e8357676d684564cf7"> 2558</a></span><span class="preprocessor">#define USART_ICR_NECF_Msk           (0x1UL &lt;&lt; USART_ICR_NECF_Pos)             </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac93fffe176d75c707e6bef9d15406331"> 2559</a></span><span class="preprocessor">#define USART_ICR_NECF               USART_ICR_NECF_Msk                        </span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcd88555415ddcd62e99f62175c4157f"> 2560</a></span><span class="preprocessor">#define USART_ICR_ORECF_Pos          (3U)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 2561</a></span><span class="preprocessor">#define USART_ICR_ORECF_Msk          (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)            </span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 2562</a></span><span class="preprocessor">#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bf8e10f0165224f11b0349044d4aea5"> 2563</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Pos         (4U)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 2564</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Msk         (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 2565</a></span><span class="preprocessor">#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91b04d05cd86b7cc54a1789e44df92e3"> 2566</a></span><span class="preprocessor">#define USART_ICR_TXFECF_Pos         (5U)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe92add7206cf84b0646ba159a6e1d57"> 2567</a></span><span class="preprocessor">#define USART_ICR_TXFECF_Msk         (0x1UL &lt;&lt; USART_ICR_TXFECF_Pos)           </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga482ed578140c2eb9d647195dba6c0e9c"> 2568</a></span><span class="preprocessor">#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78258e16838bdce42ad7fedce636127a"> 2569</a></span><span class="preprocessor">#define USART_ICR_TCCF_Pos           (6U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5af980293332522d448518b1b900b410"> 2570</a></span><span class="preprocessor">#define USART_ICR_TCCF_Msk           (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)             </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf92ea54425a962dde662b10b61d0250"> 2571</a></span><span class="preprocessor">#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        </span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8d85c61ba2c31407e68210b25ef7bb"> 2572</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Pos        (7U)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5"> 2573</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Msk        (0x1UL &lt;&lt; USART_ICR_TCBGTCF_Pos)          </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e672683bf5d8ab04639694086dad96"> 2574</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     </span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d30a95fd19badc0897ca81f40793283"> 2575</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Pos          (8U)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1537d0f3d76831a93415c9c8a423240"> 2576</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Msk          (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 2577</a></span><span class="preprocessor">#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecd73e9063595dc3781c6b23a52672ae"> 2578</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Pos          (9U)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 2579</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Msk          (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 2580</a></span><span class="preprocessor">#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31f7558be732121ccde59529915144e0"> 2581</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Pos          (11U)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 2582</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Msk          (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 2583</a></span><span class="preprocessor">#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       </span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30e50712646964e9dede476adfa73278"> 2584</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Pos          (12U)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga887888dd86afede52295a519069de826"> 2585</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Msk          (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42bb71b7141c9fe56a06377a0071b616"> 2586</a></span><span class="preprocessor">#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       </span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f8815a119f997baf603bb4c4da0046d"> 2587</a></span><span class="preprocessor">#define USART_ICR_UDRCF_Pos          (13U)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f391c71125d52192444bf0dc9742680"> 2588</a></span><span class="preprocessor">#define USART_ICR_UDRCF_Msk          (0x1UL &lt;&lt; USART_ICR_UDRCF_Pos)            </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2bf63e682e013f87e611d458e22d699"> 2589</a></span><span class="preprocessor">#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       </span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ca9109c65632fd5615eab3c1364a744"> 2590</a></span><span class="preprocessor">#define USART_ICR_CMCF_Pos           (17U)</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec57e194646688f2e0c948d9a67746ff"> 2591</a></span><span class="preprocessor">#define USART_ICR_CMCF_Msk           (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)             </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5478360c2639166c4d645b64cbf371be"> 2592</a></span><span class="preprocessor">#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3118346ef1a57410585d7e005f94aa1"> 2593</a></span><span class="preprocessor">#define USART_ICR_WUCF_Pos           (20U)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbcdc69e2f8586917570a36557be4483"> 2594</a></span><span class="preprocessor">#define USART_ICR_WUCF_Msk           (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)             </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0526db5696016ae784e46b80027044fa"> 2595</a></span><span class="preprocessor">#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4"> 2598</a></span><span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d"> 2599</a></span><span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)           </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 2600</a></span><span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5b9e3f8c33baf080e823b37be46e396"> 2603</a></span><span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada03ee92e9e0d55959dbd64f19c5c43d"> 2604</a></span><span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)           </span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 2605</a></span><span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment">/*******************  Bit definition for USART_PRESC register  ****************/</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b891061982a5842b2e022ce72518679"> 2608</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_Pos    (0U)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ba8b45b959ea26453d47c869c03edad"> 2609</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_Msk    (0xFUL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga232a983aab5682e588622a06c176ebfa"> 2610</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab40c13d13f0b171a0f661ac74845595"> 2611</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_0      (0x1UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4798668508050868b73be18d4185a0cf"> 2612</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_1      (0x2UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4eaad2f889bf5259e597222955c7701d"> 2613</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_2      (0x4UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fd9abaaab7effd11c082608e3b603bf"> 2614</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_3      (0x8UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3deebcf1cf5fae1957476154502b1fb5"> 2622</a></span><span class="preprocessor">#define CRC_DR_DR_Pos            (0U)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 2623</a></span><span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)               </span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 2624</a></span><span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab63759809b1cd1cfdf46d92becc60f85"> 2627</a></span><span class="preprocessor">#define CRC_IDR_IDR_Pos          (0U)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 2628</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_IDR_IDR_Pos)                   </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 2629</a></span><span class="preprocessor">#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                               </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a12ab5306d6320069e08e63cd9a56f1"> 2632</a></span><span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 2633</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                   </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d57481fb891a0964b40f721354c56d7"> 2634</a></span><span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29fa2eebbf573932af772c709cf89841"> 2635</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac936837464e128d0a454320353e96857"> 2636</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 2637</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga684388729236be158fa8d084003d92ce"> 2638</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 2639</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                </span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95ec504b3e14150346370aa1c1c691a8"> 2640</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 2641</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 2642</a></span><span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 2643</a></span><span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 2644</a></span><span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                  </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea775e87da619d420bfde9d7eb54e22"> 2645</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2af78df77ce172d08e399e34c5ded959"> 2646</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                 </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 2647</a></span><span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070"> 2650</a></span><span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 2651</a></span><span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)           </span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 2652</a></span><span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6ff396de342974b7bd130abce1ae5d0"> 2655</a></span><span class="preprocessor">#define CRC_POL_POL_Pos          (0U)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 2656</a></span><span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)             </span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 2657</a></span><span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">/*                       Advanced Encryption Standard (AES)                   */</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment">/*******************  Bit definition for AES_CR register  *********************/</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94239ebfdefe520d8fddac30ee24bf76"> 2665</a></span><span class="preprocessor">#define AES_CR_EN_Pos            (0U)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad512a8ff3fabf73a51052cc85c23f26"> 2666</a></span><span class="preprocessor">#define AES_CR_EN_Msk            (0x1UL &lt;&lt; AES_CR_EN_Pos)                      </span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga793f677a6e13b096fb17d916bed37cef"> 2667</a></span><span class="preprocessor">#define AES_CR_EN                AES_CR_EN_Msk                                 </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf6a9fbfcf3dd9860eec46d26688dbe"> 2668</a></span><span class="preprocessor">#define AES_CR_DATATYPE_Pos      (1U)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61d2ab5c0d364ab4d1493454ffbae54a"> 2669</a></span><span class="preprocessor">#define AES_CR_DATATYPE_Msk      (0x3UL &lt;&lt; AES_CR_DATATYPE_Pos)                </span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c80e8d81c50c097af9cf7de557df110"> 2670</a></span><span class="preprocessor">#define AES_CR_DATATYPE          AES_CR_DATATYPE_Msk                           </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2764073cf0c876f608f91f8c14663e61"> 2671</a></span><span class="preprocessor">#define AES_CR_DATATYPE_0        (0x1UL &lt;&lt; AES_CR_DATATYPE_Pos)                </span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga613f4a6783fc4eafef1ad142554ed74d"> 2672</a></span><span class="preprocessor">#define AES_CR_DATATYPE_1        (0x2UL &lt;&lt; AES_CR_DATATYPE_Pos)                </span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37d6bd08769df176d2b35ce57f612369"> 2674</a></span><span class="preprocessor">#define AES_CR_MODE_Pos          (3U)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga927fb726654f5bb80f4d5501aa374dcb"> 2675</a></span><span class="preprocessor">#define AES_CR_MODE_Msk          (0x3UL &lt;&lt; AES_CR_MODE_Pos)                    </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6d9390051e249621eb513c23d12cb8"> 2676</a></span><span class="preprocessor">#define AES_CR_MODE              AES_CR_MODE_Msk                               </span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa9dc6317e5abb4231933795c5a6462f"> 2677</a></span><span class="preprocessor">#define AES_CR_MODE_0            (0x1UL &lt;&lt; AES_CR_MODE_Pos)                    </span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d"> 2678</a></span><span class="preprocessor">#define AES_CR_MODE_1            (0x2UL &lt;&lt; AES_CR_MODE_Pos)                    </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4366ad20bcb35a8ec607b658fecbf47b"> 2680</a></span><span class="preprocessor">#define AES_CR_CHMOD_Pos         (5U)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62723ad0402ac5e6198b14bdd03c4a8d"> 2681</a></span><span class="preprocessor">#define AES_CR_CHMOD_Msk         (0x803UL &lt;&lt; AES_CR_CHMOD_Pos)                 </span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0480c556742416e139d9323edabfb0f"> 2682</a></span><span class="preprocessor">#define AES_CR_CHMOD             AES_CR_CHMOD_Msk                              </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc6e7f7797482bf5033109516c6896db"> 2683</a></span><span class="preprocessor">#define AES_CR_CHMOD_0           (0x001UL &lt;&lt; AES_CR_CHMOD_Pos)                 </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4b9147f8228e54a153df8d8c64bf028"> 2684</a></span><span class="preprocessor">#define AES_CR_CHMOD_1           (0x002UL &lt;&lt; AES_CR_CHMOD_Pos)                 </span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2507f8594f65fa82a7f160d1e324e48"> 2685</a></span><span class="preprocessor">#define AES_CR_CHMOD_2           (0x800UL &lt;&lt; AES_CR_CHMOD_Pos)                 </span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44a75feeda4f8aa88b4118770c1af5ea"> 2687</a></span><span class="preprocessor">#define AES_CR_CCFC_Pos          (7U)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3a108321bf0cbafe318ed3f2fa9d564"> 2688</a></span><span class="preprocessor">#define AES_CR_CCFC_Msk          (0x1UL &lt;&lt; AES_CR_CCFC_Pos)                    </span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba058729353aa9497c4373feb991c188"> 2689</a></span><span class="preprocessor">#define AES_CR_CCFC              AES_CR_CCFC_Msk                               </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1857bb5aab63895b512a11695f4cec2c"> 2690</a></span><span class="preprocessor">#define AES_CR_ERRC_Pos          (8U)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae53e7a4e56b306df363fdd1dc42642ef"> 2691</a></span><span class="preprocessor">#define AES_CR_ERRC_Msk          (0x1UL &lt;&lt; AES_CR_ERRC_Pos)                    </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5"> 2692</a></span><span class="preprocessor">#define AES_CR_ERRC              AES_CR_ERRC_Msk                               </span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae74e2a45fc25abb4b0a95adba27add70"> 2693</a></span><span class="preprocessor">#define AES_CR_CCFIE_Pos         (9U)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga189138525a481b4dd1c92903211e4c4c"> 2694</a></span><span class="preprocessor">#define AES_CR_CCFIE_Msk         (0x1UL &lt;&lt; AES_CR_CCFIE_Pos)                   </span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1964170b5e6c6cea56075ed03170a9e7"> 2695</a></span><span class="preprocessor">#define AES_CR_CCFIE             AES_CR_CCFIE_Msk                              </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa87f8d6a9af00fa07e90de7c2ade7c4c"> 2696</a></span><span class="preprocessor">#define AES_CR_ERRIE_Pos         (10U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e6669ca44e2fb94381e443b0ea20642"> 2697</a></span><span class="preprocessor">#define AES_CR_ERRIE_Msk         (0x1UL &lt;&lt; AES_CR_ERRIE_Pos)                   </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e2c884de8c44e1389d50a592c212ddb"> 2698</a></span><span class="preprocessor">#define AES_CR_ERRIE             AES_CR_ERRIE_Msk                              </span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga396bbb0eb2a80b71264aa6c0be97b84b"> 2699</a></span><span class="preprocessor">#define AES_CR_DMAINEN_Pos       (11U)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e7caa0efe3831012ab6521dc3f87012"> 2700</a></span><span class="preprocessor">#define AES_CR_DMAINEN_Msk       (0x1UL &lt;&lt; AES_CR_DMAINEN_Pos)                 </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga831cd81165de195754932cab9d09c98f"> 2701</a></span><span class="preprocessor">#define AES_CR_DMAINEN           AES_CR_DMAINEN_Msk                            </span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b9f2b2ed7b802e5b3834911a81cd340"> 2702</a></span><span class="preprocessor">#define AES_CR_DMAOUTEN_Pos      (12U)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c3bf5807272dbb426069113ace85967"> 2703</a></span><span class="preprocessor">#define AES_CR_DMAOUTEN_Msk      (0x1UL &lt;&lt; AES_CR_DMAOUTEN_Pos)                </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac31e5c71bed1ead58994864562f62d1b"> 2704</a></span><span class="preprocessor">#define AES_CR_DMAOUTEN          AES_CR_DMAOUTEN_Msk                           </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18780366b85205168353975326f7aa95"> 2706</a></span><span class="preprocessor">#define AES_CR_GCMPH_Pos         (13U)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga282405a3bbfd18c04f1d92855eeada7c"> 2707</a></span><span class="preprocessor">#define AES_CR_GCMPH_Msk         (0x3UL &lt;&lt; AES_CR_GCMPH_Pos)                   </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba99762b85d96a8d5f43a74675a9225d"> 2708</a></span><span class="preprocessor">#define AES_CR_GCMPH             AES_CR_GCMPH_Msk                              </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabc70ca8d8010e536ca4273ed7e4da51"> 2709</a></span><span class="preprocessor">#define AES_CR_GCMPH_0           (0x1UL &lt;&lt; AES_CR_GCMPH_Pos)                   </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45cabdbc27cff36d9a9b077c32f44525"> 2710</a></span><span class="preprocessor">#define AES_CR_GCMPH_1           (0x2UL &lt;&lt; AES_CR_GCMPH_Pos)                   </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30b5c315bf5ab93da7ef8fbe440dfd5f"> 2712</a></span><span class="preprocessor">#define AES_CR_KEYSIZE_Pos       (18U)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad672acf907ab21aaba9cd9376cf38842"> 2713</a></span><span class="preprocessor">#define AES_CR_KEYSIZE_Msk       (0x1UL &lt;&lt; AES_CR_KEYSIZE_Pos)                 </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga201e9110c065cd5b9f06dad4a8ec0de4"> 2714</a></span><span class="preprocessor">#define AES_CR_KEYSIZE           AES_CR_KEYSIZE_Msk                            </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ff69bebc8f442ed67424fe1dcf63b44"> 2716</a></span><span class="preprocessor">#define AES_CR_NPBLB_Pos         (20U)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2bd19b216bb196f15e8819f334cd1c2"> 2717</a></span><span class="preprocessor">#define AES_CR_NPBLB_Msk         (0xFUL &lt;&lt; AES_CR_NPBLB_Pos)                   </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97e7287c45c779c40b7f46abbb3f572e"> 2718</a></span><span class="preprocessor">#define AES_CR_NPBLB             AES_CR_NPBLB_Msk                              </span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga714169c7c2aaa02c77235c65943c923b"> 2719</a></span><span class="preprocessor">#define AES_CR_NPBLB_0           (0x1UL &lt;&lt; AES_CR_NPBLB_Pos)                   </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7c6f6bfcafe67b41ce50e341ca39b6f"> 2720</a></span><span class="preprocessor">#define AES_CR_NPBLB_1           (0x2UL &lt;&lt; AES_CR_NPBLB_Pos)                   </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafaf340ddb2ffd0476ec665607bda9c3f"> 2721</a></span><span class="preprocessor">#define AES_CR_NPBLB_2           (0x4UL &lt;&lt; AES_CR_NPBLB_Pos)                   </span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eca6f4416f1361f0012bcb0d132343d"> 2722</a></span><span class="preprocessor">#define AES_CR_NPBLB_3           (0x8UL &lt;&lt; AES_CR_NPBLB_Pos)                   </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">/*******************  Bit definition for AES_SR register  *********************/</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8858ec890fc54283cd2d67d2451f18ed"> 2725</a></span><span class="preprocessor">#define AES_SR_CCF_Pos           (0U)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75306009f778e6d2c165568ba6c4519f"> 2726</a></span><span class="preprocessor">#define AES_SR_CCF_Msk           (0x1UL &lt;&lt; AES_SR_CCF_Pos)                     </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2098ac19aa512efe6337d589236a92ff"> 2727</a></span><span class="preprocessor">#define AES_SR_CCF               AES_SR_CCF_Msk                                </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04372f279dacafb905eeee983eb4af8c"> 2728</a></span><span class="preprocessor">#define AES_SR_RDERR_Pos         (1U)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99e8fd82bab00f9e1925204d5efd7fd5"> 2729</a></span><span class="preprocessor">#define AES_SR_RDERR_Msk         (0x1UL &lt;&lt; AES_SR_RDERR_Pos)                   </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf00798a1b7171a2900332651f419cf45"> 2730</a></span><span class="preprocessor">#define AES_SR_RDERR             AES_SR_RDERR_Msk                              </span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed271411cac9a6a95cae88a7aa300044"> 2731</a></span><span class="preprocessor">#define AES_SR_WRERR_Pos         (2U)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8ebf4453603a17940b720064bcf59ec"> 2732</a></span><span class="preprocessor">#define AES_SR_WRERR_Msk         (0x1UL &lt;&lt; AES_SR_WRERR_Pos)                   </span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96bb31bb44f18978b4dd9e2aee509ee3"> 2733</a></span><span class="preprocessor">#define AES_SR_WRERR             AES_SR_WRERR_Msk                              </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga512211f4f132b2ff5466b96592ce3248"> 2734</a></span><span class="preprocessor">#define AES_SR_BUSY_Pos          (3U)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab056555a048ef3bb2c415b62e34e9740"> 2735</a></span><span class="preprocessor">#define AES_SR_BUSY_Msk          (0x1UL &lt;&lt; AES_SR_BUSY_Pos)                    </span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa296510b90277ca72a3dc0a609409ed"> 2736</a></span><span class="preprocessor">#define AES_SR_BUSY              AES_SR_BUSY_Msk                               </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">/*******************  Bit definition for AES_DINR register  *******************/</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4d9e5475115ddf3ebb026df515c4e86"> 2739</a></span><span class="preprocessor">#define AES_DINR_Pos             (0U)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4985deabe5bff2712646e0a32f514391"> 2740</a></span><span class="preprocessor">#define AES_DINR_Msk             (0xFFFFFFFFUL &lt;&lt; AES_DINR_Pos)                </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab505bcce9a627fb2e2306722c128f2a6"> 2741</a></span><span class="preprocessor">#define AES_DINR                 AES_DINR_Msk                                  </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">/*******************  Bit definition for AES_DOUTR register  ******************/</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e291fb9aaf202140868b535108633af"> 2744</a></span><span class="preprocessor">#define AES_DOUTR_Pos            (0U)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70fe34bf16372a07117fc461af033335"> 2745</a></span><span class="preprocessor">#define AES_DOUTR_Msk            (0xFFFFFFFFUL &lt;&lt; AES_DOUTR_Pos)               </span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga562572001c9530f0f9c6ff42ec5ae77c"> 2746</a></span><span class="preprocessor">#define AES_DOUTR                AES_DOUTR_Msk                                 </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">/*******************  Bit definition for AES_KEYR0 register  ******************/</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48a7d0589434e447d24b3b54884e59a8"> 2749</a></span><span class="preprocessor">#define AES_KEYR0_Pos            (0U)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga747e256f57ef8f6184663f0f9326390c"> 2750</a></span><span class="preprocessor">#define AES_KEYR0_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR0_Pos)               </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2553ad2e32ce799b3aa87eef6c35edb1"> 2751</a></span><span class="preprocessor">#define AES_KEYR0                AES_KEYR0_Msk                                 </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment">/*******************  Bit definition for AES_KEYR1 register  ******************/</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a773b96e2a7de229188c25537812c38"> 2754</a></span><span class="preprocessor">#define AES_KEYR1_Pos            (0U)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf0114b6585c8a39b231d43263637159"> 2755</a></span><span class="preprocessor">#define AES_KEYR1_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR1_Pos)               </span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe9406c2ad70ead61411fae9b3e88884"> 2756</a></span><span class="preprocessor">#define AES_KEYR1                AES_KEYR1_Msk                                 </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment">/*******************  Bit definition for AES_KEYR2 register  ******************/</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cc4479b19208ffe0903c633691a5f41"> 2759</a></span><span class="preprocessor">#define AES_KEYR2_Pos            (0U)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2359bcb70b0c122e91c47ce20f2d1f51"> 2760</a></span><span class="preprocessor">#define AES_KEYR2_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR2_Pos)               </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga157c8025e6b04affd7f1a4158fb813c6"> 2761</a></span><span class="preprocessor">#define AES_KEYR2                AES_KEYR2_Msk                                 </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">/*******************  Bit definition for AES_KEYR3 register  ******************/</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45c5897f1f2f16779cf5c4d71433f2f9"> 2764</a></span><span class="preprocessor">#define AES_KEYR3_Pos            (0U)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2be1309589c497f4854e87405d46f4c"> 2765</a></span><span class="preprocessor">#define AES_KEYR3_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR3_Pos)               </span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e084a1c01cdc48b94c0ccbf05c49519"> 2766</a></span><span class="preprocessor">#define AES_KEYR3                AES_KEYR3_Msk                                 </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">/*******************  Bit definition for AES_KEYR4 register  ******************/</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6ff29e85fbb2ce2cb7f8e621423616f"> 2769</a></span><span class="preprocessor">#define AES_KEYR4_Pos            (0U)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf623139576e21937e685e144ea8526dc"> 2770</a></span><span class="preprocessor">#define AES_KEYR4_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR4_Pos)               </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e394c1a865d0c0e7ac7f103b87971c7"> 2771</a></span><span class="preprocessor">#define AES_KEYR4                AES_KEYR4_Msk                                 </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">/*******************  Bit definition for AES_KEYR5 register  ******************/</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdb6b0fc92ee5d431263c3e06cdc7ed5"> 2774</a></span><span class="preprocessor">#define AES_KEYR5_Pos            (0U)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff870b247e3c81c25e38da3ff19b9ffd"> 2775</a></span><span class="preprocessor">#define AES_KEYR5_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR5_Pos)               </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0002f9d13be730171a65f82959380759"> 2776</a></span><span class="preprocessor">#define AES_KEYR5                AES_KEYR5_Msk                                 </span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">/*******************  Bit definition for AES_KEYR6 register  ******************/</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b3c4d8cba52d0689d9a7312bfe01dd7"> 2779</a></span><span class="preprocessor">#define AES_KEYR6_Pos            (0U)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf761e1cc6492495e2a9502aa33f92f03"> 2780</a></span><span class="preprocessor">#define AES_KEYR6_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR6_Pos)               </span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cf07caf3cfc4a83f499c0a91e097107"> 2781</a></span><span class="preprocessor">#define AES_KEYR6                AES_KEYR6_Msk                                 </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">/*******************  Bit definition for AES_KEYR7 register  ******************/</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga864bf6aea1a9e68cf95d69580f940801"> 2784</a></span><span class="preprocessor">#define AES_KEYR7_Pos            (0U)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66162a76e6a4b1c91f9ead627545d342"> 2785</a></span><span class="preprocessor">#define AES_KEYR7_Msk            (0xFFFFFFFFUL &lt;&lt; AES_KEYR7_Pos)               </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad830b5800644b43bca99b8865e2c6ace"> 2786</a></span><span class="preprocessor">#define AES_KEYR7                AES_KEYR7_Msk                                 </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment">/*******************  Bit definition for AES_IVR0 register   ******************/</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e51d14e3cd1e59df02edd853afa4f1"> 2789</a></span><span class="preprocessor">#define AES_IVR0_Pos             (0U)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f57236bddf74c5c3fb5f7275f4dcae6"> 2790</a></span><span class="preprocessor">#define AES_IVR0_Msk             (0xFFFFFFFFUL &lt;&lt; AES_IVR0_Pos)                </span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cb856812f6947714e6d59bccae0e3b1"> 2791</a></span><span class="preprocessor">#define AES_IVR0                 AES_IVR0_Msk                                  </span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">/*******************  Bit definition for AES_IVR1 register   ******************/</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga652079b58bfd4445deb17e1ed15c8324"> 2794</a></span><span class="preprocessor">#define AES_IVR1_Pos             (0U)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a6ffd42277570eccb19361c7353d82f"> 2795</a></span><span class="preprocessor">#define AES_IVR1_Msk             (0xFFFFFFFFUL &lt;&lt; AES_IVR1_Pos)                </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83f2314b5d62989b83ca083854e34aa7"> 2796</a></span><span class="preprocessor">#define AES_IVR1                 AES_IVR1_Msk                                  </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment">/*******************  Bit definition for AES_IVR2 register   ******************/</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab585d44e0efc0585b78b2aa1e9b256a0"> 2799</a></span><span class="preprocessor">#define AES_IVR2_Pos             (0U)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab59e51a2c5600cf192b596c9aceaf028"> 2800</a></span><span class="preprocessor">#define AES_IVR2_Msk             (0xFFFFFFFFUL &lt;&lt; AES_IVR2_Pos)                </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ab213c20b767f9d2e9aa7156288c697"> 2801</a></span><span class="preprocessor">#define AES_IVR2                 AES_IVR2_Msk                                  </span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">/*******************  Bit definition for AES_IVR3 register   ******************/</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab83cceca7359637eaf25698f27ffd906"> 2804</a></span><span class="preprocessor">#define AES_IVR3_Pos             (0U)</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8ae18942f619e1023b284f01960158e"> 2805</a></span><span class="preprocessor">#define AES_IVR3_Msk             (0xFFFFFFFFUL &lt;&lt; AES_IVR3_Pos)                </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9a4b4c613ced92f8c5c057d93704674"> 2806</a></span><span class="preprocessor">#define AES_IVR3                 AES_IVR3_Msk                                  </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">/*******************  Bit definition for AES_SUSP0R register  ******************/</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeda4ff9910644bbf279ae1ed2b83afc"> 2809</a></span><span class="preprocessor">#define AES_SUSP0R_Pos           (0U)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20e77b6e335d05d0efbbb87a8c8414cd"> 2810</a></span><span class="preprocessor">#define AES_SUSP0R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP0R_Pos)              </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1f10b19ff8ef8013d8931c99592e2a2"> 2811</a></span><span class="preprocessor">#define AES_SUSP0R               AES_SUSP0R_Msk                                </span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">/*******************  Bit definition for AES_SUSP1R register  ******************/</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf1fa12b6ef4ebe585efeac16fb85128"> 2814</a></span><span class="preprocessor">#define AES_SUSP1R_Pos           (0U)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab983ad58636b0df4e2b958551f6ced58"> 2815</a></span><span class="preprocessor">#define AES_SUSP1R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP1R_Pos)              </span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga104c8a252ed0914b07c6baad9d586883"> 2816</a></span><span class="preprocessor">#define AES_SUSP1R               AES_SUSP1R_Msk                                </span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment">/*******************  Bit definition for AES_SUSP2R register  ******************/</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2688b01c6337b941895cd26f3eba6cc0"> 2819</a></span><span class="preprocessor">#define AES_SUSP2R_Pos           (0U)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9e1a286a423b2884c07e89a9a850863"> 2820</a></span><span class="preprocessor">#define AES_SUSP2R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP2R_Pos)              </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga652980df5ad4fbb08a01048bd701be91"> 2821</a></span><span class="preprocessor">#define AES_SUSP2R               AES_SUSP2R_Msk                                </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">/*******************  Bit definition for AES_SUSP3R register  ******************/</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga450113f7a942b04e4cc5e2a76ca6fcd8"> 2824</a></span><span class="preprocessor">#define AES_SUSP3R_Pos           (0U)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61450c05dccb1a035c7db430c0366315"> 2825</a></span><span class="preprocessor">#define AES_SUSP3R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP3R_Pos)              </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99351f9bc7c6ea43d9fb25e82017135"> 2826</a></span><span class="preprocessor">#define AES_SUSP3R               AES_SUSP3R_Msk                                </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">/*******************  Bit definition for AES_SUSP4R register  ******************/</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3ae9b33c5dd14a83e9a9160014700a3"> 2829</a></span><span class="preprocessor">#define AES_SUSP4R_Pos           (0U)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e63bcb16d831fefe665e1c36aad2fa5"> 2830</a></span><span class="preprocessor">#define AES_SUSP4R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP4R_Pos)              </span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab65da0c7644ba9af82291b573b1d6fb"> 2831</a></span><span class="preprocessor">#define AES_SUSP4R               AES_SUSP4R_Msk                                </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment">/*******************  Bit definition for AES_SUSP5R register  ******************/</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e9c52701676cd4e041b2ad4d1058522"> 2834</a></span><span class="preprocessor">#define AES_SUSP5R_Pos           (0U)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8556849e6307f3b054385fbdc390d1e8"> 2835</a></span><span class="preprocessor">#define AES_SUSP5R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP5R_Pos)              </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28d8416f7de233ab736ac6b210b733b1"> 2836</a></span><span class="preprocessor">#define AES_SUSP5R               AES_SUSP5R_Msk                                </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">/*******************  Bit definition for AES_SUSP6R register  ******************/</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga568689d1d8b33d16b27f22429c9228c3"> 2839</a></span><span class="preprocessor">#define AES_SUSP6R_Pos           (0U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93d450ab9b58a7af1bd03499344fc740"> 2840</a></span><span class="preprocessor">#define AES_SUSP6R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP6R_Pos)              </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d7084db0441a273e9ce485cd506a08e"> 2841</a></span><span class="preprocessor">#define AES_SUSP6R               AES_SUSP6R_Msk                                </span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment">/*******************  Bit definition for AES_SUSP7R register  ******************/</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5dcef4432ba206e948459269f264abd"> 2844</a></span><span class="preprocessor">#define AES_SUSP7R_Pos           (0U)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2a08a27142033901ba6ba702fefbdae"> 2845</a></span><span class="preprocessor">#define AES_SUSP7R_Msk           (0xFFFFFFFFUL &lt;&lt; AES_SUSP7R_Pos)              </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e4d9a089bd14072817656e76a723a89"> 2846</a></span><span class="preprocessor">#define AES_SUSP7R               AES_SUSP7R_Msk                                </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span> </div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga087ec211a08c8241dad366d1785cda52"> 2855</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 2856</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                     </span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186"> 2857</a></span><span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac085bfd33abd74b8fea8fdb2c0d50281"> 2858</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 2859</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                    </span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 2860</a></span><span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadca211fa8d7b7129ebee6385bfe3c74b"> 2861</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 2862</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                    </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c"> 2863</a></span><span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464"> 2864</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 2865</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                    </span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 2866</a></span><span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0012c596aa1189cfe65548fe251335ed"> 2867</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 2868</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                     </span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95"> 2869</a></span><span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab069ba1399d2868037f766a08dbe1e4a"> 2870</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 2871</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                    </span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2"> 2872</a></span><span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4"> 2873</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 2874</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                    </span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 2875</a></span><span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6"> 2876</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa50a2f5189928f8033af127152c40bd2"> 2877</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                    </span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 2878</a></span><span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54fef9be564548137ad7c2445b20c335"> 2879</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888129f3fae78a9763597f14b7a48a71"> 2880</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                     </span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 2881</a></span><span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1479bcdda36f67b6337b034b920fc6d"> 2882</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga434871909597255878953a0e27b1a432"> 2883</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                    </span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495"> 2884</a></span><span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga126264bff9e43ab1e8f833762fe83c1d"> 2885</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 2886</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                    </span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 2887</a></span><span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga248a455a5f3c5fee0cc45ab365d7b516"> 2888</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 2889</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                    </span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10"> 2890</a></span><span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a333a9204a12b733075b76fe405e073"> 2891</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 2892</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                     </span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 2893</a></span><span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29c55dfd31b2060f1fb68338588a859e"> 2894</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga542e49d2553c1157e974dea31e518512"> 2895</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                    </span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 2896</a></span><span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8"> 2897</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa109d5a133cd65d183be685a163647d6"> 2898</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                    </span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 2899</a></span><span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d5a506abd056cdecd143aa6b453a3c0"> 2900</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 2901</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                    </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253"> 2902</a></span><span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad"> 2903</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga169d06cc9417604632ffa031928f358c"> 2904</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                     </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 2905</a></span><span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3df7a4b5b5522c858efb983e147e521"> 2906</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 2907</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                    </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 2908</a></span><span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9052b436400d7e915f8f5bfff90f90e1"> 2909</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 2910</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                    </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 2911</a></span><span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c21cfd99b9042aae0c09646f194400d"> 2912</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab126644e992e1bef28e92be896ed1fa1"> 2913</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                    </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 2914</a></span><span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf4eabd1be5d69031f89e738b5c74b67"> 2915</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 2916</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                     </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 2917</a></span><span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1"> 2918</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 2919</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                    </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 2920</a></span><span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae04cbdca367113e9af5ded68c90e8523"> 2921</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 2922</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                    </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 2923</a></span><span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga963d5205894b028565a3845600f4ffd6"> 2924</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 2925</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                    </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a"> 2926</a></span><span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e8c37f4c5e50c523965acdd6fb68407"> 2927</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 2928</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                     </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 2929</a></span><span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf045c89aa989b77cd4a81d5995a35350"> 2930</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 2931</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                    </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732"> 2932</a></span><span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga797a964a31272c1fcab6b10f248f01b2"> 2933</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea5b77f87a8292a16891e424759e92da"> 2934</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                    </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 2935</a></span><span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga206b3332efbd7d8fdd094e791de94812"> 2936</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 2937</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                    </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 2938</a></span><span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga384a232196033f388924f3f598f63777"> 2941</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81339ca59945af094e77a64b662a"> 2942</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                   </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122"> 2943</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4602952d83692098965c92eb075ba8f2"> 2944</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 2945</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                  </span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 2946</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga429ea8f924228f3c9c769a1dd10fccd2"> 2947</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 2948</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                  </span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 2949</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae398bd469325b42df8d631c2c7648c03"> 2950</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 2951</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                  </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29"> 2952</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a87eeb6e68e40c01607eb3055b2c802"> 2953</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71192de2619477e600004737575fdadd"> 2954</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                   </span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 2955</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8"> 2956</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 2957</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                  </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09"> 2958</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ae42f9ec920fc45409fca256fc1c094"> 2959</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 2960</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                  </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 2961</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78"> 2962</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 2963</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                  </span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 2964</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8abc8c7851622f66870e25e698befa2"> 2965</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 2966</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                   </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d"> 2967</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa340e56f4bfd8bf669b3cb636940a21"> 2968</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2127474579593af9d87b1407265d2fe0"> 2969</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                  </span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 2970</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9188b1e168f052779be66773b2132d6"> 2971</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 2972</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                  </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 2973</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57eb58cc21d13c4e954049cffe43853a"> 2974</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 2975</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                  </span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067"> 2976</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad4c91830b4d46fcd53d414a91735273"> 2977</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 2978</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                   </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 2979</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44f092ea2c52ba0b5137c06702776f95"> 2980</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 2981</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                  </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb"> 2982</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a8373c904a0574577398d22fe2d1872"> 2983</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 2984</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                  </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 2985</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30cfe132853ae9bea3b745104f6c6bf7"> 2986</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 2987</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                  </span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 2988</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3885a548a01240f4b093215c9940ef70"> 2989</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbcd140135e230eb7269bc76765d382a"> 2990</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                   </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 2991</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacccd6618430fcc0515973f1335ea1cd7"> 2992</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f172003a70896fc632ee13e577bc684"> 2993</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                  </span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 2994</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4ff720ba13ea5f68b85d13cf881798a"> 2995</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 2996</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                  </span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 2997</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f212a62195d09ebbdfcdf2811a3798a"> 2998</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 2999</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                  </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3000</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65947a2b4d94e4d611a087a9a9d26069"> 3001</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f1c47744a404b385329674a94579b4d"> 3002</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                   </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3003</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94e93900522ede13863a0419ebedc67e"> 3004</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 3005</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                  </span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3006</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93f0d87ce3ac10330dc041aba3a26476"> 3007</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 3008</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                  </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3009</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02"> 3010</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 3011</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                  </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3012</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga191c8a88496206410e22515c1dc8f726"> 3013</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 3014</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)                   </span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 3015</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b"> 3016</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50594831aa1c987fae982c611a9e15fc"> 3017</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)                  </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 3018</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03149a3b9b879b9f8ad6ba03021df818"> 3019</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 3020</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)                  </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 3021</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61cdda5706c58ca9294f1457576c3d87"> 3022</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 3023</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)                  </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 3024</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f4112f52d39f2b8046af889c49c504c"> 3027</a></span><span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 3028</a></span><span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                       </span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2"> 3029</a></span><span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe3b07726862ce6f3a0007de1553330a"> 3030</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 3031</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                     </span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 3032</a></span><span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5675e39ff8c23a18657c52281efc4c7e"> 3033</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 3034</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                     </span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 3035</a></span><span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2744612a297431a80718a67c7c79f19"> 3036</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 3037</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                     </span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 3038</a></span><span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fcc441150b42892a6ae5a4ae784d85e"> 3039</a></span><span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 3040</a></span><span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                      </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 3041</a></span><span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66a4138896fef96641f9ad5eb269f4c4"> 3042</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae193971f396ec153ee7b0548a3c48b43"> 3043</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                     </span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c"> 3044</a></span><span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga165bb032ce1148af49048daec69508e9"> 3045</a></span><span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b94c11e212ec0d02a1c318909033437"> 3046</a></span><span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                     </span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 3047</a></span><span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2f07a706a1a1b3b351151aff8b48be2"> 3048</a></span><span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 3049</a></span><span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                     </span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e"> 3050</a></span><span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73550e263e014a80ba68b9d44d335a83"> 3052</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 3053</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 3054</a></span><span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 3055</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 3056</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd0ff14a5994586ebdeba33fde4a2c36"> 3058</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 3059</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 3060</a></span><span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 3061</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 3062</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f49ebf3f4035ea2357b791da026846b"> 3064</a></span><span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 3065</a></span><span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284"> 3066</a></span><span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa935d7f115297c5e9e10a62efd065247"> 3067</a></span><span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82819927445c9617409bb08e09dc4cd8"> 3068</a></span><span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5d87d39e76e413ecfd4135d1d069aa2"> 3070</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 3071</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                  </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215"> 3072</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65f7a54c6896011a8226d98999bc5146"> 3074</a></span><span class="preprocessor">#define DMA_CCR_SECM_Pos       (17U)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1222bbd454244b0d5f40111cd0a70ce7"> 3075</a></span><span class="preprocessor">#define DMA_CCR_SECM_Msk       (0x1UL &lt;&lt; DMA_CCR_SECM_Pos)                    </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa73595c8299a35188251213dddb261b5"> 3076</a></span><span class="preprocessor">#define DMA_CCR_SECM           DMA_CCR_SECM_Msk                               </span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6534bbf6086a8101291e9eb030604705"> 3077</a></span><span class="preprocessor">#define DMA_CCR_SSEC_Pos       (18U)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac59967da7eea4cb6e8b706053056d7ae"> 3078</a></span><span class="preprocessor">#define DMA_CCR_SSEC_Msk       (0x1UL &lt;&lt; DMA_CCR_SSEC_Pos)                    </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79ff558426966e8f3581f5ff53735f4f"> 3079</a></span><span class="preprocessor">#define DMA_CCR_SSEC           DMA_CCR_SSEC_Msk                               </span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c7d0193c0c8e5075fd6a4a6208d921"> 3080</a></span><span class="preprocessor">#define DMA_CCR_DSEC_Pos       (19U)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fe54ae7fa64f3e9c650cdc59b5e04f9"> 3081</a></span><span class="preprocessor">#define DMA_CCR_DSEC_Msk       (0x1UL &lt;&lt; DMA_CCR_DSEC_Pos)                    </span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaede73edbc55c257ee62052c5ce0bb580"> 3082</a></span><span class="preprocessor">#define DMA_CCR_DSEC           DMA_CCR_DSEC_Msk                               </span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae950f5cf6433a6eb0f951d6c4bcd5e9c"> 3083</a></span><span class="preprocessor">#define DMA_CCR_PRIV_Pos       (20U)</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga715cd6b1a8ff9398333833009fba1352"> 3084</a></span><span class="preprocessor">#define DMA_CCR_PRIV_Msk       (0x1UL &lt;&lt; DMA_CCR_PRIV_Pos)                    </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac522679169831df558bf1c30a1fa27d"> 3085</a></span><span class="preprocessor">#define DMA_CCR_PRIV           DMA_CCR_PRIV_Msk                               </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96337334b23e814de339a9697b8cfe52"> 3088</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40fb27883d05db94d55f910f05d5c430"> 3089</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0x3FFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 3090</a></span><span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedbe38bfd0952b6490a0517143030eb0"> 3093</a></span><span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac27c56cf129fefefab11773b3f40100a"> 3094</a></span><span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)               </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 3095</a></span><span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b"> 3098</a></span><span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 3099</a></span><span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)               </span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 3100</a></span><span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">/*                             DMAMUX Controller                              */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span><span class="comment">/********************  Bits definition for DMAMUX_CxCR register  **************/</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6"> 3108</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50eb0d6de27b74c7c51428ee488a7ac8"> 3109</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x7FUL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga429e04913f0ea2ec973e5e82c0264766"> 3110</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk       </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6126943f2f3748939bb349412d3f03b"> 3111</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa32452d1f2a7d91e4c4218a1610c667"> 3112</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2831ce899f332f8da4f1d254263b3bc"> 3113</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb52dc4b53c9a66f609e8caf59cd6b44"> 3114</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c7a3fff34272749e272f72aeb7fa1cc"> 3115</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9db91cb8138352e96739f824a83532be"> 3116</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92e544e1b59d38ed2058e118bef967fe"> 3117</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada366ca555c297eafd90e68c02d02044"> 3118</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Pos                   (8U)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d12b80048691d428a6f4401992c043e"> 3119</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL &lt;&lt; DMAMUX_CxCR_SOIE_Pos) </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15775843ac0ed584bf9a1cfffd8f38b8"> 3120</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk            </span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01c0f39653ddcd626ff87df03cb6611d"> 3121</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Pos                    (9U)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72adb92599bab89ba940ea2047fcc23b"> 3122</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Msk                    (0x1UL &lt;&lt; DMAMUX_CxCR_EGE_Pos)  </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc99ef1ca19c4c307bf9b432150a59fc"> 3123</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk             </span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a64292fb2e083d9e656cf6ba117284d"> 3124</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE_Pos                     (16U)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f0c68ee551da1062288a80a6fe0e12"> 3125</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE_Msk                     (0x1UL &lt;&lt; DMAMUX_CxCR_SE_Pos)   </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeedb99c6edfa679f95441003a4fa184d"> 3126</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk              </span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5deff6a141ed349bc33529851de2346"> 3127</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Pos                   (17U)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga057f0d2e2dc4faccf8675ef9120185de"> 3128</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos) </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff4d57f6e7b5585e040d495f45b0f9eb"> 3129</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk            </span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac078458a819c5c33e03264f172470826"> 3130</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_0                     (0x1UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos) </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga159a8b56ab4ad4d28cd1de9e4c6302b1"> 3131</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_1                     (0x2UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos) </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cb7f89e2c1a386244906df90ac15e2b"> 3132</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Pos                  (19U)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga401deeb3df6e797e58eaa7957c209b01"> 3133</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb24fe594a98ab3c48ab93f1ab8a26ab"> 3134</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk           </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63bf7d7cb745db1ed6bb2714839b24ac"> 3135</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_0                    (0x01UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1e3320cc81ab30ec0093882462062dd"> 3136</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_1                    (0x02UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2033b6545b982157ab9688e6d325938"> 3137</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_2                    (0x04UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5999cb7324e7b2a9185c5d8a77eb23e"> 3138</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_3                    (0x08UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8457b740a73ff1a0686d29a2b0a743d4"> 3139</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_4                    (0x10UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1"> 3140</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga172f63fee79a62bb437097de54112040"> 3141</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03842cdf2e83bfd10cb18ccb9950294c"> 3142</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk         </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae34a255277050f889accff6296d4d2c4"> 3143</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac46140d9ab832b7fc0abbb61b5443769"> 3144</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d6d195feffdc8e198cb1b81973827cf"> 3145</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga668b6c82bb519b3368d0d07fce1ff400"> 3146</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c3d2f8548523521c0f29bac302e62fb"> 3147</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">/*******************  Bits definition for DMAMUX_CSR register  **************/</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c410a8e8b7faf498cdd3d359370b57e"> 3150</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Pos                    (0U)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0763cd9ce57e8bd27b63d4674f434043"> 3151</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF0_Pos)  </span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0670ce82c5515dbd0fa7ffb30c5e310f"> 3152</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a8626aed7e6283cae9c5e822eca6530"> 3153</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Pos                    (1U)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9221c044ab6847851ce304f70c49917"> 3154</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF1_Pos)  </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07f62e6a76515c51c49b69c065493474"> 3155</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2253152dfd4a7763bf392ef62d4a4978"> 3156</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Pos                    (2U)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26af52307a3f438cc6bbd4a45644246d"> 3157</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF2_Pos)  </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga897d89e7184b94eb0afbca21cb8750db"> 3158</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             </span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8820bb392d3c91706bf2886847c2d606"> 3159</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Pos                    (3U)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0d3037907966123fd00327981a64f6e"> 3160</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF3_Pos)  </span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b0ed04270f1d02833c7dc9a7b0c312f"> 3161</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7b8d8b6ca900db74bb766d955f565c4"> 3162</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Pos                    (4U)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga896264d5a6c4f9b447b9bc4a80d154ca"> 3163</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF4_Pos)  </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66e851a768425793ea5420c35b4829b0"> 3164</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             </span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae00df667fd758d6ebf4e3b076e9e400b"> 3165</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Pos                    (5U)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8437f502cf16f6b389d25f7890fa9d3a"> 3166</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF5_Pos)  </span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeee06709196b4ba722e7ce237b27ef1"> 3167</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             </span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae375a912ddb7187a20584c7793230773"> 3168</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Pos                    (6U)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8188e38943bb3fd566bf39adeb747f7d"> 3169</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF6_Pos)  </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf916a041d2e0a1d335dd88c59a3164f4"> 3170</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fe067d45f3f14d30ec0fccb6994c883"> 3171</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF7_Pos                    (7U)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d1bd57709b34bd8b3699b6dcd7f044a"> 3172</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF7_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF7_Pos)  </span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f52b9e34e9124f38f9311e484cee5af"> 3173</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF7                        DMAMUX_CSR_SOF7_Msk             </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b2d36ad690341b147bb9822886cc275"> 3174</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF8_Pos                    (8U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a0d79e60be74a73ac9891425c9cac7a"> 3175</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF8_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF8_Pos)  </span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd5cf65ac4cc733e2f2f28c42d6304ce"> 3176</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF8                        DMAMUX_CSR_SOF8_Msk             </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88f44ad437b3aac50d90ce3922288fe6"> 3177</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF9_Pos                    (9U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31fff6526801e61e220e97d71116eeab"> 3178</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF9_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF9_Pos)  </span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ac517220adb10b0cd416319fc78fb15"> 3179</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF9                        DMAMUX_CSR_SOF9_Msk             </span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5379df9cdc98331aa96dd0b636210f1"> 3180</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF10_Pos                   (10U)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf965882c32ac908262cd24454297902"> 3181</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF10_Msk                   (0x1UL &lt;&lt; DMAMUX_CSR_SOF10_Pos) </span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b857b97158e3f07fdf977cbb10a762c"> 3182</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF10                       DMAMUX_CSR_SOF10_Msk            </span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b8835cfcf82c572a1ef1c36c34abdf9"> 3183</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF11_Pos                   (11U)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga434b548462af61383416edd2dcb56ea0"> 3184</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF11_Msk                   (0x1UL &lt;&lt; DMAMUX_CSR_SOF11_Pos) </span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd5405eaf145a04194b23e656bddd55c"> 3185</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF11                       DMAMUX_CSR_SOF11_Msk            </span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e3b729f03e6be3efefdfa7b3de4aeba"> 3186</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF12_Pos                   (12U)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14b6ca7e1eadf016f1f744a1279eb22b"> 3187</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF12_Msk                   (0x1UL &lt;&lt; DMAMUX_CSR_SOF12_Pos) </span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70c490a57226b0cf65670ef0862bc570"> 3188</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF12                       DMAMUX_CSR_SOF12_Msk            </span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4ebbde9a62ee95a6338626d646ec2c8"> 3189</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF13_Pos                   (13U)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga369ca15d681f53437c73151de70133fc"> 3190</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF13_Msk                   (0x1UL &lt;&lt; DMAMUX_CSR_SOF13_Pos) </span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa50538fa1251d21a8d8acb939467500b"> 3191</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF13                       DMAMUX_CSR_SOF13_Msk            </span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">/********************  Bits definition for DMAMUX_CFR register  **************/</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedbfe54d3cc58a6944aa2976e01d1094"> 3194</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Pos                   (0U)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0332555e968d2c2e45a98c8f9dd94f56"> 3195</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF0_Pos) </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeef7c29bdda17ad3b1bed01644b1ab33"> 3196</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk            </span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8eb45386fe58e41a6247cf6ccb5a0d2d"> 3197</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Pos                   (1U)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e7322eb0483c792ebfbbad8707247a2"> 3198</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF1_Pos) </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef484190cb68042bf4e9e8a50644f754"> 3199</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk            </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e0879515484911a03231910b6d7fab6"> 3200</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Pos                   (2U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d8138a94bf419813181476a47fd0e96"> 3201</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF2_Pos) </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83b3e64ad19bc75863f33f52a03fd75a"> 3202</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk            </span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10c2fcab2b56ff07dd5e112f913e9619"> 3203</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Pos                   (3U)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4607f5dc625da9d32548237fe430220"> 3204</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF3_Pos) </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68b9cdd5ab4cf0a2fb0887b5db4e0a58"> 3205</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk            </span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16578f3755866ab90caa2d3d2f51a00a"> 3206</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Pos                   (4U)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dd248fef9aa0bba76cc9435ff4c3bcf"> 3207</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF4_Pos) </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga026bccb90d1300c53d8700e25942d144"> 3208</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk            </span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d40156b9f560992a041b20d21c3c1f"> 3209</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Pos                   (5U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga767e0e2082ff697051cf234be671c943"> 3210</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF5_Pos) </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae176fa2b8832da594c6a130d5892c779"> 3211</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk            </span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga645cc01eb7d8735c3dcc76cd175e5fc6"> 3212</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Pos                   (6U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ac28b0d75436d1b4650299f306ac118"> 3213</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF6_Pos) </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga695c26af87b7d7d2d727742d6f726f99"> 3214</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk            </span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64bb59e540fee4c2469120ebe659e3b8"> 3215</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF7_Pos                   (7U)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d38c3cc61f59a572982a1633985eb17"> 3216</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF7_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF7_Pos) </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8870fbbcb14d04590dac916982dc69ba"> 3217</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF7                       DMAMUX_CFR_CSOF7_Msk            </span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a1be936bda6d631eafb2d9403574817"> 3218</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF8_Pos                   (8U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7643650f40e11cdfdab3eaa2ac1e3964"> 3219</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF8_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF8_Pos) </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa645515a75688d7cc1cde84bfd7fcdf6"> 3220</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF8                       DMAMUX_CFR_CSOF8_Msk            </span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae84d36fec2ad069da641979bab0f9f41"> 3221</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF9_Pos                   (9U)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a9f96565c290abfb07e84cc4a2cff90"> 3222</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF9_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF9_Pos) </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4902a905a36690cd3fd0fe4cfdaf7af8"> 3223</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF9                       DMAMUX_CFR_CSOF9_Msk            </span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga919ca55b990ed6caed069364f7a6b92b"> 3224</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF10_Pos                  (10U)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a2f15b5f2338fa594fcd31c09035bd8"> 3225</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF10_Msk                  (0x1UL &lt;&lt; DMAMUX_CFR_CSOF10_Pos)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c5230346bdb333bdf91a14f98a1a199"> 3226</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF10                      DMAMUX_CFR_CSOF10_Msk           </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fc15e40b12967facfae75abc5cf5180"> 3227</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF11_Pos                  (11U)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87426cd1a6ec3bad9143cd81e797928b"> 3228</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF11_Msk                  (0x1UL &lt;&lt; DMAMUX_CFR_CSOF11_Pos)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81458488d3ad3181de0d73fe76baa1bd"> 3229</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF11                      DMAMUX_CFR_CSOF11_Msk           </span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48ae6f5836ce97eddcc4af031211565d"> 3230</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF12_Pos                  (12U)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1371744ce4933f402351abee02d4f1a"> 3231</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF12_Msk                  (0x1UL &lt;&lt; DMAMUX_CFR_CSOF12_Pos)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2611d87d605fdb5a10fb3293d6078fd1"> 3232</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF12                      DMAMUX_CFR_CSOF12_Msk           </span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5af0df7bfeeb422793f94d96390c1ff8"> 3233</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF13_Pos                  (13U)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93c2cb971dfd7602d179eb1c9a4d3e1d"> 3234</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF13_Msk                  (0x1UL &lt;&lt; DMAMUX_CFR_CSOF13_Pos)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62ed900828509efd93205b1a78f0547d"> 3235</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF13                      DMAMUX_CFR_CSOF13_Msk           </span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment">/********************  Bits definition for DMAMUX_RGxCR register  ************/</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8"> 3238</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef4b6e6c1fc5e71dccdbedaa7a888e99"> 3239</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae252cb4694b6419a79b635fefc75cec7"> 3240</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk         </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe866ac0f185f80c5f63d130a5ab43e5"> 3241</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d2b00613808bc96bbcfdb5fb99cc4b9"> 3242</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaede9164c5524bb32bd3364831ee4cbd1"> 3243</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9901f2590a2ef1f6d894d8d0900caa92"> 3244</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb6949bac9495233060504023ec0df09"> 3245</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab57011d2af947b8deb25f68f1572869a"> 3246</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Pos                   (8U)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga666576f5471915561509b88d6b6c80bf"> 3247</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL &lt;&lt; DMAMUX_RGxCR_OIE_Pos) </span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fde828ebf2591bf66b85b962d55f7c1"> 3248</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk            </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae01448914a08863ca8b1532f6989091c"> 3249</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Pos                    (16U)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6be3a3796cbe9207a25e6c883548b011"> 3250</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Msk                    (0x1UL &lt;&lt; DMAMUX_RGxCR_GE_Pos)  </span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ff9c72476bf78b81d0adc19400d23c6"> 3251</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk             </span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88df9679ea591328168a060f367dab77"> 3252</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Pos                  (17U)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b439cbfdea61a790210b9c88575cdce"> 3253</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad386b0f74797327dd7af2fa02fe9244e"> 3254</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk           </span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9abc26b26211e3547274989a76ca069a"> 3255</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_0                    (0x1UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga139d5a1a65dff14d03c3182f7285e9a6"> 3256</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_1                    (0x2UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos)</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70f95f62dde3f931d583d743ad65360e"> 3257</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad68febad455a225ae802095f97daa753"> 3258</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2d8df4b352776aac7f8f87d7df10d2b"> 3259</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk          </span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4902672594a2aaaa9902056a1b070eb1"> 3260</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae410cf5723fc84651b2427b4af497ae0"> 3261</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8afa54f4f18a85ca4533964795951b46"> 3262</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3e11aa6548eb6798968d8f5e74914d6"> 3263</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9ed954bd6544f5705b4eeb8ddb5cf4e"> 3264</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment">/********************  Bits definition for DMAMUX_RGSR register  **************/</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c1cd27caf63f11126df9fbe04dbc632"> 3267</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Pos                    (0U)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8dc6cfe24104f05c72599c81defa78e"> 3268</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF0_Pos)  </span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7b3f4937e86d1fb056c2967506e1111"> 3269</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk             </span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76c2af51c202efa6047e8059c670adbf"> 3270</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Pos                    (1U)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65d937dfb789ada982229e5e936ab462"> 3271</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF1_Pos)  </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0542871f3fbe583003090bab8268818"> 3272</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk             </span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9236153885a617861ba2f9792bbaca1f"> 3273</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Pos                    (2U)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c54f5154f088b079379a6c56f5e4d49"> 3274</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF2_Pos)  </span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8edd203deac52aadb99a89719a574e6"> 3275</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk             </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae09130c7c775dfaf6485304f3f149ba0"> 3276</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Pos                    (3U)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b028e72ffd4cd9f34404f82e6826fe"> 3277</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF3_Pos)  </span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a380f3cd5a179e1a66f972bc45d712a"> 3278</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk             </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment">/********************  Bits definition for DMAMUX_RGCFR register  **************/</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf8cffec104c5dfb43b42e007c4cd59"> 3281</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Pos                  (0U)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61ae8f45f2ac5155eed09239adace032"> 3282</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF0_Pos)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d433cf4d3caaaf83e777a62555b15f"> 3283</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk           </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e0a228ec6329bb7fe3144fc746ed760"> 3284</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Pos                  (1U)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d815ee54a4e4a1eabea390538bc074d"> 3285</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF1_Pos)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0848b4198324d163f3fe65c47c37493c"> 3286</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk           </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96505a59a693293476ab460911d49b07"> 3287</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Pos                  (2U)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf4ca6f5ff1553e11b49c5d4d59d2177"> 3288</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF2_Pos)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21bff5e11e62fb6e2fd401aa645acda0"> 3289</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk           </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2482c1dd3a40a81942d36fbc551aab4b"> 3290</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Pos                  (3U)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb1214184bf53b805794f0588734a94"> 3291</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF3_Pos)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc921ca625490acde916416c413ac115"> 3292</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk           </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment">/*                    Asynchronous Interrupt/Event Controller                 */</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span> </div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="comment">/******************  Bit definition for EXTI_RTSR1 register  ******************/</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b462add4180763c4e01668a4260ebea"> 3301</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Pos       (0U)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f056e8145a1820697f5fca602b6fe6c"> 3302</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT0_Pos)                 </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6bff21e548722b17199668dec68acf2"> 3303</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0           EXTI_RTSR1_RT0_Msk                            </span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac09504ddcd216f9dd23230c83bc49563"> 3304</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Pos       (1U)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a"> 3305</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT1_Pos)                 </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6dc675bd41bb0a76b878624663c21a7e"> 3306</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1           EXTI_RTSR1_RT1_Msk                            </span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da31c13fdfe809796cd07045e8c8991"> 3307</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Pos       (2U)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dbec6fc8f14f968da630271973bb6d6"> 3308</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT2_Pos)                 </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0782791f56d09bb8e274d769afdb3c8"> 3309</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2           EXTI_RTSR1_RT2_Msk                            </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8ca8bbd0d41110cd7e9564d5e5dcc36"> 3310</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Pos       (3U)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29a3b171faaadbac744fc82528182073"> 3311</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT3_Pos)                 </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4974072d53fc9bd190763935e60f8a7e"> 3312</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3           EXTI_RTSR1_RT3_Msk                            </span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77a537a7dd20ab85d40299581518c9ed"> 3313</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Pos       (4U)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b"> 3314</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT4_Pos)                 </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0bdaec8755d6d4269dd64324ab6c07"> 3315</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4           EXTI_RTSR1_RT4_Msk                            </span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff0f0152598cc40642f4efafa5edb31d"> 3316</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Pos       (5U)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3951b511294cc7eb2e78867517077f6c"> 3317</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT5_Pos)                 </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a1abd80aa759bb8050a387960f7c495"> 3318</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5           EXTI_RTSR1_RT5_Msk                            </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2db7b610f39a799b774e6d21dcda34f8"> 3319</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Pos       (6U)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3095350dcf21464fea9359475a17cdb"> 3320</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT6_Pos)                 </span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39de90819a3d912de47f4f843709d789"> 3321</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6           EXTI_RTSR1_RT6_Msk                            </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f1e8dc498b2412fcd1d26d202363041"> 3322</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Pos       (7U)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f"> 3323</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT7_Pos)                 </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae77ba5dcf668a513ef5b84533e45e919"> 3324</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7           EXTI_RTSR1_RT7_Msk                            </span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90715bf6f63242c2567d1544678d1293"> 3325</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Pos       (8U)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab"> 3326</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT8_Pos)                 </span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff997b170ecbe5557cde1fd6f03fc9df"> 3327</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8           EXTI_RTSR1_RT8_Msk                            </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac79fbdc88062b9408087fce4413b0021"> 3328</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Pos       (9U)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a"> 3329</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Msk       (0x1UL &lt;&lt; EXTI_RTSR1_RT9_Pos)                 </span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a502af1250a5dfa7af888160e74e6f7"> 3330</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9           EXTI_RTSR1_RT9_Msk                            </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aff72956a096625aaf3bbb734fc943b"> 3331</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Pos      (10U)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97711fc12146b3ea9db1ed74b032a66b"> 3332</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT10_Pos)                </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b34fb6c6d11203cba1e7a904cfc1868"> 3333</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10          EXTI_RTSR1_RT10_Msk                           </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19fd884fdcae8882ed4b168b99e3df3f"> 3334</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Pos      (11U)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6bb17971dc44db19715e2da5ed7ae45"> 3335</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT11_Pos)                </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4e16b30acaa8c4c2bb547baf3ec9b3a"> 3336</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11          EXTI_RTSR1_RT11_Msk                           </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b0323935c8f32508513dad6ceed6e0e"> 3337</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Pos      (12U)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63fcfd6f193368b54f873b94f97c0de4"> 3338</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT12_Pos)                </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fc1748eecd4bfceaa36dd1d79b94d36"> 3339</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12          EXTI_RTSR1_RT12_Msk                           </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabcf4feb3061a446814e00f8debdeabe"> 3340</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Pos      (13U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984"> 3341</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT13_Pos)                </span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bf9a6dbd973e8e9202c1d3c3d4eb040"> 3342</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13          EXTI_RTSR1_RT13_Msk                           </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52c9960845715b8349dc3381aa01078a"> 3343</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Pos      (14U)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ed62b0987df41cb626d75348898f7e3"> 3344</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT14_Pos)                </span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53737548b255936ed026b36048a0732f"> 3345</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14          EXTI_RTSR1_RT14_Msk                           </span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa6dc897bab56600792ca94283e3aeb3"> 3346</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Pos      (15U)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0062425d59c225405b2d5cafa76d10f4"> 3347</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT15_Pos)                </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ed959bca0fc5892a10e066ccd2dd7bf"> 3348</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15          EXTI_RTSR1_RT15_Msk                           </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4a540bda7c3992238858d1a06520852"> 3349</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16_Pos      (16U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26ae52a0d0f2711e4972f1b1728f3466"> 3350</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT16_Pos)                </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97869a710206ddbd450690296e103466"> 3351</a></span><span class="preprocessor">#define EXTI_RTSR1_RT16          EXTI_RTSR1_RT16_Msk                           </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6b33766040e6f7892db0d032a6b1af4"> 3352</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21_Pos      (21U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9797bae407294939871ceb00afc80beb"> 3353</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT21_Pos)                </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2248e0a7413a0ed28784ef8752628639"> 3354</a></span><span class="preprocessor">#define EXTI_RTSR1_RT21          EXTI_RTSR1_RT21_Msk                           </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabd6b345b4cf9bacfd2b4c745ab7d15a"> 3355</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22_Pos      (22U)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad95adf212da62cac2f4a0af0a0cf26fb"> 3356</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22_Msk      (0x1UL &lt;&lt; EXTI_RTSR1_RT22_Pos)                </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8132bb47cc6f36482abe82d01e147149"> 3357</a></span><span class="preprocessor">#define EXTI_RTSR1_RT22          EXTI_RTSR1_RT22_Msk                           </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">/******************  Bit definition for EXTI_FTSR1 register  ******************/</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga042fdebea1b7876406f032cc37d1e490"> 3360</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Pos       (0U)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed26148136ad51468b9d0a66ea5f12e2"> 3361</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT0_Pos)                 </span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga209889f21ba08ebf88d6c9457beb77cf"> 3362</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0           EXTI_FTSR1_FT0_Msk                            </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafacde35087aad9127a0b4f161eaca86e"> 3363</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Pos       (1U)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5300a230371896b925e5a2f3fb4be480"> 3364</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT1_Pos)                 </span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80ecbb9c921eda4885e3cf81a458ab45"> 3365</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1           EXTI_FTSR1_FT1_Msk                            </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30059d7d746c4d017d1b10a88143004d"> 3366</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Pos       (2U)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"> 3367</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT2_Pos)                 </span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga213cb9c3578baa0cacf9927eed8863f9"> 3368</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2           EXTI_FTSR1_FT2_Msk                            </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a162a89049b223bbf9068ca05b3a03b"> 3369</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Pos       (3U)</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec2b117f32b307b167c7592d4624b9b9"> 3370</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT3_Pos)                 </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga255fe73433e37c6fe1615dd0098c6260"> 3371</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3           EXTI_FTSR1_FT3_Msk                            </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27cabbd107d34007d9ac2aa9dcf981e7"> 3372</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Pos       (4U)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c"> 3373</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT4_Pos)                 </span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb954d551c600e8b9e08c22c310d9e03"> 3374</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4           EXTI_FTSR1_FT4_Msk                            </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d212225e0915ae0d91bae73fcd8d0af"> 3375</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Pos       (5U)</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24d3992ed0d850f814be539aabb91eda"> 3376</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT5_Pos)                 </span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99872e576c9227a5aae6872743d0d8c3"> 3377</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5           EXTI_FTSR1_FT5_Msk                            </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6a7509f26a42c07e812b118409c160b"> 3378</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Pos       (6U)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfe0c32b25c265a1efa448733d276221"> 3379</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT6_Pos)                 </span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7da46f6c3212ad6ac7db4b447f6ff01"> 3380</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6           EXTI_FTSR1_FT6_Msk                            </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77ed0721433f25c5f5057027b9e95e6b"> 3381</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Pos       (7U)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga930ed7defb8024ee51badba8f3342d51"> 3382</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT7_Pos)                 </span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81471817661fc0b1b2b7d77a69c419e7"> 3383</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7           EXTI_FTSR1_FT7_Msk                            </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c28473b2dc9e15adac89c916aed12c2"> 3384</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Pos       (8U)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15115f5a34273b2f0790db563915bd20"> 3385</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT8_Pos)                 </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea7326e04f8a9ab9459ba7685ed86b9"> 3386</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8           EXTI_FTSR1_FT8_Msk                            </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1568e86a12a6cfd5d9c9f5f69b819e27"> 3387</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Pos       (9U)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89c06b57f23683c733ad316f46cd9f06"> 3388</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Msk       (0x1UL &lt;&lt; EXTI_FTSR1_FT9_Pos)                 </span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadff1452aaa80ba824f1c9512d153b8dc"> 3389</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9           EXTI_FTSR1_FT9_Msk                            </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab98a41f294b875c0cc265c544cb535f5"> 3390</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Pos      (10U)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa"> 3391</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT10_Pos)                </span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa77ab895851c3c41f0723b0c72bc5fab"> 3392</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10          EXTI_FTSR1_FT10_Msk                           </span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee21639f24959459480012cd9bad641a"> 3393</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Pos      (11U)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94450fe67ed7859ca7456ec83ca7beeb"> 3394</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT11_Pos)                </span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab12f3c98bbbc82aaacd33e26cd2789ba"> 3395</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11          EXTI_FTSR1_FT11_Msk                           </span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga257f1ae311d2c2d8415481cfa9581a3a"> 3396</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Pos      (12U)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9514ff56f15b6392dbbd5239f099dba6"> 3397</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT12_Pos)                </span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f6ba9c06451ebc2fcba3639a6a779a0"> 3398</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12          EXTI_FTSR1_FT12_Msk                           </span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d99fd7f61651fa0e533c572cde03d8f"> 3399</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Pos      (13U)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga853424f0e742b96897995c6edab65a0f"> 3400</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT13_Pos)                </span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f9accd948d854fdba6493d8e03744bb"> 3401</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13          EXTI_FTSR1_FT13_Msk                           </span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37645a2c3788ce244e0544031c2e49e2"> 3402</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Pos      (14U)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"> 3403</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT14_Pos)                </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45b0f0ea270f54aa0ecd3af4023a9858"> 3404</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14          EXTI_FTSR1_FT14_Msk                           </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1885f7599fc62c86b7f5e397b8c75569"> 3405</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Pos      (15U)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a39999e90335f31f19f34b90f0e5ac2"> 3406</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT15_Pos)                </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ef0426c67b6dafbf4aae002847ac2ce"> 3407</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15          EXTI_FTSR1_FT15_Msk                           </span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5daaebb02819f7d9a3a1af9b8dec2326"> 3408</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16_Pos      (16U)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c0ef9eae39e592af4f7d31f484fbaaa"> 3409</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT16_Pos)                </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff41d474247f6b2c8b76f793988fa6a6"> 3410</a></span><span class="preprocessor">#define EXTI_FTSR1_FT16          EXTI_FTSR1_FT16_Msk                           </span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19502973c11563ccad8eb51673723740"> 3411</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21_Pos      (21U)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfb2318fd101bbb4599df74ecbb11680"> 3412</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT21_Pos)                </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga103caad0cc333cff4d3c75045969fd0b"> 3413</a></span><span class="preprocessor">#define EXTI_FTSR1_FT21          EXTI_FTSR1_FT21_Msk                           </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a246c22f0f03d34f3d109c1476f08cb"> 3414</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22_Pos      (22U)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99cb3667b8d0c4f20cebfe641abb3984"> 3415</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22_Msk      (0x1UL &lt;&lt; EXTI_FTSR1_FT22_Pos)                </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8949e3c06562ffd37295d68793cf3d77"> 3416</a></span><span class="preprocessor">#define EXTI_FTSR1_FT22          EXTI_FTSR1_FT22_Msk                           </span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">/******************  Bit definition for EXTI_SWIER1 register  *****************/</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8d23f07d962f34ac900159cce0faafe"> 3419</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Pos     (0U)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga822c499ef4b35cd172e18a35f64bd8a8"> 3420</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI0_Pos)               </span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac05b5a8cb63bf02e4134aa189fae34ab"> 3421</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0         EXTI_SWIER1_SWI0_Msk                          </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73eda7e54f80e40a0ec0fb9af1bbaa4a"> 3422</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Pos     (1U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaebe229858cdcebcc40011241fae18f65"> 3423</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI1_Pos)               </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52fb19b1afc008d8d7b6ad0926acdcd2"> 3424</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1         EXTI_SWIER1_SWI1_Msk                          </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59dd774e8cbcba437212a13a86be11e1"> 3425</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Pos     (2U)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga756c35db86e88dacc2b1ec76c47fabac"> 3426</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI2_Pos)               </span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa12ac7e4e39988eab687da8f3debf40b"> 3427</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2         EXTI_SWIER1_SWI2_Msk                          </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga529a325616c7faf903af912ba0c2da3d"> 3428</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Pos     (3U)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac38e309327428244171bc6d2351b25d"> 3429</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI3_Pos)               </span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d1e997989e38c8e9debdd12c145e6f0"> 3430</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3         EXTI_SWIER1_SWI3_Msk                          </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d894a668fc4baea03f8cce61412f7d7"> 3431</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Pos     (4U)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga443d31484bc70ffce21cc1f2c935b8ab"> 3432</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI4_Pos)               </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b506b5e6e42bda664de59d131df87da"> 3433</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4         EXTI_SWIER1_SWI4_Msk                          </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01e356ac4960f3af7079cd804d80d623"> 3434</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Pos     (5U)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99647953e08cc233a35934f50563d103"> 3435</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI5_Pos)               </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f3f0e59ced76a37ab7dd308f20ad14d"> 3436</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5         EXTI_SWIER1_SWI5_Msk                          </span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ff962ee70ec720397fe18531a6dad4e"> 3437</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Pos     (6U)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafae218d06e25cfcdf95cf018eb7b9a17"> 3438</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI6_Pos)               </span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9df63e324e9549e08ee2a16eed32983"> 3439</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6         EXTI_SWIER1_SWI6_Msk                          </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2735f37abc7aca8855f87ac5c316d501"> 3440</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Pos     (7U)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2"> 3441</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI7_Pos)               </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b3a565bf8039395ee1018fbc96b9ee2"> 3442</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7         EXTI_SWIER1_SWI7_Msk                          </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad96bb4c82db94f5090643c81d0b7be40"> 3443</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Pos     (8U)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada"> 3444</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI8_Pos)               </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae9c2ad6d4d483c3a0477fce1df67d3e"> 3445</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8         EXTI_SWIER1_SWI8_Msk                          </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga479be9443fdc18f7f4fa2012cafada5a"> 3446</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Pos     (9U)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2e4fca258d49450f0e8be423e8a32da"> 3447</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Msk     (0x1UL &lt;&lt; EXTI_SWIER1_SWI9_Pos)               </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73a5bcb04aefed10128844fa296e7a1a"> 3448</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9         EXTI_SWIER1_SWI9_Msk                          </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80ff027ca3cc1aae42e0d3e14c2b6432"> 3449</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Pos    (10U)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga286a63af757f3e1bbeccd5c00ad5615a"> 3450</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI10_Pos)              </span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d129999fcb4318b0df6b84438866235"> 3451</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10        EXTI_SWIER1_SWI10_Msk                         </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00ae1de813f7896ca82ae0211c0438b0"> 3452</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Pos    (11U)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc2dc9b212e328572900472d2dcf455a"> 3453</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI11_Pos)              </span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa43fa9277109423f6baed6a423916cab"> 3454</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11        EXTI_SWIER1_SWI11_Msk                         </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53f976e6ef04e1458e8798066c933a3d"> 3455</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Pos    (12U)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6239a825b527ba1ebc321bdc741768d5"> 3456</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI12_Pos)              </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf501ac61fc9bd206a1ed05af5034a7cc"> 3457</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12        EXTI_SWIER1_SWI12_Msk                         </span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86c47057c661d09bbb7ef4b4be343d9e"> 3458</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Pos    (13U)</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8"> 3459</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI13_Pos)              </span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac18cc42ba779ebbad2328ba1e2f6506b"> 3460</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13        EXTI_SWIER1_SWI13_Msk                         </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6e72365de06d3d055b9b6e3ccbfcc"> 3461</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Pos    (14U)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fca442fcaa6ba70488fd0653d61139c"> 3462</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI14_Pos)              </span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e1b93e6892ced86e4831a4a8b170c17"> 3463</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14        EXTI_SWIER1_SWI14_Msk                         </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed7f9ddefff57267d96feced518c459d"> 3464</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Pos    (15U)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff260e44c114c2edae69ddbd0c377b58"> 3465</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI15_Pos)              </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46560400f33953bf74d67444f648edae"> 3466</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15        EXTI_SWIER1_SWI15_Msk                         </span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9cf367bf69ff5724aa1adad193ba673"> 3467</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Pos    (16U)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea54f1e542f9fe029f8149098ab18bd8"> 3468</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI16_Pos)              </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5c1e56adfd1b75170f0439a3b2b179f"> 3469</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI16        EXTI_SWIER1_SWI16_Msk                         </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29317a3494d798e523559ff1095bffc7"> 3470</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Pos    (21U)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ac2e74a2213778c2e959f5f5f589330"> 3471</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI21_Pos)              </span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf664b5aed998eaa5aed9ad58c676d70"> 3472</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI21        EXTI_SWIER1_SWI21_Msk                         </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77787e5532394bfd1bff249c3f36328b"> 3473</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Pos    (22U)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36e430f985250afc82f6ac62f8790a6b"> 3474</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22_Msk    (0x1UL &lt;&lt; EXTI_SWIER1_SWI22_Pos)              </span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga690f9e84c454e329196a6e82483a9213"> 3475</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI22        EXTI_SWIER1_SWI22_Msk                         </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment">/*******************  Bit definition for EXTI_PR1 register  *******************/</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cab11fe26bc766ee4bf19a755eb4bc1"> 3478</a></span><span class="preprocessor">#define EXTI_PR1_PIF0_Pos        (0U)</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10457635259f8079c4ff5777ba1071e8"> 3479</a></span><span class="preprocessor">#define EXTI_PR1_PIF0_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF0_Pos)                  </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a15d5ce3274be23c659744a1b7fd25f"> 3480</a></span><span class="preprocessor">#define EXTI_PR1_PIF0            EXTI_PR1_PIF0_Msk                             </span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37dce655ff01e026eba46858067811bb"> 3481</a></span><span class="preprocessor">#define EXTI_PR1_PIF1_Pos        (1U)</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac156a121bbef00120d29a85ad7f2c1b2"> 3482</a></span><span class="preprocessor">#define EXTI_PR1_PIF1_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF1_Pos)                  </span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga739e136817f54771016f77daea08102d"> 3483</a></span><span class="preprocessor">#define EXTI_PR1_PIF1            EXTI_PR1_PIF1_Msk                             </span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e5f30139739cff30d31ee389ddf01bf"> 3484</a></span><span class="preprocessor">#define EXTI_PR1_PIF2_Pos        (2U)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93f45a4b8b7bd41194a9ff25e68f520"> 3485</a></span><span class="preprocessor">#define EXTI_PR1_PIF2_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF2_Pos)                  </span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga828ad2828782a115cab34700499b330e"> 3486</a></span><span class="preprocessor">#define EXTI_PR1_PIF2            EXTI_PR1_PIF2_Msk                             </span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a8998c3795ef96705dd4150c06e6c90"> 3487</a></span><span class="preprocessor">#define EXTI_PR1_PIF3_Pos        (3U)</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab327a738c5979868e4bea255cd5763f3"> 3488</a></span><span class="preprocessor">#define EXTI_PR1_PIF3_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF3_Pos)                  </span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cf380cffdf5d4eab1c881df0e00686f"> 3489</a></span><span class="preprocessor">#define EXTI_PR1_PIF3            EXTI_PR1_PIF3_Msk                             </span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98846759da895e01a65aa757835425c8"> 3490</a></span><span class="preprocessor">#define EXTI_PR1_PIF4_Pos        (4U)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga122d977807478936fc7406c3f139bcf6"> 3491</a></span><span class="preprocessor">#define EXTI_PR1_PIF4_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF4_Pos)                  </span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga291bcd9c3bb8aa3b878dcdffbc72822d"> 3492</a></span><span class="preprocessor">#define EXTI_PR1_PIF4            EXTI_PR1_PIF4_Msk                             </span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2519f71daf76d8fee3d376a0f8c39218"> 3493</a></span><span class="preprocessor">#define EXTI_PR1_PIF5_Pos        (5U)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga461e9ea65e9764cf18be791ca5a1a8a9"> 3494</a></span><span class="preprocessor">#define EXTI_PR1_PIF5_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF5_Pos)                  </span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0659bc32e4cc2c7f9f188c9fce67746e"> 3495</a></span><span class="preprocessor">#define EXTI_PR1_PIF5            EXTI_PR1_PIF5_Msk                             </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8e07268cf0c2d06a2dbeb4781824224"> 3496</a></span><span class="preprocessor">#define EXTI_PR1_PIF6_Pos        (6U)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7e90ad8230427fdd2a7e9fe644666fe"> 3497</a></span><span class="preprocessor">#define EXTI_PR1_PIF6_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF6_Pos)                  </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4410b8a994cbb681fd1652a21087b7f5"> 3498</a></span><span class="preprocessor">#define EXTI_PR1_PIF6            EXTI_PR1_PIF6_Msk                             </span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da81870393e124f99bead53350046b5"> 3499</a></span><span class="preprocessor">#define EXTI_PR1_PIF7_Pos        (7U)</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad66dbcfe3233eb2d0e650fde3bc14ef7"> 3500</a></span><span class="preprocessor">#define EXTI_PR1_PIF7_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF7_Pos)                  </span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e81851f1c71d274c3da1891f60be30c"> 3501</a></span><span class="preprocessor">#define EXTI_PR1_PIF7            EXTI_PR1_PIF7_Msk                             </span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac77277ed4e5424be358b908c559f4855"> 3502</a></span><span class="preprocessor">#define EXTI_PR1_PIF8_Pos        (8U)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa919b977684430cc30236169d4425d6b"> 3503</a></span><span class="preprocessor">#define EXTI_PR1_PIF8_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF8_Pos)                  </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga509be357198911032a9135076f95033e"> 3504</a></span><span class="preprocessor">#define EXTI_PR1_PIF8            EXTI_PR1_PIF8_Msk                             </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67a9338b90ae40b6e97501accf50c6f9"> 3505</a></span><span class="preprocessor">#define EXTI_PR1_PIF9_Pos        (9U)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab08c06e9b632cefb95e0de83d8f9f61a"> 3506</a></span><span class="preprocessor">#define EXTI_PR1_PIF9_Msk        (0x1UL &lt;&lt; EXTI_PR1_PIF9_Pos)                  </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c9e6983c2c35d089467e1814bd6c1ad"> 3507</a></span><span class="preprocessor">#define EXTI_PR1_PIF9            EXTI_PR1_PIF9_Msk                             </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac49d543cdfd26af76625246ed1fe26ca"> 3508</a></span><span class="preprocessor">#define EXTI_PR1_PIF10_Pos       (10U)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga481579973729f68fca32cb2dd26cdb7b"> 3509</a></span><span class="preprocessor">#define EXTI_PR1_PIF10_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF10_Pos)                 </span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89a542c450c3297062e07456b5700fec"> 3510</a></span><span class="preprocessor">#define EXTI_PR1_PIF10           EXTI_PR1_PIF10_Msk                            </span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99beed2e2f326f18c48a8b7f773fba4d"> 3511</a></span><span class="preprocessor">#define EXTI_PR1_PIF11_Pos       (11U)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef1380de67a96cad335c1863c19f9798"> 3512</a></span><span class="preprocessor">#define EXTI_PR1_PIF11_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF11_Pos)                 </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga325b8aea6b33a7b14d6f2171069d95ca"> 3513</a></span><span class="preprocessor">#define EXTI_PR1_PIF11           EXTI_PR1_PIF11_Msk                            </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ace2821fc593af5765173c750b89c31"> 3514</a></span><span class="preprocessor">#define EXTI_PR1_PIF12_Pos       (12U)</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88671277972e4a3579b7f70877646f6d"> 3515</a></span><span class="preprocessor">#define EXTI_PR1_PIF12_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF12_Pos)                 </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaecc60519bff381ae5e449a5fc630c2a"> 3516</a></span><span class="preprocessor">#define EXTI_PR1_PIF12           EXTI_PR1_PIF12_Msk                            </span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61c99ad0e1fd3746e3874456b5c74a8b"> 3517</a></span><span class="preprocessor">#define EXTI_PR1_PIF13_Pos       (13U)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e5be5f2a26fa3d2d26827a0375b7d1c"> 3518</a></span><span class="preprocessor">#define EXTI_PR1_PIF13_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF13_Pos)                 </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga818df633e6c3320a2de6297774185197"> 3519</a></span><span class="preprocessor">#define EXTI_PR1_PIF13           EXTI_PR1_PIF13_Msk                            </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9e517b325fd5a8fdbb9ebaae6b946de"> 3520</a></span><span class="preprocessor">#define EXTI_PR1_PIF14_Pos       (14U)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadc1bc8d5831e5d2ebfd04eb9e62ecc1"> 3521</a></span><span class="preprocessor">#define EXTI_PR1_PIF14_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF14_Pos)                 </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01ceef88b2ddd4555020a8b2784cca4f"> 3522</a></span><span class="preprocessor">#define EXTI_PR1_PIF14           EXTI_PR1_PIF14_Msk                            </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga142747c6a4480c8fed9885d83314de6a"> 3523</a></span><span class="preprocessor">#define EXTI_PR1_PIF15_Pos       (15U)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad73bdb9aad3c12bbe2cecc3745004f5d"> 3524</a></span><span class="preprocessor">#define EXTI_PR1_PIF15_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF15_Pos)                 </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f98978924a53ccdb77fcc03d7174fde"> 3525</a></span><span class="preprocessor">#define EXTI_PR1_PIF15           EXTI_PR1_PIF15_Msk                            </span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b55add3dcff6805e5c94b9786df4083"> 3526</a></span><span class="preprocessor">#define EXTI_PR1_PIF16_Pos       (16U)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08cf49821914f84ab220fa8b91451674"> 3527</a></span><span class="preprocessor">#define EXTI_PR1_PIF16_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF16_Pos)                 </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c511277c9965314d6c2c6355e14d3e4"> 3528</a></span><span class="preprocessor">#define EXTI_PR1_PIF16           EXTI_PR1_PIF16_Msk                            </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga609b92b2732484dac795b28a3f9f5d39"> 3529</a></span><span class="preprocessor">#define EXTI_PR1_PIF21_Pos       (21U)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60236251e550e233db4b7851a75f0e38"> 3530</a></span><span class="preprocessor">#define EXTI_PR1_PIF21_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF21_Pos)                 </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82fd747315627c7acd8a870c8d743930"> 3531</a></span><span class="preprocessor">#define EXTI_PR1_PIF21           EXTI_PR1_PIF21_Msk                            </span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e0dc113c0e9a49cd91c5cac04561eaf"> 3532</a></span><span class="preprocessor">#define EXTI_PR1_PIF22_Pos       (22U)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6764a4e5b37f0049282640e2403f087b"> 3533</a></span><span class="preprocessor">#define EXTI_PR1_PIF22_Msk       (0x1UL &lt;&lt; EXTI_PR1_PIF22_Pos)                 </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38d3b54143cc4f9f82d2f6ee80b8a298"> 3534</a></span><span class="preprocessor">#define EXTI_PR1_PIF22           EXTI_PR1_PIF22_Msk                            </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">/******************  Bit definition for EXTI_RTSR2 register  ******************/</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4987bb8e452ef4fdb062262baf33351f"> 3537</a></span><span class="preprocessor">#define EXTI_RTSR2_RT34_Pos      (2U)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9dd68e6113d1ba6a62b0042046d6d03"> 3538</a></span><span class="preprocessor">#define EXTI_RTSR2_RT34_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT34_Pos)                </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ecc30b00cbe4908e83d4d76ea3a29c"> 3539</a></span><span class="preprocessor">#define EXTI_RTSR2_RT34          EXTI_RTSR2_RT34_Msk                           </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga980c6791937daaa18fde58e8f92e4952"> 3540</a></span><span class="preprocessor">#define EXTI_RTSR2_RT40_Pos      (8U)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac66c157adabcaa8b3880dff46d41161"> 3541</a></span><span class="preprocessor">#define EXTI_RTSR2_RT40_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT40_Pos)                </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga099ea918f2bc38cb6501ee204517b4f9"> 3542</a></span><span class="preprocessor">#define EXTI_RTSR2_RT40          EXTI_RTSR2_RT40_Msk                           </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e87511b8f1f56767756d0edb4f07f52"> 3543</a></span><span class="preprocessor">#define EXTI_RTSR2_RT41_Pos      (9U)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6b8c08560df1d8ee17f0ea17f071398"> 3544</a></span><span class="preprocessor">#define EXTI_RTSR2_RT41_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT41_Pos)                </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba08351a3fbaeef8524d222029577741"> 3545</a></span><span class="preprocessor">#define EXTI_RTSR2_RT41          EXTI_RTSR2_RT41_Msk                           </span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga390ffcaccefa78f6e2e74a712e808fc6"> 3546</a></span><span class="preprocessor">#define EXTI_RTSR2_RT45_Pos      (13U)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f5405bfa293798a15cdd34643f780c2"> 3547</a></span><span class="preprocessor">#define EXTI_RTSR2_RT45_Msk      (0x1UL &lt;&lt; EXTI_RTSR2_RT45_Pos)                </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86afb5fee78a7b54c5860acac2b9bd99"> 3548</a></span><span class="preprocessor">#define EXTI_RTSR2_RT45          EXTI_RTSR2_RT45_Msk                           </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment">/******************  Bit definition for EXTI_FTSR2 register  ******************/</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d40cd6f869edac7f3e0cbdf42401071"> 3551</a></span><span class="preprocessor">#define EXTI_FTSR2_FT34_Pos      (2U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab85ff4bf0d99dcb91f3949a5f13bcbb8"> 3552</a></span><span class="preprocessor">#define EXTI_FTSR2_FT34_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT34_Pos)                </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6f2cd7eb34a1d8ee3873f7b365c988e"> 3553</a></span><span class="preprocessor">#define EXTI_FTSR2_FT34          EXTI_FTSR2_FT34_Msk                           </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdba3bb91b50178a55b54b6b3324818d"> 3554</a></span><span class="preprocessor">#define EXTI_FTSR2_FT40_Pos      (8U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad32d0219507e06f14f69d33e98d7094e"> 3555</a></span><span class="preprocessor">#define EXTI_FTSR2_FT40_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT40_Pos)                </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga567c3d8c911042f9d04898c2fe64a9a7"> 3556</a></span><span class="preprocessor">#define EXTI_FTSR2_FT40          EXTI_FTSR2_FT40_Msk                           </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae14d6d5392cb48cec1c2e9cdd24ffcc0"> 3557</a></span><span class="preprocessor">#define EXTI_FTSR2_FT41_Pos      (9U)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec101b7c7a560dd36a3b589decab121e"> 3558</a></span><span class="preprocessor">#define EXTI_FTSR2_FT41_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT41_Pos)                </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb19ad0a720676ed1d5d58350b377c42"> 3559</a></span><span class="preprocessor">#define EXTI_FTSR2_FT41          EXTI_FTSR2_FT41_Msk                           </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6be50bd324f22e514507fc20ed2b5d3"> 3560</a></span><span class="preprocessor">#define EXTI_FTSR2_FT45_Pos      (13U)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71d4339c8e56f2729215be0ac3431dee"> 3561</a></span><span class="preprocessor">#define EXTI_FTSR2_FT45_Msk      (0x1UL &lt;&lt; EXTI_FTSR2_FT45_Pos)                </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0604966b745d4b492d0e7afaf7e1852a"> 3562</a></span><span class="preprocessor">#define EXTI_FTSR2_FT45          EXTI_FTSR2_FT45_Msk                           </span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment">/******************  Bit definition for EXTI_SWIER2 register  *****************/</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30ca5d1caa6ed4ea227a2851df820327"> 3565</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI34_Pos    (2U)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab14a70bfb7b956b2973ff387c0d7a61"> 3566</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI34_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI34_Pos)              </span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa346f2c41ce88e4e3dbb14803cd85387"> 3567</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI34        EXTI_SWIER2_SWI34_Msk                         </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3a844c9c1d19a02efc75213d0af00d2"> 3568</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI40_Pos    (8U)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b1b897227d23703208fda757052a4d3"> 3569</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI40_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI40_Pos)              </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9734bb4989a9f9a42240f6cd6fe3eeca"> 3570</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI40        EXTI_SWIER2_SWI40_Msk                         </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0742e0782fc1ee49117740578de5b841"> 3571</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI41_Pos    (9U)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84e9a5c8cc00bf3e483b25f5494b8bcd"> 3572</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI41_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI41_Pos)              </span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c00468d7aaca62c9c0175c7ff954c41"> 3573</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI41        EXTI_SWIER2_SWI41_Msk                         </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb8df7ba040c71231b3a61ec64f56d0a"> 3574</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI45_Pos    (13U)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab41cee6d70f5c48302285a4e9df6b31f"> 3575</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI45_Msk    (0x1UL &lt;&lt; EXTI_SWIER2_SWI45_Pos)              </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab95a4b0c5589fcece6399f7ce9601cf6"> 3576</a></span><span class="preprocessor">#define EXTI_SWIER2_SWI45        EXTI_SWIER2_SWI45_Msk                         </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">/*******************  Bit definition for EXTI_PR2 register  *******************/</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6874e859119a6db0b1cca624df181ba7"> 3579</a></span><span class="preprocessor">#define EXTI_PR2_PIF34_Pos       (2U)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2af60bcca2a845b1d3bd004d7e323271"> 3580</a></span><span class="preprocessor">#define EXTI_PR2_PIF34_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF34_Pos)                 </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga758b51097cabdb5e54eeee699ce03174"> 3581</a></span><span class="preprocessor">#define EXTI_PR2_PIF34           EXTI_PR2_PIF34_Msk                            </span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad53e58ce00481a1b8c5e0a9e9e372b8c"> 3582</a></span><span class="preprocessor">#define EXTI_PR2_PIF40_Pos       (8U)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6840ae47ead7b0ff5ab9bfe5bc6c3df8"> 3583</a></span><span class="preprocessor">#define EXTI_PR2_PIF40_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF40_Pos)                 </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe89983ca5f785f8a6cd0350b1043733"> 3584</a></span><span class="preprocessor">#define EXTI_PR2_PIF40           EXTI_PR2_PIF40_Msk                            </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga485332f6d7297b81cf7f1e3e60d02a8c"> 3585</a></span><span class="preprocessor">#define EXTI_PR2_PIF41_Pos       (9U)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8c18d43ecfc2fef3e98e0ff11bb5551"> 3586</a></span><span class="preprocessor">#define EXTI_PR2_PIF41_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF41_Pos)                 </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a67f04de66f18824a79d22b62e4bc3a"> 3587</a></span><span class="preprocessor">#define EXTI_PR2_PIF41           EXTI_PR2_PIF41_Msk                            </span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga458a5a01524c91ba384417ed35fb984f"> 3588</a></span><span class="preprocessor">#define EXTI_PR2_PIF45_Pos       (13U)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0acb296963d43a5d5d6e596bd65cb467"> 3589</a></span><span class="preprocessor">#define EXTI_PR2_PIF45_Msk       (0x1UL &lt;&lt; EXTI_PR2_PIF45_Pos)                 </span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04d748d07b65be91fd6edbd4d94cf58d"> 3590</a></span><span class="preprocessor">#define EXTI_PR2_PIF45           EXTI_PR2_PIF45_Msk                            </span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="comment">/********************  Bits definition for EXTI_IMR1 register  **************/</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga671c8c0c00399207b70a1efc8c62a8a8"> 3593</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Pos        (0U)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74f42b06020fcd7ff375a0ead3f85db0"> 3594</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM0_Pos)                  </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa272f68e9e26fdbfa4c7f54d23bd8ae1"> 3595</a></span><span class="preprocessor">#define EXTI_IMR1_IM0            EXTI_IMR1_IM0_Msk                             </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacbd11e155480aeb0ce2fec7569626cc"> 3596</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Pos        (1U)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08d0f559fdac46d60a21522da41a863c"> 3597</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM1_Pos)                  </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02c3931dfef9b112e4ea9417d6f5d2aa"> 3598</a></span><span class="preprocessor">#define EXTI_IMR1_IM1            EXTI_IMR1_IM1_Msk                             </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c919c599a076c075513d73401b03c28"> 3599</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Pos        (2U)</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae92306287f95d4950e4bd1568d1951a6"> 3600</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM2_Pos)                  </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7bb98616b792bfc0c7b298129a6a3673"> 3601</a></span><span class="preprocessor">#define EXTI_IMR1_IM2            EXTI_IMR1_IM2_Msk                             </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga393298c43ddd64996cf5d25d824dd81b"> 3602</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Pos        (3U)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga658f5141d6d71b5fb352e99f44ee6938"> 3603</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM3_Pos)                  </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84ef33d1cc58c973df7c4e36ec3174cf"> 3604</a></span><span class="preprocessor">#define EXTI_IMR1_IM3            EXTI_IMR1_IM3_Msk                             </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b45b0939175299b6c1b5f44be44a24a"> 3605</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Pos        (4U)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d"> 3606</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM4_Pos)                  </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01a37b70f0864c9f66856da5cf66d245"> 3607</a></span><span class="preprocessor">#define EXTI_IMR1_IM4            EXTI_IMR1_IM4_Msk                             </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga921ecae350e236e667c90e43c2c33f84"> 3608</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Pos        (5U)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f31f2c17f0304f194e3804c919548c"> 3609</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM5_Pos)                  </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae26c5e58b2239d0868c92046dc0e05f1"> 3610</a></span><span class="preprocessor">#define EXTI_IMR1_IM5            EXTI_IMR1_IM5_Msk                             </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga119e5c4b29e239bf82cea0f2dc8f42d2"> 3611</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Pos        (6U)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga025f4616ee47a1f79910fcf3c65d5672"> 3612</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM6_Pos)                  </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b985aee183566ac4ed97eda517234dd"> 3613</a></span><span class="preprocessor">#define EXTI_IMR1_IM6            EXTI_IMR1_IM6_Msk                             </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0379673284a1c66cfbdb7a6c62021f26"> 3614</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Pos        (7U)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga906e5935713dcdd32cccfea7536ec547"> 3615</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM7_Pos)                  </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb28e642123c5651492ece188bced09b"> 3616</a></span><span class="preprocessor">#define EXTI_IMR1_IM7            EXTI_IMR1_IM7_Msk                             </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c4fd2a61cf772a7f793f371c7eee11b"> 3617</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Pos        (8U)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7853c80efeb994f31ae59dcbf5b832e7"> 3618</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM8_Pos)                  </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaded3e1e03ee9568073fe43e55b2da0"> 3619</a></span><span class="preprocessor">#define EXTI_IMR1_IM8            EXTI_IMR1_IM8_Msk                             </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb637bb49a9c82073440cb9980b74d00"> 3620</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Pos        (9U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9e81862a1dad239df8b9afa8cfcf484"> 3621</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Msk        (0x1UL &lt;&lt; EXTI_IMR1_IM9_Pos)                  </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab18193265978bd173dedfb912e2e5c1d"> 3622</a></span><span class="preprocessor">#define EXTI_IMR1_IM9            EXTI_IMR1_IM9_Msk                             </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aed9a0e6c0c59b9e29b57b2d89d6488"> 3623</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Pos       (10U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga014dfa194dac37af3ebddbe7efb54b72"> 3624</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM10_Pos)                 </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8153cb7b84f435c263bdbb4c9f1602e"> 3625</a></span><span class="preprocessor">#define EXTI_IMR1_IM10           EXTI_IMR1_IM10_Msk                            </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa39742f95325bf74638906b7efb156c9"> 3626</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Pos       (11U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab20090ec310bbc616f438a4207f7dd8f"> 3627</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM11_Pos)                 </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db66607c1039a11a8e49393d7093697"> 3628</a></span><span class="preprocessor">#define EXTI_IMR1_IM11           EXTI_IMR1_IM11_Msk                            </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga706fa77f4d6b18eec622928ee10e92f9"> 3629</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Pos       (12U)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef"> 3630</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM12_Pos)                 </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadafb7b965518887a3e3098c12f73c3c7"> 3631</a></span><span class="preprocessor">#define EXTI_IMR1_IM12           EXTI_IMR1_IM12_Msk                            </span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d59e203edbf057f2902392b17f4813d"> 3632</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Pos       (13U)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3"> 3633</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM13_Pos)                 </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4962c2025662416f8dfd486f294dfd7e"> 3634</a></span><span class="preprocessor">#define EXTI_IMR1_IM13           EXTI_IMR1_IM13_Msk                            </span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0893b14f754043eccfa17cb25c8c8f5"> 3635</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Pos       (14U)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19b4d5142a2d53010d20087b63e91d33"> 3636</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM14_Pos)                 </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1563fa3b791a788e15ae48c8408d3f06"> 3637</a></span><span class="preprocessor">#define EXTI_IMR1_IM14           EXTI_IMR1_IM14_Msk                            </span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61c29a888c7d5f860a18dbac2cd4eeda"> 3638</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Pos       (15U)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga694e7e09df7b5b2a942b88335913e4f0"> 3639</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM15_Pos)                 </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b89e1052116258842b0cc0935d72fc6"> 3640</a></span><span class="preprocessor">#define EXTI_IMR1_IM15           EXTI_IMR1_IM15_Msk                            </span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94957ed408e9705d5e02d17232a063c8"> 3641</a></span><span class="preprocessor">#define EXTI_IMR1_IM16_Pos       (16U)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga349a7d1869b0c0916f48c7a99e9dfdaa"> 3642</a></span><span class="preprocessor">#define EXTI_IMR1_IM16_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM16_Pos)                 </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bac4551decbfbbb98e8a5e19f526a39"> 3643</a></span><span class="preprocessor">#define EXTI_IMR1_IM16           EXTI_IMR1_IM16_Msk                            </span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bc4ec9a5f3c64969c0ea28ae7b3643a"> 3644</a></span><span class="preprocessor">#define EXTI_IMR1_IM17_Pos       (17U)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee7adf120051dcc543abdb29c008694b"> 3645</a></span><span class="preprocessor">#define EXTI_IMR1_IM17_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM17_Pos)                 </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga279a6b8fad429681c2d78085cb0c6f5a"> 3646</a></span><span class="preprocessor">#define EXTI_IMR1_IM17           EXTI_IMR1_IM17_Msk                            </span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae39b617c105dae53272053318462a081"> 3647</a></span><span class="preprocessor">#define EXTI_IMR1_IM18_Pos       (18U)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20817f14762d0f47d94d2fee7e19980c"> 3648</a></span><span class="preprocessor">#define EXTI_IMR1_IM18_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM18_Pos)                 </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga226e1af2518349964010b359a27dea2e"> 3649</a></span><span class="preprocessor">#define EXTI_IMR1_IM18           EXTI_IMR1_IM18_Msk                            </span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ed1476b3f1d2fefbcda13efb4a4bfbe"> 3650</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Pos       (19U)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adb626e8129960e971bd2a07790dfe5"> 3651</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM19_Pos)                 </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1f64187c69e561662e99b8d1cac3ac4"> 3652</a></span><span class="preprocessor">#define EXTI_IMR1_IM19           EXTI_IMR1_IM19_Msk                            </span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70dc171e97384363d1c2e7963e0ad2aa"> 3653</a></span><span class="preprocessor">#define EXTI_IMR1_IM20_Pos       (20U)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43c5dbf4d08dbd8344aca850f46851b3"> 3654</a></span><span class="preprocessor">#define EXTI_IMR1_IM20_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM20_Pos)                 </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c906952cfd83d59c5db12a50f0cd8d1"> 3655</a></span><span class="preprocessor">#define EXTI_IMR1_IM20           EXTI_IMR1_IM20_Msk                            </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66c5dce173af30ddd8836b8000373ab8"> 3656</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Pos       (21U)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07"> 3657</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM21_Pos)                 </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dcc1164a7c9628817e0be18db178a2e"> 3658</a></span><span class="preprocessor">#define EXTI_IMR1_IM21           EXTI_IMR1_IM21_Msk                            </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80c5f672dce74848255a788486e80211"> 3659</a></span><span class="preprocessor">#define EXTI_IMR1_IM22_Pos       (22U)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aa1468a68343da3412682e012ba69ba"> 3660</a></span><span class="preprocessor">#define EXTI_IMR1_IM22_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM22_Pos)                 </span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4a588942e7cd5fe77afcb0d8d43b8c5"> 3661</a></span><span class="preprocessor">#define EXTI_IMR1_IM22           EXTI_IMR1_IM22_Msk                            </span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b30caffc8ec7047f18456fdeceda5a9"> 3662</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Pos       (23U)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9b5b078ed53b1f76c105398c9d33180"> 3663</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM23_Pos)                 </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace4d3c64cb86bad3f7f1f43f614ef34f"> 3664</a></span><span class="preprocessor">#define EXTI_IMR1_IM23           EXTI_IMR1_IM23_Msk                            </span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9c4d64cb1fad733bf3ad7b11d81da97"> 3665</a></span><span class="preprocessor">#define EXTI_IMR1_IM24_Pos       (24U)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga031caa7c15af0ae0d54b3e69de1623e5"> 3666</a></span><span class="preprocessor">#define EXTI_IMR1_IM24_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM24_Pos)                 </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25f38f19a139df71bfe597f649c96f08"> 3667</a></span><span class="preprocessor">#define EXTI_IMR1_IM24           EXTI_IMR1_IM24_Msk                            </span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga734d6ae0de0d65bc1243614985c63fb4"> 3668</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Pos       (25U)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa27b09d02d1e543e201b563cbf1f1182"> 3669</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM25_Pos)                 </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaad02bd55120cd25badd4cb3785b152f"> 3670</a></span><span class="preprocessor">#define EXTI_IMR1_IM25           EXTI_IMR1_IM25_Msk                            </span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a1ef21cc205591aa4b29b8faada4bfc"> 3671</a></span><span class="preprocessor">#define EXTI_IMR1_IM26_Pos       (26U)</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84b08af846b714a4ab718336ea6c5fb9"> 3672</a></span><span class="preprocessor">#define EXTI_IMR1_IM26_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM26_Pos)                 </span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga317909c5bf2a6ef54fd2d5e6fb1fbfa6"> 3673</a></span><span class="preprocessor">#define EXTI_IMR1_IM26           EXTI_IMR1_IM26_Msk                            </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga864700105590f7c56502c31956475ad2"> 3674</a></span><span class="preprocessor">#define EXTI_IMR1_IM27_Pos       (27U)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f1d81584fc0834f4b6d0af327be12b6"> 3675</a></span><span class="preprocessor">#define EXTI_IMR1_IM27_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM27_Pos)                 </span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3983785743d35d1cab919a25de1a583"> 3676</a></span><span class="preprocessor">#define EXTI_IMR1_IM27           EXTI_IMR1_IM27_Msk                            </span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabce9d3ccde1e51678171200f6a422b54"> 3677</a></span><span class="preprocessor">#define EXTI_IMR1_IM28_Pos       (28U)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbef0da2107e184320bdfb70f183088c"> 3678</a></span><span class="preprocessor">#define EXTI_IMR1_IM28_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM28_Pos)                 </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga045dfba3673ba30828bcf63b03c768f7"> 3679</a></span><span class="preprocessor">#define EXTI_IMR1_IM28           EXTI_IMR1_IM28_Msk                            </span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bd0e29b4a4961c43cf40b66f396398d"> 3680</a></span><span class="preprocessor">#define EXTI_IMR1_IM29_Pos       (29U)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19d3e280cd1e68a1be511612f21ac1da"> 3681</a></span><span class="preprocessor">#define EXTI_IMR1_IM29_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM29_Pos)                 </span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga690d2335a127df0dd20e52921ac5466c"> 3682</a></span><span class="preprocessor">#define EXTI_IMR1_IM29           EXTI_IMR1_IM29_Msk                            </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa808736a13fef0379b254d7d999336ee"> 3683</a></span><span class="preprocessor">#define EXTI_IMR1_IM30_Pos       (30U)</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d21792be40efe0bb448a8f08a7f31a9"> 3684</a></span><span class="preprocessor">#define EXTI_IMR1_IM30_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM30_Pos)                 </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga007ffdff3550d9bccfabea1d2f27b206"> 3685</a></span><span class="preprocessor">#define EXTI_IMR1_IM30           EXTI_IMR1_IM30_Msk                            </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a04521e6853d9de0273912699c2d7fa"> 3686</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Pos       (31U)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7307fd01ac2d3123bd4de805330a89aa"> 3687</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Msk       (0x1UL &lt;&lt; EXTI_IMR1_IM31_Pos)                 </span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae587966adfea396ebe0b1ef5e1f683f4"> 3688</a></span><span class="preprocessor">#define EXTI_IMR1_IM31           EXTI_IMR1_IM31_Msk                            </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="comment">/********************  Bits definition for EXTI_EMR1 register  **************/</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37880a4049c51d17e5259a41c6c01bc0"> 3691</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Pos        (0U)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53e11b6b839fe35d1970a3b691afdd26"> 3692</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM0_Pos)                  </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2afd48d09cfb87d68809c58a95472fb6"> 3693</a></span><span class="preprocessor">#define EXTI_EMR1_EM0            EXTI_EMR1_EM0_Msk                             </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04f7d9975dbad33ad26c3258fdac004b"> 3694</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Pos        (1U)</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb79c5f6557919ba0fb37687f4694f5f"> 3695</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM1_Pos)                  </span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae06a6a531ec53ff20dde0456ca5c638c"> 3696</a></span><span class="preprocessor">#define EXTI_EMR1_EM1            EXTI_EMR1_EM1_Msk                             </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbc885252b14aa2a38b46339e4c47b7e"> 3697</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Pos        (2U)</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga531e4ba6d4d5bf294324ac7307ab363a"> 3698</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM2_Pos)                  </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f7253dc04390084158db4ac4cf55aa0"> 3699</a></span><span class="preprocessor">#define EXTI_EMR1_EM2            EXTI_EMR1_EM2_Msk                             </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0937aa2030d0dbab175e877c62f4113b"> 3700</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Pos        (3U)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3164d6ea1aefb1e92a742cbb027e1497"> 3701</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM3_Pos)                  </span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05bbdaa2b221154fd847f5d857a17080"> 3702</a></span><span class="preprocessor">#define EXTI_EMR1_EM3            EXTI_EMR1_EM3_Msk                             </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48bcd796f115f6ca56b1bf811d01ec87"> 3703</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Pos        (4U)</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2672f92c8e414edd6ae0d628a6956db"> 3704</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM4_Pos)                  </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46368343defa0387fb67a748eae20dfb"> 3705</a></span><span class="preprocessor">#define EXTI_EMR1_EM4            EXTI_EMR1_EM4_Msk                             </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd6ccb9da460754343959e8554b9f17f"> 3706</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Pos        (5U)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga988b22dd34c206f4ed7e1854c3d02262"> 3707</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM5_Pos)                  </span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71acf82905a434d12cb76dc2338ace66"> 3708</a></span><span class="preprocessor">#define EXTI_EMR1_EM5            EXTI_EMR1_EM5_Msk                             </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa157fa69d55169c1d0413015046aa8e2"> 3709</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Pos        (6U)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace57a3c3958d21af417d242760bdfd5a"> 3710</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM6_Pos)                  </span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1b1a2278ad2235095804912fb1a45b7"> 3711</a></span><span class="preprocessor">#define EXTI_EMR1_EM6            EXTI_EMR1_EM6_Msk                             </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabed6e5bcc0befb03e1af90068fffcd42"> 3712</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Pos        (7U)</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8769ae0218c535263164bab3b623346"> 3713</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM7_Pos)                  </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga352600168d2da5960124d01fc404f15d"> 3714</a></span><span class="preprocessor">#define EXTI_EMR1_EM7            EXTI_EMR1_EM7_Msk                             </span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga961082a9f108bfde0a5d0738f9ba9dca"> 3715</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Pos        (8U)</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8642b695914cbf948298e1afa4cba891"> 3716</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM8_Pos)                  </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6d7e479303396cc59c0f5e46a3ec205"> 3717</a></span><span class="preprocessor">#define EXTI_EMR1_EM8            EXTI_EMR1_EM8_Msk                             </span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3b5f7d9d1ef92014a1bfd666db726ca"> 3718</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Pos        (9U)</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77194467df298b0692e14f6ca06c7ca3"> 3719</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Msk        (0x1UL &lt;&lt; EXTI_EMR1_EM9_Pos)                  </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64bf4417d17ee6dbe04fd23746281014"> 3720</a></span><span class="preprocessor">#define EXTI_EMR1_EM9            EXTI_EMR1_EM9_Msk                             </span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2564e9d6e468e17f1e12b32c33a2cf0f"> 3721</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Pos       (10U)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4998699f2707182f3ebad67b9745c4e5"> 3722</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM10_Pos)                 </span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc7bfe67d1747aa934a035766d75b3c9"> 3723</a></span><span class="preprocessor">#define EXTI_EMR1_EM10           EXTI_EMR1_EM10_Msk                            </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga123b291eb4bdefc75fe3e8867e7f103c"> 3724</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Pos       (11U)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76d4b20b706b12ec6df472db1d377b88"> 3725</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM11_Pos)                 </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6fe632805ed87a13ceead43312a3f47"> 3726</a></span><span class="preprocessor">#define EXTI_EMR1_EM11           EXTI_EMR1_EM11_Msk                            </span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga861387326c6db78de356104b36f8ed0b"> 3727</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Pos       (12U)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ac45a400878cfb23979b72c48a268f3"> 3728</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM12_Pos)                 </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90d7d8f172638887e1cbe8b45675ac6a"> 3729</a></span><span class="preprocessor">#define EXTI_EMR1_EM12           EXTI_EMR1_EM12_Msk                            </span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a24d7c75b589933296a145f5080879d"> 3730</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Pos       (13U)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e9686157418e65ec2c03108aff803ff"> 3731</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM13_Pos)                 </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4e767c6892865a0ec12b89b254a8bc3"> 3732</a></span><span class="preprocessor">#define EXTI_EMR1_EM13           EXTI_EMR1_EM13_Msk                            </span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32b085fa2b7edd97e2d2cd0c17b290da"> 3733</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Pos       (14U)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9"> 3734</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM14_Pos)                 </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17bea6be6d7a32d2460c36a7d524c1b7"> 3735</a></span><span class="preprocessor">#define EXTI_EMR1_EM14           EXTI_EMR1_EM14_Msk                            </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6dcd183fae91af4abc18351112a4708d"> 3736</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Pos       (15U)</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cab17bc35637455413f3025f1b41acc"> 3737</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM15_Pos)                 </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga590b66e93724f03d4d07ab1ae3842934"> 3738</a></span><span class="preprocessor">#define EXTI_EMR1_EM15           EXTI_EMR1_EM15_Msk                            </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga798b1d8cc4d172fcb8120012b105263a"> 3739</a></span><span class="preprocessor">#define EXTI_EMR1_EM17_Pos       (17U)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6892a50c2596f4efd0d73fa6fb7863d2"> 3740</a></span><span class="preprocessor">#define EXTI_EMR1_EM17_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM17_Pos)                 </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47aed69544022d8e5c09446e16fccacf"> 3741</a></span><span class="preprocessor">#define EXTI_EMR1_EM17           EXTI_EMR1_EM17_Msk                            </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ecce1d669209a32557f0ffcc523e90d"> 3742</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Pos       (19U)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3968a578a56b157d4da68e8654b55d0f"> 3743</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM19_Pos)                 </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga315bd5207cd3292266d1218fa39b9bf5"> 3744</a></span><span class="preprocessor">#define EXTI_EMR1_EM19           EXTI_EMR1_EM19_Msk                            </span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2450568c6c226b8d4a0b84d88201e48b"> 3745</a></span><span class="preprocessor">#define EXTI_EMR1_EM20_Pos       (20U)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f0aeb59f234122592d381155d31a92c"> 3746</a></span><span class="preprocessor">#define EXTI_EMR1_EM20_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM20_Pos)                 </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dec367d98c133c3f6902f3716c67dbb"> 3747</a></span><span class="preprocessor">#define EXTI_EMR1_EM20           EXTI_EMR1_EM20_Msk                            </span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5a2c22ffb9ac88094f0555aa222089c"> 3748</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Pos       (21U)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac802bfea19ceb03059c8fbf330d042c3"> 3749</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM21_Pos)                 </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29f4e00086202963c7c1bf226efaea1c"> 3750</a></span><span class="preprocessor">#define EXTI_EMR1_EM21           EXTI_EMR1_EM21_Msk                            </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7658a13fcdcedde5fefc6739c59b32c5"> 3751</a></span><span class="preprocessor">#define EXTI_EMR1_EM22_Pos       (22U)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99a7ca91266eba269dbc8469c1e0b92a"> 3752</a></span><span class="preprocessor">#define EXTI_EMR1_EM22_Msk       (0x1UL &lt;&lt; EXTI_EMR1_EM22_Pos)                 </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e72400d7177abb5fa53ea0335fcf6ae"> 3753</a></span><span class="preprocessor">#define EXTI_EMR1_EM22           EXTI_EMR1_EM22_Msk                            </span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment">/********************  Bits definition for EXTI_IMR2 register  **************/</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafacc5b88204dc246ace7952f8a120186"> 3756</a></span><span class="preprocessor">#define EXTI_IMR2_IM34_Pos       (2U)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeca63ef9908faf98055e62f00ae63e69"> 3757</a></span><span class="preprocessor">#define EXTI_IMR2_IM34_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM34_Pos)                 </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc35e911e950e87830b0ce7696168204"> 3758</a></span><span class="preprocessor">#define EXTI_IMR2_IM34           EXTI_IMR2_IM34_Msk                            </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae98397cc631a6b7423efef9a13abf403"> 3759</a></span><span class="preprocessor">#define EXTI_IMR2_IM36_Pos       (4U)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2905395fde4979edbdb70ade62ad7007"> 3760</a></span><span class="preprocessor">#define EXTI_IMR2_IM36_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM36_Pos)                 </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff7a2fb9c4f2232f5603f45091a7031f"> 3761</a></span><span class="preprocessor">#define EXTI_IMR2_IM36           EXTI_IMR2_IM36_Msk                            </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe801f147d50a37e121ab666bd63d875"> 3762</a></span><span class="preprocessor">#define EXTI_IMR2_IM37_Pos       (5U)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd53ce59460d42263711b46c0113e8aa"> 3763</a></span><span class="preprocessor">#define EXTI_IMR2_IM37_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM37_Pos)                 </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee539b1022ffcdc64430836c8102952f"> 3764</a></span><span class="preprocessor">#define EXTI_IMR2_IM37           EXTI_IMR2_IM37_Msk                            </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa33337e0abddba114c2f650751db7f54"> 3765</a></span><span class="preprocessor">#define EXTI_IMR2_IM38_Pos       (6U)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde171be889b878c3c36daddb0b609e4"> 3766</a></span><span class="preprocessor">#define EXTI_IMR2_IM38_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM38_Pos)                 </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8c7613cc983adec4e575946d914be50"> 3767</a></span><span class="preprocessor">#define EXTI_IMR2_IM38           EXTI_IMR2_IM38_Msk                            </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b0352972e04743b5ee6d858b153532e"> 3768</a></span><span class="preprocessor">#define EXTI_IMR2_IM39_Pos       (7U)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb01f1bba74aa64b4917a33766af2f16"> 3769</a></span><span class="preprocessor">#define EXTI_IMR2_IM39_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM39_Pos)                 </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4371e2b61ed9855d2734bd776ab51d11"> 3770</a></span><span class="preprocessor">#define EXTI_IMR2_IM39           EXTI_IMR2_IM39_Msk                            </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf9eda990626538d405943c60b1b08f"> 3771</a></span><span class="preprocessor">#define EXTI_IMR2_IM40_Pos       (8U)</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadde7db2e9d42166c0cf70adb925fdf1"> 3772</a></span><span class="preprocessor">#define EXTI_IMR2_IM40_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM40_Pos)                 </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06b744cf5e04782ac8db717beb36ab29"> 3773</a></span><span class="preprocessor">#define EXTI_IMR2_IM40           EXTI_IMR2_IM40_Msk                            </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599b14f41eebb3331038e8bd9a07c057"> 3774</a></span><span class="preprocessor">#define EXTI_IMR2_IM41_Pos       (9U)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9813ab957489edca6c820fcf5578fc4"> 3775</a></span><span class="preprocessor">#define EXTI_IMR2_IM41_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM41_Pos)                 </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c1a51012414cd624d994e865812f41d"> 3776</a></span><span class="preprocessor">#define EXTI_IMR2_IM41           EXTI_IMR2_IM41_Msk                            </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabac65e77325ffae1a78ea254ac02e617"> 3777</a></span><span class="preprocessor">#define EXTI_IMR2_IM42_Pos       (10U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1273d25d90703ebdd1fc7a69aaf9edf6"> 3778</a></span><span class="preprocessor">#define EXTI_IMR2_IM42_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM42_Pos)                 </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad31a05f853e119cbe46098f24b4e3356"> 3779</a></span><span class="preprocessor">#define EXTI_IMR2_IM42           EXTI_IMR2_IM42_Msk                            </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21677aceef43bd6a14e6cf4958a4348f"> 3780</a></span><span class="preprocessor">#define EXTI_IMR2_IM43_Pos       (11U)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga794fe49391da627cf1c03aeb1125550d"> 3781</a></span><span class="preprocessor">#define EXTI_IMR2_IM43_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM43_Pos)                 </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cea2f96dc164c6cfbbebd17bae032ea"> 3782</a></span><span class="preprocessor">#define EXTI_IMR2_IM43           EXTI_IMR2_IM43_Msk                            </span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae880575c69779630590b0087c5815f24"> 3783</a></span><span class="preprocessor">#define EXTI_IMR2_IM44_Pos       (12U)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3672e96178f13748fbb395bdf80bfc9a"> 3784</a></span><span class="preprocessor">#define EXTI_IMR2_IM44_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM44_Pos)                 </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf13e45b48fe450be96c7440f494405cc"> 3785</a></span><span class="preprocessor">#define EXTI_IMR2_IM44           EXTI_IMR2_IM44_Msk                            </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43f24f8a746ce5ef56dd2f3d584060e0"> 3786</a></span><span class="preprocessor">#define EXTI_IMR2_IM45_Pos       (13U)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38b1e4e236773e9af88b3b8687ffa747"> 3787</a></span><span class="preprocessor">#define EXTI_IMR2_IM45_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM45_Pos)                 </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ff10bbae3c8f5053743030eb10e7a5c"> 3788</a></span><span class="preprocessor">#define EXTI_IMR2_IM45           EXTI_IMR2_IM45_Msk                            </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7c97fdbd58a3e93b48f4cb03105aed3"> 3789</a></span><span class="preprocessor">#define EXTI_IMR2_IM46_Pos       (14U)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71955bcebde5ecd27152d811a232886b"> 3790</a></span><span class="preprocessor">#define EXTI_IMR2_IM46_Msk       (0x1UL &lt;&lt; EXTI_IMR2_IM46_Pos)                 </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63b0fec1c26f1a49fbbcbc09a6d0b50b"> 3791</a></span><span class="preprocessor">#define EXTI_IMR2_IM46           EXTI_IMR2_IM46_Msk                            </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment">/********************  Bits definition for EXTI_EMR2 register  **************/</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b3b884f256a15cd2c5d8d8df3f2d4a"> 3794</a></span><span class="preprocessor">#define EXTI_EMR2_EM40_Pos       (8U)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5baa73acf603fd591509eed18071119"> 3795</a></span><span class="preprocessor">#define EXTI_EMR2_EM40_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM40_Pos)                 </span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga958a4f93f24776530a4080d0d7c25506"> 3796</a></span><span class="preprocessor">#define EXTI_EMR2_EM40           EXTI_EMR2_EM40_Msk                            </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga598c22636f7eff5993d924f720c7ebdc"> 3797</a></span><span class="preprocessor">#define EXTI_EMR2_EM41_Pos       (9U)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga946543a8d574b49990b80de7df079e3f"> 3798</a></span><span class="preprocessor">#define EXTI_EMR2_EM41_Msk       (0x1UL &lt;&lt; EXTI_EMR2_EM41_Pos)                 </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cfc7d5abb44a46100dce82cfba0b8d8"> 3799</a></span><span class="preprocessor">#define EXTI_EMR2_EM41           EXTI_EMR2_EM41_Msk                            </span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment">/********************  Bits definition for EXTI_C2IMR1 register  **************/</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52a05ff095a24c88c18a82db104f8c20"> 3802</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM0_Pos      (0U)</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga045311e7be03eca81a28b29e6f981a33"> 3803</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM0_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM0_Pos)                </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad84c1683d78611cb9f553421021717d0"> 3804</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM0          EXTI_C2IMR1_IM0_Msk                           </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7be18e03e04f36b04c4e4b62a01fe479"> 3805</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM1_Pos      (1U)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga056ec15bff61bf44853aa4f282e43724"> 3806</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM1_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM1_Pos)                </span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c718b5318118e4ac491a2d1793d0724"> 3807</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM1          EXTI_C2IMR1_IM1_Msk                           </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04e18bc64fbbdeec4d041d6b41456c3c"> 3808</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM2_Pos      (2U)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c69b9a2b1017febccfefe4311857b28"> 3809</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM2_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM2_Pos)                </span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80cc6b635da5152165dc3d18ed98a8d0"> 3810</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM2          EXTI_C2IMR1_IM2_Msk                           </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab827db6527495e52b84cbc90e92fbdd5"> 3811</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM3_Pos      (3U)</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7a09cbb5d419ea32eb1a467d9a34b29"> 3812</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM3_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM3_Pos)                </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad112e455f04950aa0496fcfdd51d9170"> 3813</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM3          EXTI_C2IMR1_IM3_Msk                           </span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a555bd248a2c8c64dfb56e51f4dd77c"> 3814</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM4_Pos      (4U)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga764df14e54ff32d957056005eb0725f6"> 3815</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM4_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM4_Pos)                </span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga450c3defbdd8f98dcfeb01bad40e0ad2"> 3816</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM4          EXTI_C2IMR1_IM4_Msk                           </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3ae73dbaf1306bd3aed046c27a49815"> 3817</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM5_Pos      (5U)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae074883b97abfc40c15a9fa108d235af"> 3818</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM5_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM5_Pos)                </span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc6f128e63927ca8e0fe10cfd1e7c16"> 3819</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM5          EXTI_C2IMR1_IM5_Msk                           </span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae849b1af640989b116367a37bde6eced"> 3820</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM6_Pos      (6U)</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae30b93fed7232fb7f11e9dd912025a72"> 3821</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM6_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM6_Pos)                </span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6813498877864d126458e0e4248d5a11"> 3822</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM6          EXTI_C2IMR1_IM6_Msk                           </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7c6860b78ff84e5873f69212f0610f"> 3823</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM7_Pos      (7U)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5625fb9b9caa1bba16e474ad9e3f81e"> 3824</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM7_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM7_Pos)                </span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad94dc1415065eeac9678daf51b4845f7"> 3825</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM7          EXTI_C2IMR1_IM7_Msk                           </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada3346ad60708b766f8f8adb49cbc6b9"> 3826</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM8_Pos      (8U)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24766f10afcd1e9baf6444078205ee29"> 3827</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM8_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM8_Pos)                </span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba98be467afd51ec2fb2750a0ad6f84"> 3828</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM8          EXTI_C2IMR1_IM8_Msk                           </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1e855f6a52c5dcb12234c5d498b67da"> 3829</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM9_Pos      (9U)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914f7c56d079b7c058830b38e751e8b1"> 3830</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM9_Msk      (0x1UL &lt;&lt; EXTI_C2IMR1_IM9_Pos)                </span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa28f0240395f2c9f8efc1d893a02ddd"> 3831</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM9          EXTI_C2IMR1_IM9_Msk                           </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaab976966b2abafc08c453ac6cbf613f"> 3832</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM10_Pos     (10U)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e085cf6b0ce7885e0cad64143706e0b"> 3833</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM10_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM10_Pos)               </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad31765c4a929224eadf958284c1fc65e"> 3834</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM10         EXTI_C2IMR1_IM10_Msk                          </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga359a1de464c64b099c7fd369ba5d93e7"> 3835</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM11_Pos     (11U)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga916ebd8a72057c95fac63a8a601d94a5"> 3836</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM11_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM11_Pos)               </span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4ad0f9bec7f462800661c70ad384aab"> 3837</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM11         EXTI_C2IMR1_IM11_Msk                          </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga227d72e61d5b240dd24bbb1d0dcf8f0d"> 3838</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM12_Pos     (12U)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddb10ef021a95445cbdb4146d507ea4a"> 3839</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM12_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM12_Pos)               </span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade5c773f405afcf08c0b8e414f7904f3"> 3840</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM12         EXTI_C2IMR1_IM12_Msk                          </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88dc234ef41e8dad0244b91dfa985e07"> 3841</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM13_Pos     (13U)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a212717f4e32794c34695448969348c"> 3842</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM13_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM13_Pos)               </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga127577920749a189348bd52ea5045fa6"> 3843</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM13         EXTI_C2IMR1_IM13_Msk                          </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83e266d1d00bfaa4fbdd6779b2d99ab3"> 3844</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM14_Pos     (14U)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96471356b31f8a1547c8dd110fadc2eb"> 3845</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM14_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM14_Pos)               </span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga024080b4224d92a47383ebee033ea874"> 3846</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM14         EXTI_C2IMR1_IM14_Msk                          </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1e1fd2f75bc47a201ed3f3404d3448b"> 3847</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM15_Pos     (15U)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a961af778fe87f7465ee5fb6116d05c"> 3848</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM15_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM15_Pos)               </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4472fae6a73004edc07c405f0bdac45b"> 3849</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM15         EXTI_C2IMR1_IM15_Msk                          </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad507288465b6108927bfca26f91ae6f6"> 3850</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM16_Pos     (16U)</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e91f930b8284e113c8771f990db26c5"> 3851</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM16_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM16_Pos)               </span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b5b1d1b8f61d7367d3f588df9629c80"> 3852</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM16         EXTI_C2IMR1_IM16_Msk                          </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab48e92010e042442e9e15f9fbd97c1d2"> 3853</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM17_Pos     (17U)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d087413c35c697e0cdb2bb2dde836b0"> 3854</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM17_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM17_Pos)               </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3eaba018f3fac62c20b0ecd32e83184"> 3855</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM17         EXTI_C2IMR1_IM17_Msk                          </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1898d57d69a60c1eb5ed103dacc01361"> 3856</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM18_Pos     (18U)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1c05669f63e8c0c932ebb5c6f004ed9"> 3857</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM18_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM18_Pos)               </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fdbd64f83355bd89ddc131d63c3fdce"> 3858</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM18         EXTI_C2IMR1_IM18_Msk                          </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65ad66f1132da7690279e2cf476eb9f7"> 3859</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM19_Pos     (19U)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcc7082e4e419cf9a797cdb65180927c"> 3860</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM19_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM19_Pos)               </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ea43532f2426621c8fc17545afcf59"> 3861</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM19         EXTI_C2IMR1_IM19_Msk                          </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ae95c840b8d9fd3768a97865032dbe0"> 3862</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM20_Pos     (20U)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fbc61409d1a389d912b49dfb2e16944"> 3863</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM20_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM20_Pos)               </span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb3dd51e8d647340a5f38d69170ce0ca"> 3864</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM20         EXTI_C2IMR1_IM20_Msk                          </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafafab0cd997062a908f2b59f12d6af48"> 3865</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM21_Pos     (21U)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ed039b514135cac7968d200f42a4996"> 3866</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM21_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM21_Pos)               </span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf18ad720fe5dd4e1cbeef06653b571b7"> 3867</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM21         EXTI_C2IMR1_IM21_Msk                          </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga999bd947e7e9d2876c81a5f54b071330"> 3868</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM22_Pos     (22U)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2b8a6ebb85c52cadcdc6ec763c16a5"> 3869</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM22_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM22_Pos)               </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga885dae868353d83306adb438432b4163"> 3870</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM22         EXTI_C2IMR1_IM22_Msk                          </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafbc446048e73511cef1068021e2c6a8"> 3871</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM23_Pos     (23U)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad96dd924e0dbad5fab6517124ada492a"> 3872</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM23_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM23_Pos)               </span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b902d118ed51c77fe65b5f5ebad94cc"> 3873</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM23         EXTI_C2IMR1_IM23_Msk                          </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga942a5652bb7de89ec6b0b28040c739e9"> 3874</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM24_Pos     (24U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44fd89f14daffd08257d491944f562be"> 3875</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM24_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM24_Pos)               </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7baacd998b67c25871c7414c541a2fb7"> 3876</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM24         EXTI_C2IMR1_IM24_Msk                          </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fc6841fb1e46d53912b7fadbd03c199"> 3877</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM25_Pos     (25U)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b02c16180a2b275a60fbf82dc785c6d"> 3878</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM25_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM25_Pos)               </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga540c9993b55e5c9c0208946ca8f949d6"> 3879</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM25         EXTI_C2IMR1_IM25_Msk                          </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd1bf479c0b4d128a7200c892e4964a5"> 3880</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM26_Pos     (26U)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd63dbdc4f14ffdcfbc76466ca266728"> 3881</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM26_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM26_Pos)               </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5ec44a1d3bde9db2c69534d271454f8"> 3882</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM26         EXTI_C2IMR1_IM26_Msk                          </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33976511118a22c7c757fef3bb7720ad"> 3883</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM27_Pos     (27U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafecb53512741beec867e2c32a8185d23"> 3884</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM27_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM27_Pos)               </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95da7b4c350cf99202cae068a0fb2a92"> 3885</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM27         EXTI_C2IMR1_IM27_Msk                          </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5930e85daa4e4f911884b676a440488c"> 3886</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM28_Pos     (28U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24d777f21cc5f5c7e75838ec53c0485f"> 3887</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM28_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM28_Pos)               </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11afc75fee7d7a60717f4f43ec580766"> 3888</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM28         EXTI_C2IMR1_IM28_Msk                          </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga262b6b546d673d8e94aebb2c6aa71971"> 3889</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM29_Pos     (29U)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga577554fee6ef4f4726cc329e3bbd6979"> 3890</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM29_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM29_Pos)               </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga566cd5718ab14644fec71bd74166ce61"> 3891</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM29         EXTI_C2IMR1_IM29_Msk                          </span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fe1367b4558e4b4cf27e1e0db528ad6"> 3892</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM30_Pos     (30U)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae517fd9f0975c5b2c0a34b30887d7f8a"> 3893</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM30_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM30_Pos)               </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d64bbe5930cd0e4a2bcaf672a03b59d"> 3894</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM30         EXTI_C2IMR1_IM30_Msk                          </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf22f42f004886af14aa7f8e42d58d34f"> 3895</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM31_Pos     (31U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga580c0da7669029d0b3d16a875bff8b8c"> 3896</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM31_Msk     (0x1UL &lt;&lt; EXTI_C2IMR1_IM31_Pos)               </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7665aab2566358c572925b2d0b3b70c4"> 3897</a></span><span class="preprocessor">#define EXTI_C2IMR1_IM31         EXTI_C2IMR1_IM31_Msk                          </span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment">/********************  Bits definition for EXTI_C2EMR1 register  **************/</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b3035282b0aa77b16eb9a033c18fc4a"> 3900</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM0_Pos      (0U)</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e05d33e09f4b9eda81313f806f2a9d4"> 3901</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM0_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM0_Pos)                </span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabaa3a1d40e2201b6ddfa436518fc876"> 3902</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM0          EXTI_C2EMR1_EM0_Msk                           </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc3be37d103953bbd208d6d62b11c3a1"> 3903</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM1_Pos      (1U)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff5e21112246f52c132d42f913e4b51a"> 3904</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM1_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM1_Pos)                </span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacefe45cc6cdac8e7aee37058e93cccc4"> 3905</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM1          EXTI_C2EMR1_EM1_Msk                           </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff5934d0d75e2999b5ae19e88990346f"> 3906</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM2_Pos      (2U)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f316977e0f2b8e5206cfa5cbbfb3e55"> 3907</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM2_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM2_Pos)                </span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40d0990b9956cbb43804e6db05ab0fcf"> 3908</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM2          EXTI_C2EMR1_EM2_Msk                           </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae43cc21c709ed24447dd3fa92cf65b2c"> 3909</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM3_Pos      (3U)</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga891666836d848255e0e1a72b213bb3cc"> 3910</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM3_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM3_Pos)                </span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8ef8202698df41f09316ef4e0762719"> 3911</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM3          EXTI_C2EMR1_EM3_Msk                           </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f9ee911d0059c2446aa30f9f45f87b1"> 3912</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM4_Pos      (4U)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga014feefefaedcd7cca9fad9887b7c5ac"> 3913</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM4_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM4_Pos)                </span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac18f853c473712efba87b44e5a105ee9"> 3914</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM4          EXTI_C2EMR1_EM4_Msk                           </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeca06a1713d78abfc8c0acea257493de"> 3915</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM5_Pos      (5U)</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00ba677a822312268d1890b15c91ee43"> 3916</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM5_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM5_Pos)                </span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fdec1b83d394806ca904748f9042f9e"> 3917</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM5          EXTI_C2EMR1_EM5_Msk                           </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf80d51838a7d296110d1b10929a9476"> 3918</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM6_Pos      (6U)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf1ee79473ccde1c04c4061b14d762d5"> 3919</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM6_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM6_Pos)                </span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989a16e3814f48a25a53e60c7bd58244"> 3920</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM6          EXTI_C2EMR1_EM6_Msk                           </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0623232349caf9a80b46e4329ec6258"> 3921</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM7_Pos      (7U)</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabacb79b100821ff7d00f9fdece8cc403"> 3922</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM7_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM7_Pos)                </span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7deab58f9482aec387cad75779749af"> 3923</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM7          EXTI_C2EMR1_EM7_Msk                           </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33def29d1c0345abe8d75a9eef1f8bba"> 3924</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM8_Pos      (8U)</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f1f2f8ba11c0c797110a7d2cc99482f"> 3925</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM8_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM8_Pos)                </span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga780fd83a131afdae140d8a8fab9a6992"> 3926</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM8          EXTI_C2EMR1_EM8_Msk                           </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fc7538f5bfa7084dbd2fe9c876ed231"> 3927</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM9_Pos      (9U)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74f21eb763efb52bd31c17cb5381b2ee"> 3928</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM9_Msk      (0x1UL &lt;&lt; EXTI_C2EMR1_EM9_Pos)                </span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d5d58255789e4c6a123fe98b9df4901"> 3929</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM9          EXTI_C2EMR1_EM9_Msk                           </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e4331beb2e99bbae984e47f607e3a8"> 3930</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM10_Pos     (10U)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51966d2ccb61bbf7bfe81053a3aed682"> 3931</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM10_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM10_Pos)               </span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga945d2dfec4c3913d0e36ba3e04b3238d"> 3932</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM10         EXTI_C2EMR1_EM10_Msk                          </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf330c90aaff3460aa91d79affe9a001b"> 3933</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM11_Pos     (11U)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17634349b045d52a4c750f79310e5aee"> 3934</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM11_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM11_Pos)               </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa415df3cb54071c6d4617b1224c628c5"> 3935</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM11         EXTI_C2EMR1_EM11_Msk                          </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga577076ac1576c01b74f169725d8e2c12"> 3936</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM12_Pos     (12U)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50370e55cddd09e97ee0981c33e2a8f8"> 3937</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM12_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM12_Pos)               </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35ff1bcf825e82864ae32c97650b726e"> 3938</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM12         EXTI_C2EMR1_EM12_Msk                          </span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85d092352f8b40caa5b955d0b780e58f"> 3939</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM13_Pos     (13U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d49fba06c9b2cb0a01237fc1b00f340"> 3940</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM13_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM13_Pos)               </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57f30fcf94827c90aeddf0fcba9a0aab"> 3941</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM13         EXTI_C2EMR1_EM13_Msk                          </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac33019e91cf8764029d94207e13b209a"> 3942</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM14_Pos     (14U)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8ac6229b195c83e0a99b3d65b589b74"> 3943</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM14_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM14_Pos)               </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18d228d9861e2e6b7031a0f823a756ad"> 3944</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM14         EXTI_C2EMR1_EM14_Msk                          </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1222a08f955ff14d116439985690edab"> 3945</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM15_Pos     (15U)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c1240b58da4fc023476fad08611c7fa"> 3946</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM15_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM15_Pos)               </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d712a5273392927e88d48e39fd14944"> 3947</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM15         EXTI_C2EMR1_EM15_Msk                          </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16cf347079abb574a3b4b322ae1ad8ed"> 3948</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM17_Pos     (17U)</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecd3ae9a560886d42378446f19554358"> 3949</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM17_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM17_Pos)               </span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga792ff0da92d96b4a6841b041dad43c22"> 3950</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM17         EXTI_C2EMR1_EM17_Msk                          </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga789f7c6943e5b4dca875794436a3ace4"> 3951</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM19_Pos     (19U)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ba7dc8fcaff2f6a2e2358204813a28b"> 3952</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM19_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM19_Pos)               </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42aad815c783e7bc4b67d2338523acc1"> 3953</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM19         EXTI_C2EMR1_EM19_Msk                          </span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93185e4a69f3e6f79ce091576870a5e"> 3954</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM20_Pos     (20U)</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9ef881c18a4d601de1ed969e828556b"> 3955</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM20_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM20_Pos)               </span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5ae76b1fdd93c070dfd52ef8f2785ad"> 3956</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM20         EXTI_C2EMR1_EM20_Msk                          </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e67bb39572231a6594b119ead367a11"> 3957</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM21_Pos     (21U)</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5077895143b662d2a1527efa81abb937"> 3958</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM21_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM21_Pos)               </span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga966ea966a186db5c234b54998dbe85f8"> 3959</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM21         EXTI_C2EMR1_EM21_Msk                          </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb5be74e9aea4dbb1b43b6c21bea2c4a"> 3960</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM22_Pos     (22U)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e70e20b18433e635509303a1ab3548a"> 3961</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM22_Msk     (0x1UL &lt;&lt; EXTI_C2EMR1_EM22_Pos)               </span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49ae03788368d5bebb6c5db13167be29"> 3962</a></span><span class="preprocessor">#define EXTI_C2EMR1_EM22         EXTI_C2EMR1_EM22_Msk                          </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment">/********************  Bits definition for EXTI_C2IMR2 register  **************/</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga561be60875632dccb00d0236065a5ff3"> 3965</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM34_Pos     (2U)</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga967efa44e1c1070ac8d67fa52de897a3"> 3966</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM34_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM34_Pos)               </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b3565edda63e5b7f0c3f4ccc3baac25"> 3967</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM34         EXTI_C2IMR2_IM34_Msk                          </span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29f402f1cb26a61faec45480ed545286"> 3968</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM36_Pos     (4U)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabbc038243841cf8b5ed46eaf80c491c"> 3969</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM36_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM36_Pos)               </span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93ac7e8b13e443110cd95ce128ec02a"> 3970</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM36         EXTI_C2IMR2_IM36_Msk                          </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga739342617f086a54b9e07a3a49259b0b"> 3971</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM37_Pos     (5U)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bc8bbf1038a5a396afb1ab2092272bf"> 3972</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM37_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM37_Pos)               </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fe1baf62acbe4f66696d237f905e464"> 3973</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM37         EXTI_C2IMR2_IM37_Msk                          </span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b2bf94d9d4e8e3aa293709c4c7d0b4d"> 3974</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM38_Pos     (6U)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56701432aa86dcc652dc35b92e409899"> 3975</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM38_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM38_Pos)               </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4eb3fd748f8b381e2d8ab901cdc6c550"> 3976</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM38         EXTI_C2IMR2_IM38_Msk                          </span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefd40f1e5ce68e8d2174e2442683fc9e"> 3977</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM39_Pos     (7U)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65591d56943a35e8ca41ba1af2f23c3d"> 3978</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM39_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM39_Pos)               </span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab390167e98f92487a1eb07a21003e637"> 3979</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM39         EXTI_C2IMR2_IM39_Msk                          </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96d03cb6a11a2a8d7b39d1b88a8c97e0"> 3980</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM40_Pos     (8U)</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga280518d8b0148e114ddcf2512dd9bc6b"> 3981</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM40_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM40_Pos)               </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa758b3eaad8c3f7685db1161fd5169bd"> 3982</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM40         EXTI_C2IMR2_IM40_Msk                          </span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab23ab87dd5c94c78ed047d07957e16c0"> 3983</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM41_Pos     (9U)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd23389b01a2ce943ff93bd347bd7efb"> 3984</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM41_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM41_Pos)               </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee86cd68fd5ec9b97a0a8a300cdd28b1"> 3985</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM41         EXTI_C2IMR2_IM41_Msk                          </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf610b04346e9cf5dccdc4d5cef04ec16"> 3986</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM42_Pos     (10U)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac582d6e30bf934cad51e149e5883e6c3"> 3987</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM42_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM42_Pos)               </span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61db4d6f289d07b752ddfbdad6649f4a"> 3988</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM42         EXTI_C2IMR2_IM42_Msk                          </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57b87df506a5768db45ffd5c0dcfaa38"> 3989</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM43_Pos     (11U)</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07c7b4ed75eb881e00c23cd5686b5b9b"> 3990</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM43_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM43_Pos)               </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab06385509619c0f711649a3a34b81cde"> 3991</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM43         EXTI_C2IMR2_IM43_Msk                          </span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga655f1b042cdacba5f37052e4480aac7b"> 3992</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM44_Pos     (12U)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88d541042e73c2ccb96eee9ec5a14730"> 3993</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM44_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM44_Pos)               </span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1aab3127daa28ca11e14663bdbf7adb"> 3994</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM44         EXTI_C2IMR2_IM44_Msk                          </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31295ab77d4d3dfa105ab3946b430420"> 3995</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM45_Pos     (13U)</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c17783f3a4c087c9e86c66c56a071b6"> 3996</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM45_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM45_Pos)               </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29fd860f4805a6af45b94c0479d27f38"> 3997</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM45         EXTI_C2IMR2_IM45_Msk                          </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa145f5a7ef3e4c3238757d418cd825d"> 3998</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM46_Pos     (14U)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2d9aca0f000227a7b9ef0ecc9526f3e"> 3999</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM46_Msk     (0x1UL &lt;&lt; EXTI_C2IMR2_IM46_Pos)               </span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2176f1d3f145ee78a933c5a96c849a72"> 4000</a></span><span class="preprocessor">#define EXTI_C2IMR2_IM46         EXTI_C2IMR2_IM46_Msk                          </span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment">/********************  Bits definition for EXTI_C2EMR2 register  **************/</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga237b7c607b03c27bb94cabb01236603e"> 4003</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM40_Pos     (8U)</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a7df954137fd3d4567d416ca1efb806"> 4004</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM40_Msk     (0x1UL &lt;&lt; EXTI_C2EMR2_EM40_Pos)               </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ff54bd3d6cc880dae4d3a8a5c1155a4"> 4005</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM40         EXTI_C2EMR2_EM40_Msk                          </span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab312789244e8e42a73c321378edc2875"> 4006</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM41_Pos     (9U)</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfcde6f27970978af092828fe54cfc26"> 4007</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM41_Msk     (0x1UL &lt;&lt; EXTI_C2EMR2_EM41_Pos)               </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab77f909aee513380cabb7f6b61a26f58"> 4008</a></span><span class="preprocessor">#define EXTI_C2EMR2_EM41         EXTI_C2EMR2_EM41_Msk                          </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span><span class="comment">/*                        Global Security Control                            */</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment">/*******************  Bits definition for registers x = 0  ********************/</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa75f5a3c6dccce5603791c87ce5b22b1"> 4016</a></span><span class="preprocessor">#define GTZC_CFGR1_TZIC_Pos                 (0U)</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92a69d08a5459809b45e4f9cead095df"> 4017</a></span><span class="preprocessor">#define GTZC_CFGR1_TZIC_Msk                 (0x01UL &lt;&lt; GTZC_CFGR1_TZIC_Pos)     </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7eeda0f6f32e0318f9efdba1bbc0c49"> 4018</a></span><span class="preprocessor">#define GTZC_CFGR1_TZSC_Pos                 (1U)</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba0ce316fcee92829c99edc10644ae4b"> 4019</a></span><span class="preprocessor">#define GTZC_CFGR1_TZSC_Msk                 (0x01UL &lt;&lt; GTZC_CFGR1_TZSC_Pos)     </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa994e606cfc24e2a84d706c524f24b12"> 4020</a></span><span class="preprocessor">#define GTZC_CFGR1_AES_Pos                  (2U)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga057377f18149ab52122727d37fcd2e4c"> 4021</a></span><span class="preprocessor">#define GTZC_CFGR1_AES_Msk                  (0x01UL &lt;&lt; GTZC_CFGR1_AES_Pos)      </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdf7490a865dac2ec59b6391465cd549"> 4022</a></span><span class="preprocessor">#define GTZC_CFGR1_RNG_Pos                  (3U)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1abc54510271050e89065f9cbe332f94"> 4023</a></span><span class="preprocessor">#define GTZC_CFGR1_RNG_Msk                  (0x01UL &lt;&lt; GTZC_CFGR1_RNG_Pos)      </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae99f9a20206caa8f5cd96855959e28c2"> 4024</a></span><span class="preprocessor">#define GTZC_CFGR1_SUBGHZSPI_Pos            (4U)</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35b4b6343384d9f82af768e4379f2b20"> 4025</a></span><span class="preprocessor">#define GTZC_CFGR1_SUBGHZSPI_Msk            (0x01UL &lt;&lt; GTZC_CFGR1_SUBGHZSPI_Pos)</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d7a1256668745172a29c8c578e62a5f"> 4026</a></span><span class="preprocessor">#define GTZC_CFGR1_PWR_Pos                  (5U)</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b7818306de3eca6bc55818448ebd9b3"> 4027</a></span><span class="preprocessor">#define GTZC_CFGR1_PWR_Msk                  (0x01UL &lt;&lt; GTZC_CFGR1_PWR_Pos)      </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecf996209bc0016be098d2f660ae317c"> 4028</a></span><span class="preprocessor">#define GTZC_CFGR1_FLASHIF_Pos              (6U)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae4143c4237e7d5dcdd5c014e487d82"> 4029</a></span><span class="preprocessor">#define GTZC_CFGR1_FLASHIF_Msk              (0x01UL &lt;&lt; GTZC_CFGR1_FLASHIF_Pos)  </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2e3bb2e499dc0c273d6dae21d05934b"> 4030</a></span><span class="preprocessor">#define GTZC_CFGR1_DMA1_Pos                 (7U)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6785eb7a8bee367a20ae000b99ade294"> 4031</a></span><span class="preprocessor">#define GTZC_CFGR1_DMA1_Msk                 (0x01UL &lt;&lt; GTZC_CFGR1_DMA1_Pos)     </span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7c7fb74b01dbb056c7e1d8101ebe7a5"> 4032</a></span><span class="preprocessor">#define GTZC_CFGR1_DMA2_Pos                 (8U)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae69bc42abb5dfc5e4ae039308be5fa82"> 4033</a></span><span class="preprocessor">#define GTZC_CFGR1_DMA2_Msk                 (0x01UL &lt;&lt; GTZC_CFGR1_DMA2_Pos)     </span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bad73c94dd9944c37e684b6a1b0a212"> 4034</a></span><span class="preprocessor">#define GTZC_CFGR1_DMAMUX_Pos               (9U)</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3079f05e7e9335b5eabfcaeef034341a"> 4035</a></span><span class="preprocessor">#define GTZC_CFGR1_DMAMUX_Msk               (0x01UL &lt;&lt; GTZC_CFGR1_DMAMUX_Pos)   </span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c7f4fb0bf3ec0e9399b931403aa30c4"> 4036</a></span><span class="preprocessor">#define GTZC_CFGR1_FLASH_Pos                (10U)</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbe71a4d054398c1c70d537712f3437"> 4037</a></span><span class="preprocessor">#define GTZC_CFGR1_FLASH_Msk                (0x01UL &lt;&lt; GTZC_CFGR1_FLASH_Pos)    </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac10d018ce042188216646852e3522c5f"> 4038</a></span><span class="preprocessor">#define GTZC_CFGR1_SRAM1_Pos                (11U)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c5f6c3c99363da2b48b6e71664d81d3"> 4039</a></span><span class="preprocessor">#define GTZC_CFGR1_SRAM1_Msk                (0x01UL &lt;&lt; GTZC_CFGR1_SRAM1_Pos)    </span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0774ed4c8c147367c781698d3324e483"> 4040</a></span><span class="preprocessor">#define GTZC_CFGR1_SRAM2_Pos                (12U)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab90a265e00de6884fe137e2376b9e2f3"> 4041</a></span><span class="preprocessor">#define GTZC_CFGR1_SRAM2_Msk                (0x01UL &lt;&lt; GTZC_CFGR1_SRAM2_Pos)    </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb577385427296f9ef6c60f13edac5ba"> 4042</a></span><span class="preprocessor">#define GTZC_CFGR1_PKA_Pos                  (13U)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ed467f420d089bed16131a0de582b94"> 4043</a></span><span class="preprocessor">#define GTZC_CFGR1_PKA_Msk                  (0x01UL &lt;&lt; GTZC_CFGR1_PKA_Pos)      </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">/*******************  Bits definition for TZSC_CR register  *******************/</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga394fc0062fbde128d71952cb5e0600a4"> 4046</a></span><span class="preprocessor">#define TZSC_CR_LCK_Pos                     (0U)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa32c4d9e69615a88f9339ec72baeec16"> 4047</a></span><span class="preprocessor">#define TZSC_CR_LCK_Msk                     (0x01UL &lt;&lt; TZSC_CR_LCK_Pos)         </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment">/*******************  Bits definition for TZSC_SECCFGR1 register  *************/</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fe5a1d5df8d1072f8f63a34cdcfb521"> 4050</a></span><span class="preprocessor">#define TZSC_SECCFGR1_ALL_Pos               (0U)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0966c7484629f5dc4d17973684785fab"> 4051</a></span><span class="preprocessor">#define TZSC_SECCFGR1_ALL_Msk               (0x0000200CU)                       </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b41404d47b6c8c4fa2980a1612df2c4"> 4052</a></span><span class="preprocessor">#define TZSC_SECCFGR1_AESSEC_Pos            GTZC_CFGR1_AES_Pos                  </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf882811b2b2967e0a4977f5d292f4ca5"> 4053</a></span><span class="preprocessor">#define TZSC_SECCFGR1_AESSEC_Msk            GTZC_CFGR1_AES_Msk                  </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb74ddf34bdc81b4568f4e2142e67c04"> 4054</a></span><span class="preprocessor">#define TZSC_SECCFGR1_RNGSEC_Pos            GTZC_CFGR1_RNG_Pos                  </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga449b4ae190df7fcd5daaf737868badaf"> 4055</a></span><span class="preprocessor">#define TZSC_SECCFGR1_RNGSEC_Msk            GTZC_CFGR1_RNG_Msk                  </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9438d43aafa91898ea19a5651023be5"> 4056</a></span><span class="preprocessor">#define TZSC_SECCFGR1_PKASEC_Pos            GTZC_CFGR1_PKA_Pos                  </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8fbff39dfcc93707700e3ca3d46fe4b"> 4057</a></span><span class="preprocessor">#define TZSC_SECCFGR1_PKASEC_Msk            GTZC_CFGR1_PKA_Msk                  </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment">/*******************  Bits definition for TZSC_PRIVCFGR1 register  ************/</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93d997bdd4cbc9713676418bfbf46c8"> 4060</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_ALL_Pos              (0U)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeac229deb62ca2050a26b01e3100d03c"> 4061</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_ALL_Msk              (0x0000201CU)                       </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga249ad37795dc89a641ae2885b1e89e5f"> 4062</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_AESPRIV_Pos          GTZC_CFGR1_AES_Pos                  </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aa7ac0f0150304669ff24e344d54877"> 4063</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_AESPRIV_Msk          GTZC_CFGR1_AES_Msk                  </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40efea2b792a878d9a90da21133d49f4"> 4064</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_RNGPRIV_Pos          GTZC_CFGR1_RNG_Pos                  </span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad86787daafa299b10142ace0132d3627"> 4065</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_RNGPRIV_Msk          GTZC_CFGR1_RNG_Msk                  </span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5cfd49e2352b58724000b26a7636c9d"> 4066</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_SUBGHZSPIPRIV_Pos    GTZC_CFGR1_SUBGHZSPI_Pos            </span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68650fcbb08b965e1e841af107127afc"> 4067</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_SUBGHZSPIPRIV_Msk    GTZC_CFGR1_SUBGHZSPI_Msk            </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf937fc7a86ef58b6d6c92cd6269e2e4c"> 4068</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_PKAPRIV_Pos          GTZC_CFGR1_PKA_Pos                  </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31520ccca09d98f6ad3f83ce0c153a2e"> 4069</a></span><span class="preprocessor">#define TZSC_PRIVCFGR1_PKAPRIV_Msk          GTZC_CFGR1_PKA_Msk                  </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment">/*******************  Bits definition for TZSC_MPCWM1_UPWMR register  *********/</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3947db23adba053097f1288d88288fd9"> 4072</a></span><span class="preprocessor">#define TZSC_MPCWM1_UPWMR_LGTH_Pos          (16U)                                     </span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90ed064e4f8e19a81907e0c11e8831cd"> 4073</a></span><span class="preprocessor">#define TZSC_MPCWM1_UPWMR_LGTH_Msk          (0x0FFFUL &lt;&lt; TZSC_MPCWM1_UPWMR_LGTH_Pos)  </span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="comment">/*******************  Bits definition for TZSC_MPCWM1_UPWWMR register  ********/</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga925bc8979cbec1057dc708267a98c103"> 4076</a></span><span class="preprocessor">#define TZSC_MPCWM1_UPWWMR_LGTH_Pos         (16U)                                     </span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b327aa983d47dcb419942129614ff9c"> 4077</a></span><span class="preprocessor">#define TZSC_MPCWM1_UPWWMR_LGTH_Msk         (0x0FFFUL &lt;&lt; TZSC_MPCWM1_UPWWMR_LGTH_Pos) </span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment">/*******************  Bits definition for TZSC_MPCWM2_UPWMR register  *********/</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe6a3c2d11876a009e7bf46bb6a76596"> 4080</a></span><span class="preprocessor">#define TZSC_MPCWM2_UPWMR_LGTH_Pos          (16U)                                     </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55a1e487b94c47aa123c6d7861304b6d"> 4081</a></span><span class="preprocessor">#define TZSC_MPCWM2_UPWMR_LGTH_Msk          (0x0FFFUL &lt;&lt; TZSC_MPCWM2_UPWMR_LGTH_Pos)  </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment">/*******************  Bits definition for TZSC_MPCWM3_UPWMR register  *********/</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae03d3f22f8fabfb28d348554193d1506"> 4084</a></span><span class="preprocessor">#define TZSC_MPCWM3_UPWMR_LGTH_Pos          (16U)                                     </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f6b675d34c1bf1d10a149fe3bd4b9fb"> 4085</a></span><span class="preprocessor">#define TZSC_MPCWM3_UPWMR_LGTH_Msk          (0x0FFFUL &lt;&lt; TZSC_MPCWM3_UPWMR_LGTH_Pos)  </span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment">/*******************  Bits definition for TZIC_IMR0 register  *****************/</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32c00e6a9b9951537b3e6fb97fe0c5cb"> 4089</a></span><span class="preprocessor">#define TZIC_IER1_ALL_Msk                   0x00003FFFu</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga732a6acbe3da785c2589eb7c72036dda"> 4090</a></span><span class="preprocessor">#define TZIC_IER1_TZICIE_Pos                GTZC_CFGR1_TZIC_Pos</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac04004cd670c9ee8dfee6d6d14a05533"> 4091</a></span><span class="preprocessor">#define TZIC_IER1_TZICIE_Msk                GTZC_CFGR1_TZIC_Msk                  </span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae02435014b261ba78791b72315a9f9f6"> 4092</a></span><span class="preprocessor">#define TZIC_IER1_TZSCIE_Pos                GTZC_CFGR1_TZSC_Pos</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1e08e20c1dfd60bc64cf05ec72191f6"> 4093</a></span><span class="preprocessor">#define TZIC_IER1_TZSCIE_Msk                GTZC_CFGR1_TZSC_Msk                  </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa427083f25a74a6a9302e63504461e6d"> 4094</a></span><span class="preprocessor">#define TZIC_IER1_AESIE_Pos                 GTZC_CFGR1_AES_Pos</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a0a987fb1639c078350fb01914195ea"> 4095</a></span><span class="preprocessor">#define TZIC_IER1_AESIE_Msk                 GTZC_CFGR1_AES_Msk                   </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d00c46921af4baa2b55bf9606ed32af"> 4096</a></span><span class="preprocessor">#define TZIC_IER1_RNGIE_Pos                 GTZC_CFGR1_RNG_Pos</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3c30a8a99f66035cfb987131de96b11"> 4097</a></span><span class="preprocessor">#define TZIC_IER1_RNGIE_Msk                 GTZC_CFGR1_RNG_Msk                   </span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd14df80c9f1be5e3b9911958d2502af"> 4098</a></span><span class="preprocessor">#define TZIC_IER1_SUBGHZSPIIE_Pos           GTZC_CFGR1_SUBGHZSPI_Pos</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga645b3b931c1a2711f7e7c0f16cb39168"> 4099</a></span><span class="preprocessor">#define TZIC_IER1_SUBGHZSPIIE_Msk           GTZC_CFGR1_SUBGHZSPI_Msk             </span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace86115cdeaf130e026a79204f007ae6"> 4100</a></span><span class="preprocessor">#define TZIC_IER1_PWRIE_Pos                 GTZC_CFGR1_PWR_Pos</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab010d7498a6a94fd9cd9b3cc92399b18"> 4101</a></span><span class="preprocessor">#define TZIC_IER1_PWRIE_Msk                 GTZC_CFGR1_PWR_Msk                   </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e72d20031dd5a0e531baa5323ac3aba"> 4102</a></span><span class="preprocessor">#define TZIC_IER1_FLASHIFIE_Pos             GTZC_CFGR1_FLASHIF_Pos</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46d31846da7c27f295f279949f9e2306"> 4103</a></span><span class="preprocessor">#define TZIC_IER1_FLASHIFIE_Msk             GTZC_CFGR1_FLASHIF_Msk               </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ea1400c9ccb9d4b33ef31df75cdc0db"> 4104</a></span><span class="preprocessor">#define TZIC_IER1_DMA1IE_Pos                GTZC_CFGR1_DMA1_Pos</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a807c9d9b6b67200a9479fe37b5a04b"> 4105</a></span><span class="preprocessor">#define TZIC_IER1_DMA1IE_Msk                GTZC_CFGR1_DMA1_Msk                  </span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga119eef3fee2392d71a1fa89f5316af29"> 4106</a></span><span class="preprocessor">#define TZIC_IER1_DMA2IE_Pos                GTZC_CFGR1_DMA2_Pos</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe7378c87031f6c3138f74f64076ab6"> 4107</a></span><span class="preprocessor">#define TZIC_IER1_DMA2IE_Msk                GTZC_CFGR1_DMA2_Msk                  </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1e593b03e057edc825d7eecbcbc7692"> 4108</a></span><span class="preprocessor">#define TZIC_IER1_DMAMUXIE_Pos              GTZC_CFGR1_DMAMUX_Pos</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ed4f9257d09bdc0ff82251c758b96c1"> 4109</a></span><span class="preprocessor">#define TZIC_IER1_DMAMUXIE_Msk              GTZC_CFGR1_DMAMUX_Msk                </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f7395b5168fc047b5be1a78a2efd9b8"> 4110</a></span><span class="preprocessor">#define TZIC_IER1_FLASHIE_Pos               GTZC_CFGR1_FLASH_Pos</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga491fdee2644a91bfce295f7cf70a8c2a"> 4111</a></span><span class="preprocessor">#define TZIC_IER1_FLASHIE_Msk               GTZC_CFGR1_FLASH_Msk                 </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd4436f5d7c384c331f64a01e48a2805"> 4112</a></span><span class="preprocessor">#define TZIC_IER1_SRAM1IE_Pos               GTZC_CFGR1_SRAM1_Pos</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ea63557fd2c8c0db0093a3986a779a7"> 4113</a></span><span class="preprocessor">#define TZIC_IER1_SRAM1IE_Msk               GTZC_CFGR1_SRAM1_Msk                 </span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga337f47dafa5aae1aec2a8b26fa50f1d7"> 4114</a></span><span class="preprocessor">#define TZIC_IER1_SRAM2IE_Pos               GTZC_CFGR1_SRAM2_Pos</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaf6e7ed6338a06e827e11981f783dee"> 4115</a></span><span class="preprocessor">#define TZIC_IER1_SRAM2IE_Msk               GTZC_CFGR1_SRAM2_Msk                 </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a4c16d26dbe7992ce3b53c90abce024"> 4116</a></span><span class="preprocessor">#define TZIC_IER1_PKAIE_Pos                 GTZC_CFGR1_PKA_Pos</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6d541631c7bc51c7889e00be546732f"> 4117</a></span><span class="preprocessor">#define TZIC_IER1_PKAIE_Msk                 GTZC_CFGR1_PKA_Msk                   </span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="comment">/*******************  Bits definition for TZIC_MISR1 register  ****************/</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc4fd002205ef07895f796d8ff4ecc90"> 4120</a></span><span class="preprocessor">#define TZIC_MISR1_TZICMF_Pos               GTZC_CFGR1_TZIC_Pos</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ff5c7dfb297ea83653cc06d285f065b"> 4121</a></span><span class="preprocessor">#define TZIC_MISR1_TZICMF_Msk               GTZC_CFGR1_TZIC_Msk                  </span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01f1aa542bfd588a1422041bac5806c8"> 4122</a></span><span class="preprocessor">#define TZIC_MISR1_TZSCMF_Pos               GTZC_CFGR1_TZSC_Pos</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfd662987a466f2a398ae62ccdbea98e"> 4123</a></span><span class="preprocessor">#define TZIC_MISR1_TZSCMF_Msk               GTZC_CFGR1_TZSC_Msk                  </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fe1e9d7c2b352478f65ba0e62d36393"> 4124</a></span><span class="preprocessor">#define TZIC_MISR1_AESMF_Pos                GTZC_CFGR1_AES_Pos</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7a169f40f3f8481e5eb57d5d4ac1590"> 4125</a></span><span class="preprocessor">#define TZIC_MISR1_AESMF_Msk                GTZC_CFGR1_AES_Msk                   </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6a16709e9d5227812ca0af0e9df7f0d"> 4126</a></span><span class="preprocessor">#define TZIC_MISR1_RNGMF_Pos                GTZC_CFGR1_RNG_Pos</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a40b2c0a33fdb719a21d4cee9d8b117"> 4127</a></span><span class="preprocessor">#define TZIC_MISR1_RNGMF_Msk                GTZC_CFGR1_RNG_Msk                   </span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5fdb6f2074f5c75d3a07128cd6da32"> 4128</a></span><span class="preprocessor">#define TZIC_MISR1_SUBGHZSPIMF_Pos          GTZC_CFGR1_SUBGHZSPI_Pos</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf84fb7b91db416079152ccd78db5bf3a"> 4129</a></span><span class="preprocessor">#define TZIC_MISR1_SUBGHZSPIMF_Msk          GTZC_CFGR1_SUBGHZSPI_Msk             </span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38c16da48ab3a423b0c822605a8c9669"> 4130</a></span><span class="preprocessor">#define TZIC_MISR1_PWRMF_Pos                GTZC_CFGR1_PWR_Pos</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6ea29a9e80506c1374f6ac229d4f60f"> 4131</a></span><span class="preprocessor">#define TZIC_MISR1_PWRMF_Msk                GTZC_CFGR1_PWR_Msk                   </span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47572959f04244c264c0ff7ecc45084f"> 4132</a></span><span class="preprocessor">#define TZIC_MISR1_FLASHIFMF_Pos            GTZC_CFGR1_FLASHIF_Pos</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29778b7df94f3a1c16937fb4f724fcab"> 4133</a></span><span class="preprocessor">#define TZIC_MISR1_FLASHIFMF_Msk            GTZC_CFGR1_FLASHIF_Msk               </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb758c3112b0ff138b83409bb76acb92"> 4134</a></span><span class="preprocessor">#define TZIC_MISR1_DMA1MF_Pos               GTZC_CFGR1_DMA1_Pos</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38b83045a5d3fd57d1e5032222811b91"> 4135</a></span><span class="preprocessor">#define TZIC_MISR1_DMA1MF_Msk               GTZC_CFGR1_DMA1_Msk                  </span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga158428109eac94b7828ba77abeb3f248"> 4136</a></span><span class="preprocessor">#define TZIC_MISR1_DMA2MF_Pos               GTZC_CFGR1_DMA2_Pos</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga013db8e70ba3c7816f7ad1fe225352a2"> 4137</a></span><span class="preprocessor">#define TZIC_MISR1_DMA2MF_Msk               GTZC_CFGR1_DMA2_Msk                  </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga273df88ed503e70e96b5b1b577868f31"> 4138</a></span><span class="preprocessor">#define TZIC_MISR1_DMAMUXMF_Pos             GTZC_CFGR1_DMAMUX_Pos</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga664c921e840d6bbcf0bff5adff8347d3"> 4139</a></span><span class="preprocessor">#define TZIC_MISR1_DMAMUXMF_Msk             GTZC_CFGR1_DMAMUX_Msk                </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4a6d58b64feb64d9cf9a290cc8f940c"> 4140</a></span><span class="preprocessor">#define TZIC_MISR1_FLASHMF_Pos              GTZC_CFGR1_FLASH_Pos</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6db0b832515a460ffcea2b4ab87ac41a"> 4141</a></span><span class="preprocessor">#define TZIC_MISR1_FLASHMF_Msk              GTZC_CFGR1_FLASH_Msk                 </span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6df1f09ce88f58d99adae36ec8f5fd"> 4142</a></span><span class="preprocessor">#define TZIC_MISR1_SRAM1MF_Pos              GTZC_CFGR1_SRAM1_Pos</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e12c800a38f8aaa331f9fc592c3c468"> 4143</a></span><span class="preprocessor">#define TZIC_MISR1_SRAM1MF_Msk              GTZC_CFGR1_SRAM1_Msk                 </span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72968f4efb48af9d79b48b8d675cbb8b"> 4144</a></span><span class="preprocessor">#define TZIC_MISR1_SRAM2MF_Pos              GTZC_CFGR1_SRAM2_Pos</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4826d39ab0cd6271c76838346f5955"> 4145</a></span><span class="preprocessor">#define TZIC_MISR1_SRAM2MF_Msk              GTZC_CFGR1_SRAM2_Msk                 </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a6cc875d9c16aba2052b38f9165ec58"> 4146</a></span><span class="preprocessor">#define TZIC_MISR1_PKAMF_Pos                GTZC_CFGR1_PKA_Pos</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7939299361346152617b96d5484ac071"> 4147</a></span><span class="preprocessor">#define TZIC_MISR1_PKAMF_Msk                GTZC_CFGR1_PKA_Msk                   </span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment">/*******************  Bits definition for TZIC_IFCR0 register  ****************/</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8549e8a831fe5a6c509b375dbf106de"> 4150</a></span><span class="preprocessor">#define TZIC_ICR1_TZICCF_Pos                GTZC_CFGR1_TZIC_Pos</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf58205c2f0816110b6939d33fe4c432"> 4151</a></span><span class="preprocessor">#define TZIC_ICR1_TZICCF_Msk                GTZC_CFGR1_TZIC_Msk                  </span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga939919e2621dae45ec0b92ecd11d68f9"> 4152</a></span><span class="preprocessor">#define TZIC_ICR1_TZSCCF_Pos                GTZC_CFGR1_TZSC_Pos</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26c3cbc38cb7e4ce891c2f037b598be2"> 4153</a></span><span class="preprocessor">#define TZIC_ICR1_TZSCCF_Msk                GTZC_CFGR1_TZSC_Msk                  </span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7ca29540924f5e62e517f1b4f1ae1ed"> 4154</a></span><span class="preprocessor">#define TZIC_ICR1_AESCF_Pos                 GTZC_CFGR1_AES_Pos</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f6e4dd500518ccd1de9e47d69548231"> 4155</a></span><span class="preprocessor">#define TZIC_ICR1_AESCF_Msk                 GTZC_CFGR1_AES_Msk                   </span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad57221b0db43aa822abd8e735fe01cc9"> 4156</a></span><span class="preprocessor">#define TZIC_ICR1_RNGCF_Pos                 GTZC_CFGR1_RNG_Pos</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a6e082546e3d151c30f390d090f741b"> 4157</a></span><span class="preprocessor">#define TZIC_ICR1_RNGCF_Msk                 GTZC_CFGR1_RNG_Msk                   </span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47831098bc6e9f82edec4532e3feaf66"> 4158</a></span><span class="preprocessor">#define TZIC_ICR1_SUBGHZSPICF_Pos           GTZC_CFGR1_SUBGHZSPI_Pos</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68a21c3df4ac3d9886add865bc0e0532"> 4159</a></span><span class="preprocessor">#define TZIC_ICR1_SUBGHZSPICF_Msk           GTZC_CFGR1_SUBGHZSPI_Msk             </span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4546fd6d35ba0a61259f581ab57d93f6"> 4160</a></span><span class="preprocessor">#define TZIC_ICR1_PWRCF_Pos                 GTZC_CFGR1_PWR_Pos</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66669cbdda5ff0ad172a29257f21ad81"> 4161</a></span><span class="preprocessor">#define TZIC_ICR1_PWRCF_Msk                 GTZC_CFGR1_PWR_Msk                   </span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41ff6b46963ae6cb6f8b0db8f2b3a13e"> 4162</a></span><span class="preprocessor">#define TZIC_ICR1_FLASHIFCF_Pos             GTZC_CFGR1_FLASHIF_Pos</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2f7a22b7f5c6617f8f50058b91fed4b"> 4163</a></span><span class="preprocessor">#define TZIC_ICR1_FLASHIFCF_Msk             GTZC_CFGR1_FLASHIF_Msk               </span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2229caf076af6abe615c32b9056cb9f9"> 4164</a></span><span class="preprocessor">#define TZIC_ICR1_DMA1CF_Pos                GTZC_CFGR1_DMA1_Pos</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeeca32c107e8c82d53d4a3c13e1dab09"> 4165</a></span><span class="preprocessor">#define TZIC_ICR1_DMA1CF_Msk                GTZC_CFGR1_DMA1_Msk                  </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf42982a273dce3cc312f23880e4dff00"> 4166</a></span><span class="preprocessor">#define TZIC_ICR1_DMA2CF_Pos                GTZC_CFGR1_DMA2_Pos</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac25e6a27010e565644003212ed0da3db"> 4167</a></span><span class="preprocessor">#define TZIC_ICR1_DMA2CF_Msk                GTZC_CFGR1_DMA2_Msk                  </span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadaec7734547308cc6c090d53571d52f5"> 4168</a></span><span class="preprocessor">#define TZIC_ICR1_DMAMUXCF_Pos              GTZC_CFGR1_DMAMUX_Pos</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d74fb37f704aa4510570f03a35e854c"> 4169</a></span><span class="preprocessor">#define TZIC_ICR1_DMAMUXCF_Msk              GTZC_CFGR1_DMAMUX_Msk                </span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab172d69b80ab0ad4d8b521c6bec65b4f"> 4170</a></span><span class="preprocessor">#define TZIC_ICR1_FLASHCF_Pos               GTZC_CFGR1_FLASH_Pos</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2516e03b0632a92554cf3ba28b400eec"> 4171</a></span><span class="preprocessor">#define TZIC_ICR1_FLASHCF_Msk               GTZC_CFGR1_FLASH_Msk                 </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99d1b735ee62cb785dce261be40ca0d1"> 4172</a></span><span class="preprocessor">#define TZIC_ICR1_SRAM1CF_Pos               GTZC_CFGR1_SRAM1_Pos</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4eb06e9b6f1f82954660467bf73887f1"> 4173</a></span><span class="preprocessor">#define TZIC_ICR1_SRAM1CF_Msk               GTZC_CFGR1_SRAM1_Msk                 </span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga742a9df8ca6a8c9805d3ff2c1055d28b"> 4174</a></span><span class="preprocessor">#define TZIC_ICR1_SRAM2CF_Pos               GTZC_CFGR1_SRAM2_Pos</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae92dd0cbcdc7804d68d3d2c8b5a7a5fe"> 4175</a></span><span class="preprocessor">#define TZIC_ICR1_SRAM2CF_Msk               GTZC_CFGR1_SRAM2_Msk                 </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga591ae1e68b16fae0a058a5a932af2ae6"> 4176</a></span><span class="preprocessor">#define TZIC_ICR1_PKACF_Pos                 GTZC_CFGR1_PKA_Pos</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0884d867a602597c41fb68052d03ef3"> 4177</a></span><span class="preprocessor">#define TZIC_ICR1_PKACF_Msk                 GTZC_CFGR1_PKA_Msk                   </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4"> 4185</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos               (0U)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 4186</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk               (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 4187</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY                   FLASH_ACR_LATENCY_Msk              </span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 4188</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_0                 (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85155f5d3f34ebe83989513793498c72"> 4189</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_1                 (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf1b922e6400999bfabcde78d1c6f59b"> 4190</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos                (8U)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga727504c465ce30a499631159bc419179"> 4191</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk                (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)    </span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga082e7e91fffee86db39676396d01a8e0"> 4192</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN                    FLASH_ACR_PRFTEN_Msk               </span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2045375967b3774ee2a00f3f3de10ad"> 4193</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos                  (9U)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 4194</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk                  (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)      </span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 4195</a></span><span class="preprocessor">#define FLASH_ACR_ICEN                      FLASH_ACR_ICEN_Msk                 </span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga168563c4043c04251fc1524f6780a18e"> 4196</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Pos                  (10U)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 4197</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Msk                  (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)      </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 4198</a></span><span class="preprocessor">#define FLASH_ACR_DCEN                      FLASH_ACR_DCEN_Msk                 </span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a8676f7e028638743d0097921be11e5"> 4199</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos                 (11U)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 4200</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk                 (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)     </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga923ff88475799eea9285f77f5383ced5"> 4201</a></span><span class="preprocessor">#define FLASH_ACR_ICRST                     FLASH_ACR_ICRST_Msk                </span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab97b6c3668fe60543b9d5a4f14e18f06"> 4202</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Pos                 (12U)</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab292276bf617270acde9e91828cbaede"> 4203</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Msk                 (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)     </span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 4204</a></span><span class="preprocessor">#define FLASH_ACR_DCRST                     FLASH_ACR_DCRST_Msk                </span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab23ae731b0c9128fb7795d0c197882da"> 4205</a></span><span class="preprocessor">#define FLASH_ACR_PES_Pos                   (15U)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee932b007fc8abf958cde144b9341f12"> 4206</a></span><span class="preprocessor">#define FLASH_ACR_PES_Msk                   (0x1UL &lt;&lt; FLASH_ACR_PES_Pos)       </span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8afd718190da19666b607ba06c116556"> 4207</a></span><span class="preprocessor">#define FLASH_ACR_PES                       FLASH_ACR_PES_Msk                  </span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bd3cded8b30577fcbb09119d5bd3ba5"> 4208</a></span><span class="preprocessor">#define FLASH_ACR_EMPTY_Pos                 (16U)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50a9fdc0c90075b0322067e5430bdde0"> 4209</a></span><span class="preprocessor">#define FLASH_ACR_EMPTY_Msk                 (0x1UL &lt;&lt; FLASH_ACR_EMPTY_Pos)     </span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ef510aed5b3fa267d41e8a07540bb7c"> 4210</a></span><span class="preprocessor">#define FLASH_ACR_EMPTY                     FLASH_ACR_EMPTY_Msk                </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment">/*******************  Bits definition for FLASH_ACR2 register  ****************/</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0e54c32f6838da8d0a3dccce76d6285"> 4213</a></span><span class="preprocessor">#define FLASH_ACR2_PRIVMODE_Pos             (0U)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c9cbad45c21cec04e189eacaff4e0d"> 4214</a></span><span class="preprocessor">#define FLASH_ACR2_PRIVMODE_Msk             (0x1UL &lt;&lt; FLASH_ACR2_PRIVMODE_Pos) </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6933327cc2d59e1e5e601e2ddaedb9bf"> 4215</a></span><span class="preprocessor">#define FLASH_ACR2_PRIVMODE                 FLASH_ACR2_PRIVMODE_Msk            </span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c98d0bbd4ecb2fc70825f52940517c3"> 4216</a></span><span class="preprocessor">#define FLASH_ACR2_HDPADIS_Pos              (1U)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad6af6cee713670fbde69a048a4adc3d"> 4217</a></span><span class="preprocessor">#define FLASH_ACR2_HDPADIS_Msk              (0x1UL &lt;&lt; FLASH_ACR2_HDPADIS_Pos)    </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3672bb973bd5d6a17f34fa6552a26cea"> 4218</a></span><span class="preprocessor">#define FLASH_ACR2_HDPADIS                  FLASH_ACR2_HDPADIS_Msk               </span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98085e9cdd57946b91e8779b2aa70324"> 4219</a></span><span class="preprocessor">#define FLASH_ACR2_C2SWDBGEN_Pos            (2U)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44104eabc0033fd10a317037a5b14a30"> 4220</a></span><span class="preprocessor">#define FLASH_ACR2_C2SWDBGEN_Msk            (0x1UL &lt;&lt; FLASH_ACR2_C2SWDBGEN_Pos)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae82c0ed6ecd3c310cf225614bc62b42d"> 4221</a></span><span class="preprocessor">#define FLASH_ACR2_C2SWDBGEN                FLASH_ACR2_C2SWDBGEN_Msk           </span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2013e875c4c210b820e502feea6c9fb1"> 4224</a></span><span class="preprocessor">#define FLASH_SR_EOP_Pos                    (0U)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga386f68b5d2c3622b29811577932360ed"> 4225</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk                    (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)        </span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 4226</a></span><span class="preprocessor">#define FLASH_SR_EOP                        FLASH_SR_EOP_Msk                   </span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66326a667d2cae284b5cfcc54074c286"> 4227</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Pos                  (1U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9dc6b83794dbfe429f2f2e78f3806962"> 4228</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Msk                  (0x1UL &lt;&lt; FLASH_SR_OPERR_Pos)      </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga572ae889294e816eb130362cdb6193b2"> 4229</a></span><span class="preprocessor">#define FLASH_SR_OPERR                      FLASH_SR_OPERR_Msk                 </span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68991e09c74ca049836a7a082941b46d"> 4230</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Pos                (3U)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373"> 4231</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Msk                (0x1UL &lt;&lt; FLASH_SR_PROGERR_Pos)    </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94268613a9ded4f23d2f2ddfdcd64e52"> 4232</a></span><span class="preprocessor">#define FLASH_SR_PROGERR                    FLASH_SR_PROGERR_Msk               </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace591108151f52fd0f18273c00403b80"> 4233</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos                 (4U)</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 4234</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk                 (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)     </span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 4235</a></span><span class="preprocessor">#define FLASH_SR_WRPERR                     FLASH_SR_WRPERR_Msk                </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f"> 4236</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos                 (5U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 4237</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk                 (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)     </span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98c2458e114e7f419f3222673878ce0"> 4238</a></span><span class="preprocessor">#define FLASH_SR_PGAERR                     FLASH_SR_PGAERR_Msk                </span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5"> 4239</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Pos                 (6U)</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 4240</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Msk                 (0x1UL &lt;&lt; FLASH_SR_SIZERR_Pos)     </span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 4241</a></span><span class="preprocessor">#define FLASH_SR_SIZERR                     FLASH_SR_SIZERR_Msk                </span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa714dc154587b83701170e6795646f36"> 4242</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos                 (7U)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf315476e1c4d69765908a72e0d1946be"> 4243</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk                 (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)     </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 4244</a></span><span class="preprocessor">#define FLASH_SR_PGSERR                     FLASH_SR_PGSERR_Msk                </span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4db50373d858ad6e39867358ad433133"> 4245</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Pos                 (8U)</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83861ee6528a0e3a397b2f9e096fab29"> 4246</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Msk                 (0x1UL &lt;&lt; FLASH_SR_MISERR_Pos)     </span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb8f37b970a127db71bb4409ff276629"> 4247</a></span><span class="preprocessor">#define FLASH_SR_MISERR                     FLASH_SR_MISERR_Msk                </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga169b636b4513c45bc86f1b5b6062cdf2"> 4248</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Pos                (9U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33"> 4249</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Msk                (0x1UL &lt;&lt; FLASH_SR_FASTERR_Pos)    </span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84c0ca5e45806c2b63b22b9d94f589b3"> 4250</a></span><span class="preprocessor">#define FLASH_SR_FASTERR                    FLASH_SR_FASTERR_Msk               </span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cbffad6cd3faabee229c4d8389e1604"> 4251</a></span><span class="preprocessor">#define FLASH_SR_OPTNV_Pos                  (13U)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bbd9dbc7cdb40d2c0162fe8c98bcdd0"> 4252</a></span><span class="preprocessor">#define FLASH_SR_OPTNV_Msk                  (0x1UL &lt;&lt; FLASH_SR_OPTNV_Pos)     </span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38283ae8e7ef1ad5c3bcf5678ea62b1"> 4253</a></span><span class="preprocessor">#define FLASH_SR_OPTNV                      FLASH_SR_OPTNV_Msk                </span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7"> 4254</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Pos                  (14U)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 4255</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk                  (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)      </span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaee278396daaec501ff5a98bb68bd01"> 4256</a></span><span class="preprocessor">#define FLASH_SR_RDERR                      FLASH_SR_RDERR_Msk                 </span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6021a832133d2e3a66409e463eeed484"> 4257</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Pos                (15U)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae279970931fdbe11b18608b0a58c83e7"> 4258</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Msk                (0x1UL &lt;&lt; FLASH_SR_OPTVERR_Pos)    </span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 4259</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR                    FLASH_SR_OPTVERR_Msk               </span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fff488dcd0ba14694a05d8c061441e0"> 4260</a></span><span class="preprocessor">#define FLASH_SR_BSY_Pos                    (16U)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 4261</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk                    (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)        </span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 4262</a></span><span class="preprocessor">#define FLASH_SR_BSY                        FLASH_SR_BSY_Msk                   </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7df59c2bd3f5d68decf1fbb88d2a65d"> 4263</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY_Pos                 (18U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga959c32ff4116216757e93ea2760466ad"> 4264</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY_Msk                 (0x1UL &lt;&lt; FLASH_SR_CFGBSY_Pos)     </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0affdd373e88f8af29b7a004c0224d1"> 4265</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY                     FLASH_SR_CFGBSY_Msk                </span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d2abb2585531b9945a7e37dcaffaecf"> 4266</a></span><span class="preprocessor">#define FLASH_SR_PESD_Pos                   (19U)</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga628411ebe0394829d2dbd2ce96c708ed"> 4267</a></span><span class="preprocessor">#define FLASH_SR_PESD_Msk                   (0x1UL &lt;&lt; FLASH_SR_PESD_Pos)       </span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa40ac2d227412ce94e70af84422bed46"> 4268</a></span><span class="preprocessor">#define FLASH_SR_PESD                       FLASH_SR_PESD_Msk                  </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70"> 4271</a></span><span class="preprocessor">#define FLASH_CR_PG_Pos                     (0U)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 4272</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                     (0x1UL &lt;&lt; FLASH_CR_PG_Pos)         </span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 4273</a></span><span class="preprocessor">#define FLASH_CR_PG                         FLASH_CR_PG_Msk                    </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ae43572c697cddd88e48b945828c526"> 4274</a></span><span class="preprocessor">#define FLASH_CR_PER_Pos                    (1U)</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ebb9718882d5ced359b67417421da6b"> 4275</a></span><span class="preprocessor">#define FLASH_CR_PER_Msk                    (0x1UL &lt;&lt; FLASH_CR_PER_Pos)        </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad845355ade49d56cf70ad0ff09595a23"> 4276</a></span><span class="preprocessor">#define FLASH_CR_PER                        FLASH_CR_PER_Msk                   </span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0627fa13f9e31a0250d6917e4d2ecbc1"> 4277</a></span><span class="preprocessor">#define FLASH_CR_MER_Pos                    (2U)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 4278</a></span><span class="preprocessor">#define FLASH_CR_MER_Msk                    (0x1UL &lt;&lt; FLASH_CR_MER_Pos)        </span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a287aa5a625125301306a02fb69c53a"> 4279</a></span><span class="preprocessor">#define FLASH_CR_MER                        FLASH_CR_MER_Msk                   </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d7104fdc5d81ed68d2f4d80b2217a12"> 4280</a></span><span class="preprocessor">#define FLASH_CR_PNB_Pos                    (3U)</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1f55759d1dd1b685b59a59662aa4e47"> 4281</a></span><span class="preprocessor">#define FLASH_CR_PNB_Msk                    (0x7FUL &lt;&lt; FLASH_CR_PNB_Pos)       </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9ffeae3a2b74fe82a637d22b904c193"> 4282</a></span><span class="preprocessor">#define FLASH_CR_PNB                        FLASH_CR_PNB_Msk                   </span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7925df36a4d15838d8cb457f671e7532"> 4283</a></span><span class="preprocessor">#define FLASH_CR_STRT_Pos                   (16U)</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 4284</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk                   (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)       </span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 4285</a></span><span class="preprocessor">#define FLASH_CR_STRT                       FLASH_CR_STRT_Msk                  </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfcf0f47c9aadf67131a0b7bffbff64a"> 4286</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Pos                (17U)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81b32caccb440e31387c7c668d4cffa7"> 4287</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Msk                (0x1UL &lt;&lt; FLASH_CR_OPTSTRT_Pos)    </span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf18a9eedbfec08065066d34e0124fb20"> 4288</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT                    FLASH_CR_OPTSTRT_Msk               </span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefa6dc4fdedf7e85eb99e8d32ecd0104"> 4289</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Pos                  (18U)</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00"> 4290</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Msk                  (0x1UL &lt;&lt; FLASH_CR_FSTPG_Pos)      </span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga612c895365dc78ab2b7d17584f435e9d"> 4291</a></span><span class="preprocessor">#define FLASH_CR_FSTPG                      FLASH_CR_FSTPG_Msk                 </span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e162a7fa45cb85ba0df0942a2519478"> 4292</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos                  (24U)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 4293</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)      </span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9e69856f654ec430a42791a34799db0"> 4294</a></span><span class="preprocessor">#define FLASH_CR_EOPIE                      FLASH_CR_EOPIE_Msk                 </span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab075c4eeff509cfe0f34040c29edfb05"> 4295</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos                  (25U)</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 4296</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)      </span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 4297</a></span><span class="preprocessor">#define FLASH_CR_ERRIE                      FLASH_CR_ERRIE_Msk                 </span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff4f2684cfc9c4407e626767bf0434aa"> 4298</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE_Pos                (26U)</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcd3a080e6c25fb66b1521928a00c855"> 4299</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE_Msk                (0x1UL &lt;&lt; FLASH_CR_RDERRIE_Pos)    </span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3f54ae022dd6410180073c659c7807d"> 4300</a></span><span class="preprocessor">#define FLASH_CR_RDERRIE                    FLASH_CR_RDERRIE_Msk               </span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8231d4e01a380967de158db5eccbcb2c"> 4301</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos             (27U)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 4302</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk             (0x1UL &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos) </span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae39d20c1cf47080881d5c054146e8863"> 4303</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH                 FLASH_CR_OBL_LAUNCH_Msk            </span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga286cfb7f2be2593c768e7dfd50b0c965"> 4304</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Pos                (30U)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22ffe81601a398cefe6f047f772a512a"> 4305</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Msk                (0x1UL &lt;&lt; FLASH_CR_OPTLOCK_Pos)    </span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07d6b8d395266a214a18813f7d30ce56"> 4306</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK                    FLASH_CR_OPTLOCK_Msk               </span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa74509adc6db3db66803966b25423cae"> 4307</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Pos                   (31U)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7954a2bc4dd25495e8c164454817a966"> 4308</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk                   (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)       </span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab25f1fa4127fa015361b61a6f3180784"> 4309</a></span><span class="preprocessor">#define FLASH_CR_LOCK                       FLASH_CR_LOCK_Msk                  </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="comment">/*******************  Bits definition for FLASH_ECCR register  ****************/</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga406f0ce6e1caa80033a43c659338d69f"> 4312</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Pos             (0U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga608d6fad4d124cc2a92253ca121fa97f"> 4313</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Msk             (0x1FFFFUL &lt;&lt; FLASH_ECCR_ADDR_ECC_Pos)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f22f7b7af3b8723095a60666ba536e1"> 4314</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC                 FLASH_ECCR_ADDR_ECC_Msk            </span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae97ce8ba189c1731611f7fe6ded4c422"> 4315</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Pos             (20U)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ee260455ce39ba4b855df6aa84f038c"> 4316</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Msk             (0x1UL &lt;&lt; FLASH_ECCR_SYSF_ECC_Pos) </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2d811d62f6d66af5d70f2005581e212"> 4317</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC                 FLASH_ECCR_SYSF_ECC_Msk            </span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5f5d8ded8f1cfb89a4c023e516479b0"> 4318</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE_Pos               (24U)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdb50b1423709eb924843459dc52e074"> 4319</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE_Msk               (0x1UL &lt;&lt; FLASH_ECCR_ECCCIE_Pos)   </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc3ca02254723dd6add8656926983adc"> 4320</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE                   FLASH_ECCR_ECCCIE_Msk              </span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga755b4dfbfeea7a6da62420deb62b7fbe"> 4321</a></span><span class="preprocessor">#define FLASH_ECCR_CPUID_Pos                (26U)</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcd3d1280b01917be3e192594cae9e8e"> 4322</a></span><span class="preprocessor">#define FLASH_ECCR_CPUID_Msk                (0x7UL &lt;&lt; FLASH_ECCR_CPUID_Pos)    </span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42b2c0b7f48690a0d42d1f6038eaad20"> 4323</a></span><span class="preprocessor">#define FLASH_ECCR_CPUID                    FLASH_ECCR_CPUID_Msk               </span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada8c599defb92b97d3b22ad4d92d7dde"> 4324</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Pos                 (30U)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga905bed05e9ada2f968a4abc5a1f308f3"> 4325</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Msk                 (0x1UL &lt;&lt; FLASH_ECCR_ECCC_Pos)     </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40cab0c6a65c9922df7b4f62d844dfd8"> 4326</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC                     FLASH_ECCR_ECCC_Msk                </span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8aef3ce67e593729a6d587d8ac71bacd"> 4327</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Pos                 (31U)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cbad1648ebc2138c85d3e4e3870f772"> 4328</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Msk                 (0x1UL &lt;&lt; FLASH_ECCR_ECCD_Pos)     </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75cd3feaaefc97caa91a79019ee68aaf"> 4329</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD                     FLASH_ECCR_ECCD_Msk                </span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><span class="comment">/*******************  Bits definition for FLASH_OPTR register  ****************/</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4a8c118a435dad9d517da9f3f2f43b6"> 4332</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Pos                  (0U)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaef7a914d7c984b49f310256f2917208"> 4333</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Msk                  (0xFFUL &lt;&lt; FLASH_OPTR_RDP_Pos)     </span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83c63f5377cbfd3947a49a86a4590534"> 4334</a></span><span class="preprocessor">#define FLASH_OPTR_RDP                      FLASH_OPTR_RDP_Msk                 </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37a8802b6e6c023338b55e4321294e34"> 4335</a></span><span class="preprocessor">#define FLASH_OPTR_ESE_Pos                  (8U)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3d19fef404956cf9d18233e0bf8940c"> 4336</a></span><span class="preprocessor">#define FLASH_OPTR_ESE_Msk                  (0x1UL &lt;&lt; FLASH_OPTR_ESE_Pos)      </span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga766b80fd247e587bfbce35ca86133bbf"> 4337</a></span><span class="preprocessor">#define FLASH_OPTR_ESE                      FLASH_OPTR_ESE_Msk                 </span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bdd84a314467e93f9127d8011ff7109"> 4338</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Pos              (9U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1bf0815f5a0ac875792a80d00d6b728"> 4339</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Msk              (0x7UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)  </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a47af57fca3d6e4ec02ce1501c51860"> 4340</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV                  FLASH_OPTR_BOR_LEV_Msk             </span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d4565fab0d7bc0d0d716f5cca2c74e5"> 4341</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_0                (0x1UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)  </span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga363dcbb44b36b39793ffca4b853c7ab4"> 4342</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_1                (0x2UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)  </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf7343e5c2156b55af67e2f289583b5"> 4343</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_2                (0x4UL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)  </span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89ee79551163b624fef36ade9d54a3ca"> 4344</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos            (12U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a661846fb85a87a54375078047f2330"> 4345</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk            (0x1UL &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a"> 4346</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP                FLASH_OPTR_nRST_STOP_Msk           </span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb42e1f235b48117e0097d794a810fa9"> 4347</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos           (13U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 4348</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk           (0x1UL &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f"> 4349</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY               FLASH_OPTR_nRST_STDBY_Msk          </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21c165b3fa0ada3c7d48fc73ac48b74d"> 4350</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Pos            (14U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5f4b3af56ffe8d024b6fe158d0611e9"> 4351</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW_Msk            (0x1UL &lt;&lt; FLASH_OPTR_nRST_SHDW_Pos)</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75d9c8c7eb8902f8b4c021da0b7ccccb"> 4352</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_SHDW                FLASH_OPTR_nRST_SHDW_Msk           </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1"> 4353</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos              (16U)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e00145c01a860a10b533c5509807696"> 4354</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk              (0x1UL &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)  </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c393c989958d4839a5085f93e9611dd"> 4355</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW                  FLASH_OPTR_IWDG_SW_Msk             </span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf85b7a5ee28f5eafe67b1df6869567be"> 4356</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Pos            (17U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac608586327b23f907d92637d3a3b5b77"> 4357</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Msk            (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STOP_Pos)</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b7e18ae68b0e19a4ebb84c208e5ef18"> 4358</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP                FLASH_OPTR_IWDG_STOP_Msk           </span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f692bec37d8d549bd393d54eadf24b9"> 4359</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Pos           (18U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c8c82333fc841a4b2d57c520e25c343"> 4360</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Msk           (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STDBY_Pos)</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05f51efadbac7ced5adc340325575386"> 4361</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY               FLASH_OPTR_IWDG_STDBY_Msk          </span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65b10b1ae37f247aa3c49249c7752a45"> 4362</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Pos              (19U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85"> 4363</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Msk              (0x1UL &lt;&lt; FLASH_OPTR_WWDG_SW_Pos)  </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6293710a5145793a40d4ad7cd6071141"> 4364</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW                  FLASH_OPTR_WWDG_SW_Msk             </span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga919fa31243267560270308e233a73ca5"> 4365</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Pos               (23U)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga258f688bad4199c6aa053c9c4ad1bb43"> 4366</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Msk               (0x1UL &lt;&lt; FLASH_OPTR_nBOOT1_Pos)   </span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf943c30e99bf56e7949aecd3c9771d2"> 4367</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1                   FLASH_OPTR_nBOOT1_Msk              </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2e1fbe88ddef81839a4951e705d8955"> 4368</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE_Pos             (24U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a3afd40f028cc88b5bcd0a5e392882f"> 4369</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE_Msk             (0x1UL &lt;&lt; FLASH_OPTR_SRAM2_PE_Pos) </span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ce9e3e53450799d3e6dfd0af13755a"> 4370</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM2_PE                 FLASH_OPTR_SRAM2_PE_Msk            </span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e07193b64b81f42bcab37755d42ad0d"> 4371</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM_RST_Pos             (25U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f0f35d6f22e43d32649e9abbbb7f513"> 4372</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM_RST_Msk             (0x1UL &lt;&lt; FLASH_OPTR_SRAM_RST_Pos) </span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8271638892831031597535ac6cc66b9"> 4373</a></span><span class="preprocessor">#define FLASH_OPTR_SRAM_RST                 FLASH_OPTR_SRAM_RST_Msk            </span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51a7c1a53ad1a092d6cfc6033903274d"> 4374</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Pos             (26U)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa34319f81d3b826640c71194ee3a8443"> 4375</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0_Msk             (0x1UL &lt;&lt; FLASH_OPTR_nSWBOOT0_Pos) </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga629db36db96d94a33f3062e1d89391f8"> 4376</a></span><span class="preprocessor">#define FLASH_OPTR_nSWBOOT0                 FLASH_OPTR_nSWBOOT0_Msk            </span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c13291f5cf1e36535f1a8cf9b766d87"> 4377</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Pos               (27U)</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf72274975956b76344041eec180b81a7"> 4378</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Msk               (0x1UL &lt;&lt; FLASH_OPTR_nBOOT0_Pos)   </span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa82520452ad7060939806e9f962891d8"> 4379</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0                   FLASH_OPTR_nBOOT0_Msk              </span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga119e7850f4885d4b995b56eac7d3720c"> 4380</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT_LOCK_Pos            (30U)</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf12cfb5f45f3663e111321a5eaee0aa0"> 4381</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT_LOCK_Msk            (0x1UL &lt;&lt; FLASH_OPTR_BOOT_LOCK_Pos)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26be47aeaf235b145214a0a6e135eec3"> 4382</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT_LOCK                FLASH_OPTR_BOOT_LOCK_Msk           </span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga467d38627b256de96ab006ba2dbcee5b"> 4383</a></span><span class="preprocessor">#define FLASH_OPTR_C2BOOT_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70acedf8a2fe6091ad1df4c3b3815976"> 4384</a></span><span class="preprocessor">#define FLASH_OPTR_C2BOOT_LOCK_Msk          (0x1UL &lt;&lt; FLASH_OPTR_C2BOOT_LOCK_Pos)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0454dab96a9062a66c7a054a8f493376"> 4385</a></span><span class="preprocessor">#define FLASH_OPTR_C2BOOT_LOCK              FLASH_OPTR_C2BOOT_LOCK_Msk           </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="comment">/******************  Bits definition for FLASH_PCROP1ASR register  ************/</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc3e097bad891747fff4073d79b165c3"> 4388</a></span><span class="preprocessor">#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos    (0U)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga400d5e3996f96311ac9d8f792d3086d6"> 4389</a></span><span class="preprocessor">#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk    (0xFFUL &lt;&lt; FLASH_PCROP1ASR_PCROP1A_STRT_Pos)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga724adb6865e8bbed0ef8b1b70d0442a4"> 4390</a></span><span class="preprocessor">#define FLASH_PCROP1ASR_PCROP1A_STRT        FLASH_PCROP1ASR_PCROP1A_STRT_Msk   </span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="comment">/******************  Bits definition for FLASH_PCROP1AER register  ************/</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf955609c26b3de30142b108358a7129f"> 4393</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP1A_END_Pos     (0U)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga772ff05b490490a81dd40080e967785c"> 4394</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP1A_END_Msk     (0xFFUL &lt;&lt; FLASH_PCROP1AER_PCROP1A_END_Pos)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00324329099b045e4f1b7b98a65a9417"> 4395</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP1A_END         FLASH_PCROP1AER_PCROP1A_END_Msk    </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a95693fafac6c6ea30110a44030d051"> 4396</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP_RDP_Pos       (31U)</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e8c88972b29c06ef9ab1797c5137287"> 4397</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP_RDP_Msk       (0x1UL &lt;&lt; FLASH_PCROP1AER_PCROP_RDP_Pos)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4b75cb8ce558e14f5a5624639258f04"> 4398</a></span><span class="preprocessor">#define FLASH_PCROP1AER_PCROP_RDP           FLASH_PCROP1AER_PCROP_RDP_Msk      </span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span><span class="comment">/******************  Bits definition for FLASH_WRP1AR register  ***************/</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf53fdf833646877da9d332249ed49da4"> 4401</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Pos         (0U)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1be90ea8d520502e62641dd0e834f096"> 4402</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Msk         (0x7FUL &lt;&lt; FLASH_WRP1AR_WRP1A_STRT_Pos)</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a291b58da1227fe829bece94e7fde5c"> 4403</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT             FLASH_WRP1AR_WRP1A_STRT_Msk        </span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadef6e7d7459fa195b76937f43c455cca"> 4404</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Pos          (16U)</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74a22ddd46eea1f85710528d5eb33bb4"> 4405</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Msk          (0x7FUL &lt;&lt; FLASH_WRP1AR_WRP1A_END_Pos)</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db176c75c7b7e274c9a50082fd87c42"> 4406</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END              FLASH_WRP1AR_WRP1A_END_Msk         </span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">/******************  Bits definition for FLASH_WRP1BR register  ***************/</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1067c3f08c22639e884e3bf634f29ec9"> 4409</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Pos         (0U)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga576b462c86a539f578618f35b1c372ee"> 4410</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Msk         (0x7FUL &lt;&lt; FLASH_WRP1BR_WRP1B_STRT_Pos)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa12398bf262d8bdb94c0d9e024f749c0"> 4411</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT             FLASH_WRP1BR_WRP1B_STRT_Msk        </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dc8de976331655347b49159f9c46ec7"> 4412</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Pos          (16U)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f"> 4413</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Msk          (0x7FUL &lt;&lt; FLASH_WRP1BR_WRP1B_END_Pos)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e134571f5ceef7888d88a7ee950df9e"> 4414</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END              FLASH_WRP1BR_WRP1B_END_Msk         </span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment">/******************  Bits definition for FLASH_PCROP1BSR register  ************/</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d8708df34b0c6b170ed49c370470f2d"> 4417</a></span><span class="preprocessor">#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos    (0U)</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ab3546ffc6328423cd41d9cd35b6485"> 4418</a></span><span class="preprocessor">#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk    (0xFFUL &lt;&lt; FLASH_PCROP1BSR_PCROP1B_STRT_Pos)</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1c0db4eb7fba80bcf04115fc81495f"> 4419</a></span><span class="preprocessor">#define FLASH_PCROP1BSR_PCROP1B_STRT        FLASH_PCROP1BSR_PCROP1B_STRT_Msk   </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="comment">/******************  Bits definition for FLASH_PCROP1BER register  ************/</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac460832ecef872658dcfc3b964663c62"> 4422</a></span><span class="preprocessor">#define FLASH_PCROP1BER_PCROP1B_END_Pos     (0U)</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef1f5a6a35a5c55e4e3bc4b3cd9f5580"> 4423</a></span><span class="preprocessor">#define FLASH_PCROP1BER_PCROP1B_END_Msk     (0xFFUL &lt;&lt; FLASH_PCROP1BER_PCROP1B_END_Pos)</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga966f84fdfb228bd797419664a89fd9fd"> 4424</a></span><span class="preprocessor">#define FLASH_PCROP1BER_PCROP1B_END         FLASH_PCROP1BER_PCROP1B_END_Msk    </span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment">/******************  Bits definition for FLASH_IPCCBR register  ************/</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39294cfd5baae28f9f852d1b1ca62330"> 4427</a></span><span class="preprocessor">#define FLASH_IPCCBR_IPCCDBA_Pos            (0U)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19941abe3d017263c512916a6edd823c"> 4428</a></span><span class="preprocessor">#define FLASH_IPCCBR_IPCCDBA_Msk            (0x3FFFUL &lt;&lt; FLASH_IPCCBR_IPCCDBA_Pos)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c27d029b2f94bad13775ac253c65af2"> 4429</a></span><span class="preprocessor">#define FLASH_IPCCBR_IPCCDBA                FLASH_IPCCBR_IPCCDBA_Msk           </span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">/******************  Bits definition for FLASH_C2ACR register  ************/</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375f15c7fa3f15c3369e3d777069457f"> 4432</a></span><span class="preprocessor">#define FLASH_C2ACR_PRFTEN_Pos              (8U)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdea3e40670f7158cd12bb7a9b73582c"> 4433</a></span><span class="preprocessor">#define FLASH_C2ACR_PRFTEN_Msk              (0x1UL &lt;&lt; FLASH_C2ACR_PRFTEN_Pos) </span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga938137d359b94952c40b09373d1ac470"> 4434</a></span><span class="preprocessor">#define FLASH_C2ACR_PRFTEN                  FLASH_C2ACR_PRFTEN_Msk            </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga393306f200f2b5ccf4fcaec4a6578bd2"> 4435</a></span><span class="preprocessor">#define FLASH_C2ACR_ICEN_Pos                (9U)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3bf6478161c7689616062504fead719"> 4436</a></span><span class="preprocessor">#define FLASH_C2ACR_ICEN_Msk                (0x1UL &lt;&lt; FLASH_C2ACR_ICEN_Pos)   </span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeadfcc32aa6f25e869d5c4350f85d094"> 4437</a></span><span class="preprocessor">#define FLASH_C2ACR_ICEN                    FLASH_C2ACR_ICEN_Msk              </span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga940fc6678dd2b50d0534317189a25cf5"> 4438</a></span><span class="preprocessor">#define FLASH_C2ACR_ICRST_Pos               (11U)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51dddf6259297f7b5a86db8c2d07abe8"> 4439</a></span><span class="preprocessor">#define FLASH_C2ACR_ICRST_Msk               (0x1UL &lt;&lt; FLASH_C2ACR_ICRST_Pos)  </span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9956c9500943f8865130cae61ea3dde"> 4440</a></span><span class="preprocessor">#define FLASH_C2ACR_ICRST                   FLASH_C2ACR_ICRST_Msk             </span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbad1c81b4b92d9798f808f1b07cea2e"> 4441</a></span><span class="preprocessor">#define FLASH_C2ACR_PES_Pos                 (15U)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1218bb544e8483a3d70ed3fe41b7b7c0"> 4442</a></span><span class="preprocessor">#define FLASH_C2ACR_PES_Msk                 (0x1UL &lt;&lt; FLASH_C2ACR_PES_Pos)    </span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4eb42863f567e98d4451d0f9a50c417f"> 4443</a></span><span class="preprocessor">#define FLASH_C2ACR_PES                     FLASH_C2ACR_PES_Msk               </span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="comment">/******************  Bits definition for FLASH_C2SR register  ************/</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9215aac480f1e296a5972821793d3ae2"> 4446</a></span><span class="preprocessor">#define FLASH_C2SR_EOP_Pos                  (0U)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647ade226448240afe2b5b445c7338df"> 4447</a></span><span class="preprocessor">#define FLASH_C2SR_EOP_Msk                  (0x1UL &lt;&lt; FLASH_C2SR_EOP_Pos)     </span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf3417e7c93e7cd6359a96d95507ceda"> 4448</a></span><span class="preprocessor">#define FLASH_C2SR_EOP                      FLASH_C2SR_EOP_Msk                </span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga230f2a2ab97b11e6029707359b12f07d"> 4449</a></span><span class="preprocessor">#define FLASH_C2SR_OPERR_Pos                (1U)</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga416424da669c25cfe6f70667ac943026"> 4450</a></span><span class="preprocessor">#define FLASH_C2SR_OPERR_Msk                (0x1UL &lt;&lt; FLASH_C2SR_OPERR_Pos)   </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a0fba050ea869f53559b6563ccf71d4"> 4451</a></span><span class="preprocessor">#define FLASH_C2SR_OPERR                    FLASH_C2SR_OPERR_Msk              </span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab259b84dddf6ac5be0de95417092adf6"> 4452</a></span><span class="preprocessor">#define FLASH_C2SR_PROGERR_Pos              (3U)</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada0dcb8e06fab6da6f1644160026002e"> 4453</a></span><span class="preprocessor">#define FLASH_C2SR_PROGERR_Msk              (0x1UL &lt;&lt; FLASH_C2SR_PROGERR_Pos) </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29c46dd81ee27d0b19f8f93c1e943576"> 4454</a></span><span class="preprocessor">#define FLASH_C2SR_PROGERR                  FLASH_C2SR_PROGERR_Msk            </span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1941178dd82b3c74b5c6b7b9b3942218"> 4455</a></span><span class="preprocessor">#define FLASH_C2SR_WRPERR_Pos               (4U)</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72df893202fb1885c317d0ba14a02748"> 4456</a></span><span class="preprocessor">#define FLASH_C2SR_WRPERR_Msk               (0x1UL &lt;&lt; FLASH_C2SR_WRPERR_Pos)  </span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f85a50310aa3b35db2e1441c2bcdf11"> 4457</a></span><span class="preprocessor">#define FLASH_C2SR_WRPERR                   FLASH_C2SR_WRPERR_Msk             </span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa27d547607df92554eedced6b6df553b"> 4458</a></span><span class="preprocessor">#define FLASH_C2SR_PGAERR_Pos               (5U)</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4785fb93a0db4959ff27b6a778361a91"> 4459</a></span><span class="preprocessor">#define FLASH_C2SR_PGAERR_Msk               (0x1UL &lt;&lt; FLASH_C2SR_PGAERR_Pos)  </span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga368ff07af5a71f8e4e971b55a73a6cc7"> 4460</a></span><span class="preprocessor">#define FLASH_C2SR_PGAERR                   FLASH_C2SR_PGAERR_Msk             </span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfe32f851db5b0343f985a59c0aef08c"> 4461</a></span><span class="preprocessor">#define FLASH_C2SR_SIZERR_Pos               (6U)</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26455fe69aece77eca7f51132016694a"> 4462</a></span><span class="preprocessor">#define FLASH_C2SR_SIZERR_Msk               (0x1UL &lt;&lt; FLASH_C2SR_SIZERR_Pos)  </span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3486232886aa25bfdc3ffcc61d56ae1"> 4463</a></span><span class="preprocessor">#define FLASH_C2SR_SIZERR                   FLASH_C2SR_SIZERR_Msk             </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60519e434b89ed67a09106395dafa8e0"> 4464</a></span><span class="preprocessor">#define FLASH_C2SR_PGSERR_Pos               (7U)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga496f6219fa000f7abd4917d4c61bc322"> 4465</a></span><span class="preprocessor">#define FLASH_C2SR_PGSERR_Msk               (0x1UL &lt;&lt; FLASH_C2SR_PGSERR_Pos)  </span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6021ff7a9a1c67aa5e36e0473a3f2341"> 4466</a></span><span class="preprocessor">#define FLASH_C2SR_PGSERR                   FLASH_C2SR_PGSERR_Msk             </span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf9555b00c5ffcc53672ed7d726fb5c2"> 4467</a></span><span class="preprocessor">#define FLASH_C2SR_MISERR_Pos               (8U)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02d9586000844c66dda7b01875d174b0"> 4468</a></span><span class="preprocessor">#define FLASH_C2SR_MISERR_Msk               (0x1UL &lt;&lt; FLASH_C2SR_MISERR_Pos)  </span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48c55b2e7048609e60799d8f0a5fb536"> 4469</a></span><span class="preprocessor">#define FLASH_C2SR_MISERR                   FLASH_C2SR_MISERR_Msk             </span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91a5c2ed1faf4a06fc2b46089da281c8"> 4470</a></span><span class="preprocessor">#define FLASH_C2SR_FASTERR_Pos              (9U)</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac8994a1b1f861f7ea45e7dc2dea6a56"> 4471</a></span><span class="preprocessor">#define FLASH_C2SR_FASTERR_Msk              (0x1UL &lt;&lt; FLASH_C2SR_FASTERR_Pos) </span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4a28c611e9526798fd32833cfc2535f"> 4472</a></span><span class="preprocessor">#define FLASH_C2SR_FASTERR                  FLASH_C2SR_FASTERR_Msk            </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c1981af96ed4eb021ee96bdbe8e2a7e"> 4473</a></span><span class="preprocessor">#define FLASH_C2SR_RDERR_Pos                (14U)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gababa1ce5357e637807f58afdf173ea65"> 4474</a></span><span class="preprocessor">#define FLASH_C2SR_RDERR_Msk                (0x1UL &lt;&lt; FLASH_C2SR_RDERR_Pos)   </span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa493906ac9743e0f3e50e463f99f5cdb"> 4475</a></span><span class="preprocessor">#define FLASH_C2SR_RDERR                    FLASH_C2SR_RDERR_Msk              </span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a5f1a45e995d545945b0b47d6dd9854"> 4476</a></span><span class="preprocessor">#define FLASH_C2SR_BSY_Pos                  (16U)</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4d91f83bf161b2d878f9241aad87851"> 4477</a></span><span class="preprocessor">#define FLASH_C2SR_BSY_Msk                  (0x1UL &lt;&lt; FLASH_C2SR_BSY_Pos)     </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40885087db71693f9407ebece5731e6d"> 4478</a></span><span class="preprocessor">#define FLASH_C2SR_BSY                      FLASH_C2SR_BSY_Msk                </span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab48139cb8ae50f94d9fbd29ac4041545"> 4479</a></span><span class="preprocessor">#define FLASH_C2SR_CFGBSY_Pos               (18U)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f4217214ad11e8dce3aa8d70d2544a1"> 4480</a></span><span class="preprocessor">#define FLASH_C2SR_CFGBSY_Msk               (0x1UL &lt;&lt; FLASH_C2SR_CFGBSY_Pos)  </span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga729beef1e726f34af6b2fe41f2f3365e"> 4481</a></span><span class="preprocessor">#define FLASH_C2SR_CFGBSY                   FLASH_C2SR_CFGBSY_Msk             </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4404470d3c59ce5d7e3308d64ab533b5"> 4482</a></span><span class="preprocessor">#define FLASH_C2SR_PESD_Pos                 (19U)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f72e1d6be46d8905d0752fb4916509"> 4483</a></span><span class="preprocessor">#define FLASH_C2SR_PESD_Msk                 (0x1UL &lt;&lt; FLASH_C2SR_PESD_Pos)    </span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4725869f213f97fbaf72ff15acad9894"> 4484</a></span><span class="preprocessor">#define FLASH_C2SR_PESD                     FLASH_C2SR_PESD_Msk               </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="comment">/******************  Bits definition for FLASH_C2CR register  ************/</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f4400aadf7cbea4419babf81e0b1843"> 4487</a></span><span class="preprocessor">#define FLASH_C2CR_PG_Pos                   (0U)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe0fa17c7c681bcf394916d4977d25dd"> 4488</a></span><span class="preprocessor">#define FLASH_C2CR_PG_Msk                   (0x1UL &lt;&lt; FLASH_C2CR_PG_Pos)      </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga948734be579e9c00a63c46ffa4ea0fab"> 4489</a></span><span class="preprocessor">#define FLASH_C2CR_PG                       FLASH_C2CR_PG_Msk                 </span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56dd36f79a636bf6795f9799f1519e10"> 4490</a></span><span class="preprocessor">#define FLASH_C2CR_PER_Pos                  (1U)</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab626ec6ae94327dd802f693d3d3d6547"> 4491</a></span><span class="preprocessor">#define FLASH_C2CR_PER_Msk                  (0x1UL &lt;&lt; FLASH_C2CR_PER_Pos)     </span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7592cfffb67ba1f5bf08483c2767afb"> 4492</a></span><span class="preprocessor">#define FLASH_C2CR_PER                      FLASH_C2CR_PER_Msk                </span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ca7205ed8bc3269768eb13569c69e62"> 4493</a></span><span class="preprocessor">#define FLASH_C2CR_MER_Pos                  (2U)</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81fc30e426cb785dda74752b64c8bf78"> 4494</a></span><span class="preprocessor">#define FLASH_C2CR_MER_Msk                  (0x1UL &lt;&lt; FLASH_C2CR_MER_Pos)     </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7d64b133fa4916f8da2d6ce09372990"> 4495</a></span><span class="preprocessor">#define FLASH_C2CR_MER                      FLASH_C2CR_MER_Msk                </span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae444f17cac2a96ea3b15508a73d27342"> 4496</a></span><span class="preprocessor">#define FLASH_C2CR_PNB_Pos                  (3U)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a5826e05d30c75cc33f75d04be254ba"> 4497</a></span><span class="preprocessor">#define FLASH_C2CR_PNB_Msk                  (0xFFUL &lt;&lt; FLASH_C2CR_PNB_Pos)    </span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga826421c3f3593735cab157ca4fe75f08"> 4498</a></span><span class="preprocessor">#define FLASH_C2CR_PNB                      FLASH_C2CR_PNB_Msk                </span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9265605c13ef52aedf62d7bd2301e3bd"> 4499</a></span><span class="preprocessor">#define FLASH_C2CR_STRT_Pos                 (16U)</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3086fc6fb13769b95fa463cc47ccc291"> 4500</a></span><span class="preprocessor">#define FLASH_C2CR_STRT_Msk                 (0x1UL &lt;&lt; FLASH_C2CR_STRT_Pos)    </span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59de1571bf917ad7e6c799d825f05d84"> 4501</a></span><span class="preprocessor">#define FLASH_C2CR_STRT                     FLASH_C2CR_STRT_Msk               </span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4271b668c76d9e1d084b751650294e06"> 4502</a></span><span class="preprocessor">#define FLASH_C2CR_FSTPG_Pos                (18U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc26b132fd42e6c39b1ef421b7ef85df"> 4503</a></span><span class="preprocessor">#define FLASH_C2CR_FSTPG_Msk                (0x1UL &lt;&lt; FLASH_C2CR_FSTPG_Pos)   </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95a1670ef20ae751e4187b8edab6034d"> 4504</a></span><span class="preprocessor">#define FLASH_C2CR_FSTPG                    FLASH_C2CR_FSTPG_Msk              </span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73d85497439e5fba33c423b5ba566f76"> 4505</a></span><span class="preprocessor">#define FLASH_C2CR_EOPIE_Pos                (24U)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga100fd14863d6693e3ece68b4d9d7c5c7"> 4506</a></span><span class="preprocessor">#define FLASH_C2CR_EOPIE_Msk                (0x1UL &lt;&lt; FLASH_C2CR_EOPIE_Pos)   </span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3de7f4979cb4ea0037d5ad660ba09623"> 4507</a></span><span class="preprocessor">#define FLASH_C2CR_EOPIE                    FLASH_C2CR_EOPIE_Msk              </span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65f2eb975be5799b3eb2b3a37b705950"> 4508</a></span><span class="preprocessor">#define FLASH_C2CR_ERRIE_Pos                (25U)</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4482ed99374d8c84ba5bee6bfba96d8f"> 4509</a></span><span class="preprocessor">#define FLASH_C2CR_ERRIE_Msk                (0x1UL &lt;&lt; FLASH_C2CR_ERRIE_Pos)   </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68c5fc875c77317e56052a1707b3cb46"> 4510</a></span><span class="preprocessor">#define FLASH_C2CR_ERRIE                    FLASH_C2CR_ERRIE_Msk              </span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e2ad815afe036aa10699583393b47b4"> 4511</a></span><span class="preprocessor">#define FLASH_C2CR_RDERRIE_Pos              (26U)</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a29f860c6ec084b1b5d0cbd14bb48a3"> 4512</a></span><span class="preprocessor">#define FLASH_C2CR_RDERRIE_Msk              (0x1UL &lt;&lt; FLASH_C2CR_RDERRIE_Pos) </span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga983217bc30940623bef2380b1b00c9ab"> 4513</a></span><span class="preprocessor">#define FLASH_C2CR_RDERRIE                  FLASH_C2CR_RDERRIE_Msk            </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="comment">/******************  Bits definition for FLASH_SFR register  ************/</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03a30a94ce9fdf1067b6c9a3079161f7"> 4516</a></span><span class="preprocessor">#define FLASH_SFR_SFSA_Pos                  (0U)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39b07d108092aeaffd8e462672705622"> 4517</a></span><span class="preprocessor">#define FLASH_SFR_SFSA_Msk                  (0x7FUL &lt;&lt; FLASH_SFR_SFSA_Pos)     </span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga479ebaa776ac58101c4a928410e374c6"> 4518</a></span><span class="preprocessor">#define FLASH_SFR_SFSA                      FLASH_SFR_SFSA_Msk                 </span><span class="comment">/* Secure flash start address                            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe1a83e7b51888829ca18ca6da3add37"> 4519</a></span><span class="preprocessor">#define FLASH_SFR_FSD_Pos                   (7U)</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31fd2268fa9c7312f5cc7089bd24e57f"> 4520</a></span><span class="preprocessor">#define FLASH_SFR_FSD_Msk                   (0x1UL &lt;&lt; FLASH_SFR_FSD_Pos)       </span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38418ed70e5f950bcafb2a84f5ef1aef"> 4521</a></span><span class="preprocessor">#define FLASH_SFR_FSD                       FLASH_SFR_FSD_Msk                  </span><span class="comment">/* Flash mode secure                                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga959eb5386f5d7f2ac33450fceb09757c"> 4522</a></span><span class="preprocessor">#define FLASH_SFR_DDS_Pos                   (12U)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e7d1abd076c5345ae79dc6026522e25"> 4523</a></span><span class="preprocessor">#define FLASH_SFR_DDS_Msk                   (0x1UL &lt;&lt; FLASH_SFR_DDS_Pos)       </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae87262d845058dc8b0efe7526267e7dc"> 4524</a></span><span class="preprocessor">#define FLASH_SFR_DDS                       FLASH_SFR_DDS_Msk                  </span><span class="comment">/* Enabling and disabling CPU2 Debug access              */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6b2a4f16d0cbae3488a7b53a22e09b1"> 4525</a></span><span class="preprocessor">#define FLASH_SFR_HDPSA_Pos                 (16U)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13ce774df6b0e40cc4d5c4d2fc060f3d"> 4526</a></span><span class="preprocessor">#define FLASH_SFR_HDPSA_Msk                 (0x7FUL &lt;&lt; FLASH_SFR_HDPSA_Pos)    </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c8146c41fc1844dee858e97b8e26fbe"> 4527</a></span><span class="preprocessor">#define FLASH_SFR_HDPSA                     FLASH_SFR_HDPSA_Msk                </span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74897afc1de958971d1c14ee0bf606ab"> 4528</a></span><span class="preprocessor">#define FLASH_SFR_HDPAD_Pos                 (23U)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf03de075234ff2354984a7a402b1f752"> 4529</a></span><span class="preprocessor">#define FLASH_SFR_HDPAD_Msk                 (0x1UL &lt;&lt; FLASH_SFR_HDPAD_Pos)     </span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec7b8677acd0e420a34bcf0de908576"> 4530</a></span><span class="preprocessor">#define FLASH_SFR_HDPAD                     FLASH_SFR_HDPAD_Msk                </span><span class="comment">/* User Flash Hide Protection Area disabled       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e8b612fac106cec05856b225c017977"> 4531</a></span><span class="preprocessor">#define FLASH_SFR_SUBGHZSPISD_Pos           (31U)</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb9fe435d7c1e67e2a015ba4dd24672f"> 4532</a></span><span class="preprocessor">#define FLASH_SFR_SUBGHZSPISD_Msk           (0x1UL &lt;&lt; FLASH_SFR_SUBGHZSPISD_Pos)  </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacc4ebac62638040820ff917a4649a38"> 4533</a></span><span class="preprocessor">#define FLASH_SFR_SUBGHZSPISD               FLASH_SFR_SUBGHZSPISD_Msk             </span><span class="comment">/* Sub-GHz radio SPI security disable                 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span> </div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="comment">/******************  Bits definition for FLASH_SRRVR register  ************/</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8dea5084453795acee32ddb3226c8d5"> 4536</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRV_Pos                (0U)</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad2f6ed423301743cc9d81bd07efa4b5"> 4537</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRV_Msk                (0xFFFFUL &lt;&lt; FLASH_SRRVR_SBRV_Pos)  </span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b5decc41de55881ee3b95dc3b1c9af1"> 4538</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRV                    FLASH_SRRVR_SBRV_Msk                </span><span class="comment">/* SCPU2 boot reset vector memory offset                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span> </div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5772e432a0110414d77efcaee46bd5c"> 4540</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRSA_Pos               (18U)</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad972f835a648b0196d568137f35def99"> 4541</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRSA_Msk               (0x1FUL &lt;&lt; FLASH_SRRVR_SBRSA_Pos)   </span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0cd43d86a37cd65475e73652da42bc8"> 4542</a></span><span class="preprocessor">#define FLASH_SRRVR_SBRSA                   FLASH_SRRVR_SBRSA_Msk               </span><span class="comment">/* Secure backup SRAM2 start address                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9df6725b7c23bc24d5c9d075e699ebc3"> 4543</a></span><span class="preprocessor">#define FLASH_SRRVR_BRSD_Pos                (23U)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga161d70f4e58a74cb4f33636c35f51884"> 4544</a></span><span class="preprocessor">#define FLASH_SRRVR_BRSD_Msk                (0x1UL &lt;&lt; FLASH_SRRVR_BRSD_Pos)     </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46e51e6884d02c231920ecc5ecd485ab"> 4545</a></span><span class="preprocessor">#define FLASH_SRRVR_BRSD                    FLASH_SRRVR_BRSD_Msk                </span><span class="comment">/* Backup SRAM2 secure mode                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span> </div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bec562180900670ff1f6773175d55b6"> 4547</a></span><span class="preprocessor">#define FLASH_SRRVR_SNBRSA_Pos              (25U)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee267248b4d91099784e53b7b352efe6"> 4548</a></span><span class="preprocessor">#define FLASH_SRRVR_SNBRSA_Msk              (0x1FUL &lt;&lt; FLASH_SRRVR_SNBRSA_Pos)  </span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98d5ed7dc875f7da36016174d3fcd1f6"> 4549</a></span><span class="preprocessor">#define FLASH_SRRVR_SNBRSA                  FLASH_SRRVR_SNBRSA_Msk              </span><span class="comment">/* Secure non-backup SRAM1 start address                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57405687a4776c1f2a8b2a70e452a02d"> 4550</a></span><span class="preprocessor">#define FLASH_SRRVR_NBRSD_Pos               (30U)</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5361197ee217b65b0e59cea714b2995b"> 4551</a></span><span class="preprocessor">#define FLASH_SRRVR_NBRSD_Msk               (0x1UL &lt;&lt; FLASH_SRRVR_NBRSD_Pos)    </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga036f3c0a80674998758df84262a6b8a3"> 4552</a></span><span class="preprocessor">#define FLASH_SRRVR_NBRSD                   FLASH_SRRVR_NBRSD_Msk               </span><span class="comment">/* Non-backup SRAM1 secure mode                         */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7e34937cb2105214437604ed6753098"> 4553</a></span><span class="preprocessor">#define FLASH_SRRVR_C2OPT_Pos               (31U)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga576748c0ad15f17d807c1599c7192bfa"> 4554</a></span><span class="preprocessor">#define FLASH_SRRVR_C2OPT_Msk               (0x1UL &lt;&lt; FLASH_SRRVR_C2OPT_Pos)    </span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9132d0854093f6d43ceb1832066b3a76"> 4555</a></span><span class="preprocessor">#define FLASH_SRRVR_C2OPT                   FLASH_SRRVR_C2OPT_Msk               </span><span class="comment">/* SCPU2 boot reset vector memory selection             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span> </div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f"> 4563</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos           (0U)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 4564</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabad45500839e6f801c64ee9474e4da33"> 4565</a></span><span class="preprocessor">#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac21859652224406f970f4c99d5198d16"> 4566</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_0             (0x1UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 4567</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_1             (0x2UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcd114563c35dd9bc117884af80acda8"> 4568</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos           (2U)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 4569</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb"> 4570</a></span><span class="preprocessor">#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 4571</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_0             (0x1UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 4572</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_1             (0x2UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6405d97990f322ac711f5d50d69c41f"> 4573</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos           (4U)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a188e7809bffb5a963302debcc602bf"> 4574</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90970df916fe323664322ecbe516993d"> 4575</a></span><span class="preprocessor">#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 4576</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_0             (0x1UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae88847b33d3c78142f99e5d1753451e"> 4577</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_1             (0x2UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3d6572d265c72f92e2005c141202422"> 4578</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos           (6U)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 4579</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9062e2f2d10271c05e5f963be522db96"> 4580</a></span><span class="preprocessor">#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 4581</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_0             (0x1UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 4582</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_1             (0x2UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab14bbd003834724332b11c3a33eba1a6"> 4583</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos           (8U)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 4584</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae11faa17747d422f5d88ced879e09bb6"> 4585</a></span><span class="preprocessor">#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2336f60fe03642339cbfd4e994812875"> 4586</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_0             (0x1UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae946375c36dfb3b3669864ee62002e62"> 4587</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_1             (0x2UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9"> 4588</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos           (10U)</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 4589</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b40ba8ed0964516f512bb55a7783425"> 4590</a></span><span class="preprocessor">#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 4591</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_0             (0x1UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 4592</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_1             (0x2UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1605f3cdb581e59663fd9fb0bab17d74"> 4593</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos           (12U)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga923f7562b497aa9e864872e6314aec8b"> 4594</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c"> 4595</a></span><span class="preprocessor">#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 4596</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_0             (0x1UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 4597</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_1             (0x2UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd7bb459725ad9a92adb58341f64c5db"> 4598</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos           (14U)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga395417bce21078a26c0930132c9853ee"> 4599</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafff70c209574ca7023aa0a853a341e2b"> 4600</a></span><span class="preprocessor">#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac77ebcfb844a2b8893641ee9de058178"> 4601</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_0             (0x1UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f64e364157865520082d72aa98ab0ee"> 4602</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_1             (0x2UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga962ec8cd96b449ed7cc142b491db4e0c"> 4603</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos           (16U)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 4604</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d7027e90da284883872b827f78fbc26"> 4605</a></span><span class="preprocessor">#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac1715680209944bc7593cedf31f491b"> 4606</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_0             (0x1UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 4607</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_1             (0x2UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0"> 4608</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos           (18U)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0acba3f02fb730df350c2d938792fd74"> 4609</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572"> 4610</a></span><span class="preprocessor">#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga659899030e816750c2e4ecbf4250cc91"> 4611</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_0             (0x1UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15a408c473d172282468a1fccad482bb"> 4612</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_1             (0x2UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga034f78f504f81a1ed9a3d457792f4197"> 4613</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos          (20U)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 4614</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10461308203bd8e510c3205e6a499c20"> 4615</a></span><span class="preprocessor">#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 4616</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_0            (0x1UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 4617</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_1            (0x2UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3c361d8935e5c043775a1dbf77b4530"> 4618</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos          (22U)</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 4619</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4d968b108aa28b20cd40a7746004d2c"> 4620</a></span><span class="preprocessor">#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 4621</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_0            (0x1UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 4622</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_1            (0x2UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8967fa759f57e187e4b87b9723a12e05"> 4623</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos          (24U)</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 4624</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac09cecc889ead7bc7a079d4889da0578"> 4625</a></span><span class="preprocessor">#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 4626</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_0            (0x1UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 4627</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_1            (0x2UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4895814d5aa1829b1abfbd2d4df8b66"> 4628</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos          (26U)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02c48c21d983bab6115b056239d84217"> 4629</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf38e8e70d58b97d462d45e6e116115be"> 4630</a></span><span class="preprocessor">#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 4631</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_0            (0x1UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad93a355f773bc67b68b0a665c5a15136"> 4632</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_1            (0x2UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab23c1a3d555305265fe00c4a2f25d705"> 4633</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos          (28U)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 4634</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e67512a90147ccad6991e5b16821811"> 4635</a></span><span class="preprocessor">#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 4636</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_0            (0x1UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 4637</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_1            (0x2UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga040b83bff88d237d447bfe658913f2e7"> 4638</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos          (30U)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 4639</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8027405e42e74b5065861c067e0b9f77"> 4640</a></span><span class="preprocessor">#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace9ec013afbf2e01286ca61726e92332"> 4641</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_0            (0x1UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 4642</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_1            (0x2UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d59a7c3218b146d61516cabb81588d1"> 4645</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos            (0U)</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 4646</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)          </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2aebd85688999595239036bd63eac4a3"> 4647</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga592defc7541ea5c2463d0a5c9566a337"> 4648</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos            (1U)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 4649</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)          </span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c2e6db60417e319c9a8de701ab4d93d"> 4650</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373"> 4651</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos            (2U)</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 4652</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)          </span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5478c1782217eec4b8d09fcc930a55c1"> 4653</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad678ac2b9b55a718f1e81237ee4a5b30"> 4654</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos            (3U)</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 4655</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)          </span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52cbd557435c2173e390b534cc6a893b"> 4656</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9104ccbb9f57282217df7a4af2fa149"> 4657</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos            (4U)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 4658</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)          </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f"> 4659</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffcd8be7000a751ac97b432e6f8febcd"> 4660</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos            (5U)</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 4661</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)          </span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfa602db904a1c4ac0bfe2f57e044f03"> 4662</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5673f4acd1ca97723538455ce2ad8fa5"> 4663</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos            (6U)</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 4664</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)          </span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga872f2008be45e90a2663c31f5e3858ee"> 4665</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5567f31bc7165b0a55e42a392306faf5"> 4666</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos            (7U)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 4667</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)          </span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac22a8999bf349459af4bd58fe319d03"> 4668</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2df4811f95aae5d25c63d1e6645914e4"> 4669</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos            (8U)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 4670</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)          </span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912"> 4671</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a517c02253d8081d006ba12b939ddb7"> 4672</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos            (9U)</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23374263ed146dfa55de5e09a9984520"> 4673</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)          </span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae53d4f666ee3410123ab941ee29fc886"> 4674</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae2d866e0737d3b40919d877a321dbe"> 4675</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos           (10U)</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga108993b457894e46ee48421cf847d6b6"> 4676</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)         </span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a"> 4677</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72764b8f1eaca4407ddce7f3313d045d"> 4678</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos           (11U)</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 4679</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)         </span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d842d0b79b54cd990a819197a0ecc6f"> 4680</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35"> 4681</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos           (12U)</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 4682</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)         </span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ab821f1edc7c879a34e51d85be89927"> 4683</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25fc93b49714517d14b95c51496f4dde"> 4684</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos           (13U)</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 4685</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)         </span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8"> 4686</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed656d73e74d6e4dc451d61cdd4529f9"> 4687</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos           (14U)</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 4688</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)         </span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1323319e1db0678046b6f77c45bfee8b"> 4689</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b"> 4690</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos           (15U)</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 4691</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)         </span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70"> 4692</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span> </div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga129f816361ac723f130c2757ab606de2"> 4695</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab411afa3d01185fcac7de1834855b03b"> 4696</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d567c6d24df0adb6402498fd5eb582"> 4697</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae999b23bc1e7f750599e3919db67bba7"> 4698</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 4699</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)     </span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8253e839d2f456baf264cc3639876b25"> 4700</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 4701</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8996628496af3a04fb060e7be6b4af6"> 4702</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08097ab565c4771df00762e15e93642c"> 4703</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 4704</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)     </span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9"> 4705</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a287b69df598692ea5425ac903ee934"> 4706</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00c3e1150ff05598e93fdee8dd68936e"> 4707</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e96818c186656af3af439dcfa16528b"> 4708</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2548db9b2371c3502f92f75566344141"> 4709</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)     </span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b5205a128da01cee0bf8911e6deeba3"> 4710</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 4711</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70a77f985b46c258894f35dd089b0d20"> 4712</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2d54448afbd578a80e745bf88141f15"> 4713</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 4714</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)     </span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8965c0a99fbe9052bf008a4da714b84b"> 4715</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91182962d406df7459584b8cb9646e9e"> 4716</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44b7462b3a8eac83a6190a9d4ed94733"> 4717</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 4718</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 4719</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)     </span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dbca74e2ddaa85108e7326cd681c345"> 4720</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 4721</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39a76e505a04bac8df5b801bc759d9cf"> 4722</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 4723</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 4724</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)     </span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2559ea5b8212d7799d95c5a67593826"> 4725</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 4726</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga220c76017b851a0861252cdc19e5ad8e"> 4727</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 4728</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 4729</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)     </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0"> 4730</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab238b715009a8081e4299a04464f8fba"> 4731</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada868726c50880ee3f5e3cf35bf7be07"> 4732</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 4733</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 4734</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)     </span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga752447edb6283f5ab3639ea160311702"> 4735</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 4736</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48fc91b25c5e9b44cb2c5281e430b530"> 4737</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9cc347eada649f592544fe46a60d61f"> 4738</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga001e0393d3563dce9de7822581d99f74"> 4739</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)     </span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5"> 4740</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 4741</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa18d29dd7797e82889241af2394d9bac"> 4742</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 4743</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 4744</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)     </span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e"> 4745</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aa2187e9c9634216889077d878c85ae"> 4746</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148"> 4747</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4af74162b730df90c198dd5375c93db"> 4748</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac42c58e1c4f708bb1702b980d7335481"> 4749</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)    </span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab897b530b59c6f2f54305fb9db56fa9d"> 4750</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 4751</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae71fee4a9fee0076207522f7b05d3e7b"> 4752</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 4753</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad48d309936025096bfc6cb30fa37464c"> 4754</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)    </span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7326dbd78a260f065b3df743fbea3054"> 4755</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga941e03858f17e677f54ee229faacdeaa"> 4756</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91c0b6ceee5147b85871df78f1b7ae38"> 4757</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 4758</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42e694529900596202d4cdd7ba188427"> 4759</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)    </span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8362c7b2a216297bbf58ea02b3df434d"> 4760</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga087816fdc310c1d74fa885b608c620c9"> 4761</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec7c4b2c0464c31b94d819b458294bc"> 4762</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27d214e42ae822601fe8469c5310337d"> 4763</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 4764</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)    </span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga542445998ee4d4e0a1ecc80f96415769"> 4765</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 4766</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa27efa359dedf4559a0cae3b4ccbb866"> 4767</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 4768</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 4769</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)    </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9"> 4770</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45c126130830699c993c2d790c31f5e6"> 4771</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62066038e31f29b2d96a9c9756b47007"> 4772</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 4773</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 4774</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)    </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada27513a02562dc3e44c361eb96d8d60"> 4777</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos           (0U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0be0e927e30b38360486e4d57854c20"> 4778</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga757af1d9f0ba5f4ed76320b6932e3741"> 4779</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 4780</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 4781</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dc73dd62120c9617e25ccbf4b038991"> 4782</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos           (2U)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 4783</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404"> 4784</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 4785</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb010cc75a60effd883969c35611f5c8"> 4786</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga586d58e70155a838a7607fa1d209e367"> 4787</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos           (4U)</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 4788</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2"> 4789</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga044bf572e114a7746127135a3f38caef"> 4790</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 4791</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16874909048265725250c4d8b3d1fe16"> 4792</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos           (6U)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 4793</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c"> 4794</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f885f83700f6710d75e8a23135e4449"> 4795</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga713dc2ffd7e76239f05399299043538a"> 4796</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffa6624f76681ba96183f8ea998da581"> 4797</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos           (8U)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 4798</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf02aa5885737e111d98770d67b858d8e"> 4799</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa25af0133be08cc46bd64d19913f090c"> 4800</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 4801</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17c1aea5321b3308171bc9b813fccf02"> 4802</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos           (10U)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dca8d52990a63a4185d8185d3100222"> 4803</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe54b8696e32251e874a821819d7c94d"> 4804</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31e7a8da20fb184d4bca472726c98058"> 4805</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 4806</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5cfdcc6b1779a517c19516429c6666b"> 4807</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos           (12U)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga841c8e128f84ac7451f431d24a222072"> 4808</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa52d8b944af9bb59f52c2fd46559abdb"> 4809</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 4810</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 4811</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3de6729553a81ba44a7d1b93378d9536"> 4812</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos           (14U)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268436f429d673b3b39ea443656997ad"> 4813</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18557333a95ca1a26bcd1d7f9fe207be"> 4814</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 4815</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 4816</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba"> 4817</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos           (16U)</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 4818</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e71b61abf42a76033e458460793f940"> 4819</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga430de706497b304d9821b50b3a51ac49"> 4820</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 4821</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0e83ee550967747ec5a38f064031b3e"> 4822</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos           (18U)</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 4823</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9"> 4824</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 4825</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 4826</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8"> 4827</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos          (20U)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 4828</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6"> 4829</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 4830</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 4831</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab55094695264b5c3342f623dec206815"> 4832</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos          (22U)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 4833</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85596aa60b034d0de6ecb98f94a8d036"> 4834</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5acc6eda43958a03426815a0db4a494b"> 4835</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 4836</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783"> 4837</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos          (24U)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 4838</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga834911368392a16ff6b7e051a7e7ae9c"> 4839</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabac3dea5943de3917f93772936539e74"> 4840</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 4841</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb87a27f5193bc33e7b553faa006086b"> 4842</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos          (26U)</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 4843</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga746478979825dcad6323b002906581b9"> 4844</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4f37903148418084e6059041ac2d3c8"> 4845</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 4846</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4405ac26d78b02793fc695d410bd7b88"> 4847</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos          (28U)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 4848</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga398c010d45105e8e37b1995430a52a94"> 4849</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 4850</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 4851</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e"> 4852</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos          (30U)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 4853</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241"> 4854</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 4855</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 4856</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1069cfa20fb4680057c8f9b91826ebe1"> 4859</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Pos               (0U)</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fe6424f42570902856737fb45f7d321"> 4860</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)             </span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64aa379a4bcfe84ae33383d689373096"> 4861</a></span><span class="preprocessor">#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38320698cffb50138c8438a860030cb9"> 4862</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Pos               (1U)</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00dbb77370754ad461600ed3cf418dba"> 4863</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)             </span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e44bbc1d39579b027765f259dc897ea"> 4864</a></span><span class="preprocessor">#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1720532896734b3e5ffaccd76834fdef"> 4865</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Pos               (2U)</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 4866</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)             </span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c"> 4867</a></span><span class="preprocessor">#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9ea4291861a56bb8901653b2c148ccd"> 4868</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Pos               (3U)</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 4869</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)             </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c3adefa4cafaf0455139b4e80b70eb"> 4870</a></span><span class="preprocessor">#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae"> 4871</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Pos               (4U)</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 4872</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)             </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7454dab87916ca6076b287a21c2e4cd7"> 4873</a></span><span class="preprocessor">#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f45f4603706510827aa92d39fd4bb45"> 4874</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Pos               (5U)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b44907427286bcb72189dbef6fc0148"> 4875</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)             </span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cbfa2ff564030d912ce8f327850a3bf"> 4876</a></span><span class="preprocessor">#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbd6ccece5d47d40c929af5cf9973203"> 4877</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Pos               (6U)</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 4878</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)             </span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4"> 4879</a></span><span class="preprocessor">#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23669c60b1baa1d95dac788cff2a0eb8"> 4880</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Pos               (7U)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 4881</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)             </span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09ce75fcb48ac0db30f99ba312e8538a"> 4882</a></span><span class="preprocessor">#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883"> 4883</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Pos               (8U)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 4884</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)             </span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa193633720d142ceca6c6b27c4e87f02"> 4885</a></span><span class="preprocessor">#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012"> 4886</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Pos               (9U)</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dad9a902a8200c53d60ba02de858315"> 4887</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)             </span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888325b6581f9ae181f3e4fe904b0c44"> 4888</a></span><span class="preprocessor">#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6842601dbe73734e8058a6858fa7078"> 4889</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Pos              (10U)</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 4890</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)            </span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf"> 4891</a></span><span class="preprocessor">#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga117cc21fe4de69983c2444c7f8587687"> 4892</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Pos              (11U)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad068577edb9af03083fcd0f4de0f8758"> 4893</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)            </span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade5e087b267f95733cc4328522b7890d"> 4894</a></span><span class="preprocessor">#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f"> 4895</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Pos              (12U)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 4896</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)            </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33564d1679db8201389f806595d000d9"> 4897</a></span><span class="preprocessor">#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada649f077b81777a8ba7ae97160e9fe4"> 4898</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Pos              (13U)</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38255de273b95c94e29c1bdaa637579e"> 4899</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)            </span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82e0ce0fca46443e3cbaf887a3a35713"> 4900</a></span><span class="preprocessor">#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0921a37817bff3c30f5e4c019b6a4084"> 4901</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Pos              (14U)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 4902</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)            </span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac716fc8a3853431b69697ea5ee0aa8d2"> 4903</a></span><span class="preprocessor">#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga631021cf3bab4864fdc505ceee8a6c4f"> 4904</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Pos              (15U)</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 4905</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)            </span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae72c80e97c41b8143cf299c078459ea4"> 4906</a></span><span class="preprocessor">#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span> </div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade6bff88e55b2428269c90ebde121d31"> 4909</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Pos               (0U)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 4910</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)             </span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e7937b0a505e771361804a211c7656f"> 4911</a></span><span class="preprocessor">#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60dfdab58aa53c6790eb545f50f92722"> 4912</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Pos               (1U)</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284902fc92059f740dc599945071d767"> 4913</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)             </span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga104dff849ee2c6a0b58777a336912583"> 4914</a></span><span class="preprocessor">#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ea388b190f9040a9657d9b395471596"> 4915</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Pos               (2U)</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 4916</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)             </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff3ff4b6fa52aac52991053b26d8dd80"> 4917</a></span><span class="preprocessor">#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a4ae35ae856330bc937251fd9ccf01c"> 4918</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Pos               (3U)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b3312000af1016c233b04590b8c054c"> 4919</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)             </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba5790d50582befba7f91037df94b159"> 4920</a></span><span class="preprocessor">#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91e0a70767add938306339ea3f3c8df5"> 4921</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Pos               (4U)</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 4922</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)             </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5"> 4923</a></span><span class="preprocessor">#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada7f2c3690272b52bde0c22223d39dff"> 4924</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Pos               (5U)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 4925</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)             </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4046ad484b858f3c49eb0449f45e3af5"> 4926</a></span><span class="preprocessor">#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a"> 4927</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Pos               (6U)</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga965661d93777219b16fee1d210831622"> 4928</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)             </span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14"> 4929</a></span><span class="preprocessor">#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34bf70d7723a8e809a7ec2baba5583b1"> 4930</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Pos               (7U)</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad697f4e743a67aad8ad37560a176ed25"> 4931</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)             </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba7559603648f95b76d128f0a637675c"> 4932</a></span><span class="preprocessor">#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca"> 4933</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Pos               (8U)</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 4934</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)             </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60a61ea7de95ccdcb674e8b972969a1f"> 4935</a></span><span class="preprocessor">#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e"> 4936</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Pos               (9U)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga871215a04902f7abbc8e4753aa523d87"> 4937</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)             </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3bfdb1e3526890736b0c1238adda99c"> 4938</a></span><span class="preprocessor">#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47f67a9087ba57c2144a8a19d597bf5"> 4939</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Pos              (10U)</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5e3aca353a76254fd8d02debede2fae"> 4940</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)            </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5c6ba137db2753434a1253e111ff6a2"> 4941</a></span><span class="preprocessor">#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f6824376eb5f7f0185580a780d5ecf"> 4942</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Pos              (11U)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 4943</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)            </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e7e487eb914e276c92534eab7b1efdc"> 4944</a></span><span class="preprocessor">#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a3eca32e4b8eca5b984c371fc118c44"> 4945</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Pos              (12U)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 4946</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)            </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac42a77f0ced79d51a5952d929a7e0528"> 4947</a></span><span class="preprocessor">#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29598cda6568737ee82992f76d07c45c"> 4948</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Pos              (13U)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 4949</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)            </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga582584ba2995b3b9993728b02a98f2c1"> 4950</a></span><span class="preprocessor">#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd02d3bb351676e31027d8bad0c8eb70"> 4951</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Pos              (14U)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf028b3836cb425dab56d38dd1df17062"> 4952</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)            </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c2ec83ded91512630244d2d1e1c300b"> 4953</a></span><span class="preprocessor">#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21"> 4954</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Pos              (15U)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 4955</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)            </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053"> 4956</a></span><span class="preprocessor">#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span> </div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga409d8650af1aa0e1958cc1ed2f96acda"> 4959</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos              (0U)</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga758aadb3c036759a162542216f98fcbc"> 4960</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)            </span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 4961</a></span><span class="preprocessor">#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7457f610b20ffdd73c97d90724ed4d4e"> 4962</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos              (1U)</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga875bc62855425da548fa2f68d3be0f49"> 4963</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)            </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 4964</a></span><span class="preprocessor">#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3af1acce0c96a515284b6f8bd12b8436"> 4965</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos              (2U)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0d718587115b4b07190c9ade21789ac"> 4966</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)            </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc89617a25217236b94eec1fd93891cb"> 4967</a></span><span class="preprocessor">#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0837604e1baac4b8b86fc3e660b17ad"> 4968</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos              (3U)</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d8114b4db83d01096d0337750d3099"> 4969</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)            </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 4970</a></span><span class="preprocessor">#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae421b6676ce8b2865cbb6e15fc45d495"> 4971</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos              (4U)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 4972</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)            </span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 4973</a></span><span class="preprocessor">#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad686100d76807920229b49d233cbd96d"> 4974</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos              (5U)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 4975</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)            </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 4976</a></span><span class="preprocessor">#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91f4268de41bba2e411879d3fa900af7"> 4977</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos              (6U)</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d6a22635cfd41987e341af34b87a63"> 4978</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)            </span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69b3333e39824fde00bc36b181de3929"> 4979</a></span><span class="preprocessor">#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d1dd4ddac06be768bb7727bcb657081"> 4980</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos              (7U)</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 4981</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)            </span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 4982</a></span><span class="preprocessor">#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a"> 4983</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos              (8U)</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga765d016146d30e6112499598959a948a"> 4984</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)            </span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c295b6482aa91ef51198e570166f60f"> 4985</a></span><span class="preprocessor">#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab415c303400428fa585419e57aa2513d"> 4986</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos              (9U)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 4987</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)            </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 4988</a></span><span class="preprocessor">#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf85195c9fb5642687151366b0f363441"> 4989</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos             (10U)</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 4990</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)           </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 4991</a></span><span class="preprocessor">#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b"> 4992</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos             (11U)</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d224601eb9ec2476451efe136693769"> 4993</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)           </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71b06aba868da67827335c823cde772c"> 4994</a></span><span class="preprocessor">#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4302c8e25dd2711d37262b73865f3c19"> 4995</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos             (12U)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 4996</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)           </span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 4997</a></span><span class="preprocessor">#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe11d923932261f904c089da78e7ebc"> 4998</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos             (13U)</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed57c94725261a35387ef04c9675cdbe"> 4999</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)           </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 5000</a></span><span class="preprocessor">#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c86de2a9b2e7394040a65bf114131bc"> 5001</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos             (14U)</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 5002</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)           </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 5003</a></span><span class="preprocessor">#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae93dccdbf7e8ef41da1b847975cf0eac"> 5004</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos             (15U)</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 5005</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)           </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 5006</a></span><span class="preprocessor">#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b9e4440bb44a4ab919e9a0171af788b"> 5007</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos              (16U)</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 5008</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)            </span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44316fb208a551d63550ab435a65faaf"> 5009</a></span><span class="preprocessor">#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga075d239db694cea8f30c70534ddf7be9"> 5010</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos              (17U)</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9890be2a151b0b31119eba03b36b9df"> 5011</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)            </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 5012</a></span><span class="preprocessor">#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c5825e38ef02071bf0d888ab636d241"> 5013</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos              (18U)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 5014</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)            </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 5015</a></span><span class="preprocessor">#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ef6b53609ca5d188a6916d8574d6030"> 5016</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos              (19U)</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 5017</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)            </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 5018</a></span><span class="preprocessor">#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"> 5019</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos              (20U)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94341de3b04731a0df5c530c572dad7f"> 5020</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)            </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac84f66118397bb661ad9edfdd50432f0"> 5021</a></span><span class="preprocessor">#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa565b7acd495e70be1b68204ef2910db"> 5022</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos              (21U)</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 5023</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)            </span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09a777f006ef68641e80110f20117a8d"> 5024</a></span><span class="preprocessor">#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce8dd4c2ed3764a234fc40ad192ae03"> 5025</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos              (22U)</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga354a942cded8f779316613b5a73b71ad"> 5026</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)            </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 5027</a></span><span class="preprocessor">#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34e114c3d131dbb2abc05837b9c20fff"> 5028</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos              (23U)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 5029</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)            </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 5030</a></span><span class="preprocessor">#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4"> 5031</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos              (24U)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 5032</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)            </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 5033</a></span><span class="preprocessor">#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13d98b977fc86581e566299bd363176d"> 5034</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos              (25U)</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 5035</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)            </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 5036</a></span><span class="preprocessor">#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa"> 5037</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos             (26U)</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 5038</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)           </span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 5039</a></span><span class="preprocessor">#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b421b338b145649e8937806472a59c6"> 5040</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos             (27U)</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 5041</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)           </span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 5042</a></span><span class="preprocessor">#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79f141572b1c065dcabbc7ddfe4092f2"> 5043</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos             (28U)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 5044</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)           </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4622e78de418b59cd4199928801b6958"> 5045</a></span><span class="preprocessor">#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53a07a77a4bb0457b13abfee48ed3e39"> 5046</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos             (29U)</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d000805bb6f4ad68ec73159df771422"> 5047</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)           </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 5048</a></span><span class="preprocessor">#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e"> 5049</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos             (30U)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 5050</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)           </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 5051</a></span><span class="preprocessor">#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d885f9a72889c6f1070b6da4d4d782"> 5052</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos             (31U)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 5053</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)           </span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 5054</a></span><span class="preprocessor">#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span> </div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc"> 5057</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos             (0U)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 5058</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 5059</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94100a3d7d43a5b8718aea76e31279a7"> 5060</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos             (1U)</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4780ec15743062227ad0808efb16d633"> 5061</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga627d088ded79e6da761eaa880582372a"> 5062</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96d48b0834c3898e74309980020f88a3"> 5063</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos             (2U)</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 5064</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 5065</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf"> 5066</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos             (3U)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 5067</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1597c1b50d32ed0229c38811656ba402"> 5068</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fd29e0757ed2bc8e3935d17960b68df"> 5069</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos             (4U)</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 5070</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga723577475747d2405d86b1ab28767cb5"> 5071</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07f73a37145ff6709a20081d329900c2"> 5072</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos             (5U)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 5073</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 5074</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga456193c04a296b05ad87aa0f8e51c144"> 5075</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos             (6U)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 5076</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 5077</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9c741b163a1b1e23b05432f866544f4"> 5078</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos             (7U)</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 5079</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf998da536594af780718084cee0d22a4"> 5080</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9a02f2ef3023a1c82f04391fcb79859"> 5081</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos             (8U)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 5082</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab00a81afcf4d92f6f5644724803b7404"> 5083</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga821f9dc79420f84e79fe2697addf1d42"> 5084</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos             (9U)</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 5085</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 5086</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8eeb57953118508685e74055da9d6348"> 5087</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos            (10U)</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 5088</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae055f5848967c7929f47e848b2ed812"> 5089</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a19305a39f7bd02815a39c998c34216"> 5090</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos            (11U)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 5091</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de971426a1248621733a9b78ef552ab"> 5092</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81e8901ea395cd0a1b56c4118670fa0e"> 5093</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos            (12U)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf21271b45020769396b2980a02a4c309"> 5094</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38e8685790aea3fb09194683d1f58508"> 5095</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dd0ccab863e23880863f0d431fdee11"> 5096</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos            (13U)</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 5097</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0279fa554731160a9115c21d95312a5"> 5098</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9"> 5099</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos            (14U)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac42b591ea761bd0ee23287ff8d508714"> 5100</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 5101</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3"> 5102</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos            (15U)</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 5103</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 5104</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40eb2db1c2df544774f41995d029565d"> 5105</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos             (16U)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 5106</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 5107</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span> </div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac06dd36e2c8c90fe9502bad271b2ee60"> 5110</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos           (0U)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga214860438ba3256833543e2f5018922f"> 5111</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ec251e186471ae09aeb3cb0aa788594"> 5112</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 5113</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 5114</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 5115</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 5116</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)         </span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga313ba8093d5a511430908d9adc90dc6a"> 5117</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos           (4U)</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5aac45598b88539da585e098fc93d68b"> 5118</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fbd174222a013c9a0e222fdd0888de2"> 5119</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 5120</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 5121</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac38c620ad920142f38db8ef78674df56"> 5122</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 5123</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)         </span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae132b28ab4f67a9e90e7d15302aad49b"> 5124</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos           (8U)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 5125</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da"> 5126</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 5127</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 5128</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e90655a95edd288bda4552137310e7c"> 5129</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 5130</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)         </span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d9325a035cc3d6962d660d3f54a8df4"> 5131</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos           (12U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 5132</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0fb36c07eac3809b6a5baaee74ee426"> 5133</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 5134</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97101a6c182091257d9a86f38bbf8015"> 5135</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 5136</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga640b17198ae3a4dca834c93941bb459e"> 5137</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)         </span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga723fbe4b28093f1837001110d8d44d36"> 5138</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos           (16U)</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 5139</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4"> 5140</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga958dcb0150574251c77490397469d443"> 5141</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89f30587f699e9b28347b41b1752d846"> 5142</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 5143</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 5144</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)         </span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf35270d71f53047d2a14d1047478c0ba"> 5145</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos           (20U)</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 5146</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c"> 5147</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fba4a0c264295148200fdbea3645efb"> 5148</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 5149</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 5150</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 5151</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)         </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9943c5aeeb649ab6bf33fde0d844803"> 5152</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos           (24U)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb4e272e9b14944740fbe643542f0ade"> 5153</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga893c83ab521d1bf15e71b20309d71503"> 5154</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 5155</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 5156</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace077c57cb72736ef5dca98052403b72"> 5157</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 5158</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)         </span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2836c1149e06b2497f1f53518f1151f2"> 5159</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos           (28U)</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3248acbb1bea59926db7edb98a245b0"> 5160</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0128026ab2c8ed18da456aaf82827e11"> 5161</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 5162</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a155fcc736492a694dac6b25c803f85"> 5163</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31a4fdc80b155797db598779ae7a242f"> 5164</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac11328845c720331b1d6a12003b3f4d3"> 5165</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)         </span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cdfdbcb5332d98e0202f4f86480736f"> 5168</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos           (0U)</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 5169</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ed3881740613378329271150088f1b2"> 5170</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72cc5ca956395dbb409019f45601727d"> 5171</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 5172</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 5173</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 5174</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)         </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80"> 5175</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos           (4U)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 5176</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacff5a20b7c9f10be43364ff422bb40ef"> 5177</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44f61f3cb607268196179fa0a28b051e"> 5178</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6093967302f540000072f05d3e64bf6f"> 5179</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 5180</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 5181</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)         </span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga334f2ca0e5684d230cb7788969997f07"> 5182</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos          (8U)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33b875b9713ed4640e400fcf126cf105"> 5183</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30"> 5184</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 5185</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 5186</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 5187</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 5188</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)        </span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f655e646b26d49e38053d9ee9cc064b"> 5189</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos          (12U)</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 5190</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa"> 5191</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 5192</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 5193</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 5194</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga570aa5e92e75568945191853f0196321"> 5195</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)        </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3"> 5196</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos          (16U)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae162137694aa110fb89b9afeea1c648f"> 5197</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c12c0939e7fcc354e37d55b74afb351"> 5198</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 5199</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 5200</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 5201</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 5202</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)        </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65b195db19c1ca62ef95eed10c649180"> 5203</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos          (20U)</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc533ac377beb113777896f0deb0ef91"> 5204</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60e9a3a49cdad6cd65d377fb675185da"> 5205</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab74ce92f856d5f687b069166f211ecaf"> 5206</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 5207</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 5208</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 5209</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)        </span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942"> 5210</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos          (24U)</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 5211</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d930c6c5ffa92e461a0190be4bff78"> 5212</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 5213</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 5214</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c98e75f198a3d84038029711c3f299f"> 5215</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 5216</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)        </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46"> 5217</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos          (28U)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 5218</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46417b0da710ef512ac4ceb95b3ab44a"> 5219</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 5220</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 5221</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadaae51ed82039c62ec075b42a192c861"> 5222</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 5223</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)        </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="comment">/******************  Bits definition for GPIO_BRR register  ******************/</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf"> 5226</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Pos               (0U)</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8094099cbec15df24976405da11376f"> 5227</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)             </span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 5228</a></span><span class="preprocessor">#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga483e475a913145601000fc57ef63afcd"> 5229</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Pos               (1U)</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad742debac1d7e18afd61fda41eda1454"> 5230</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)             </span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68f94e96c502467ad528983494cb6645"> 5231</a></span><span class="preprocessor">#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb13164bb973d1a4591ca626903e66b7"> 5232</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Pos               (2U)</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91d9b343fe4038316557b5665ad90895"> 5233</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)             </span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 5234</a></span><span class="preprocessor">#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac814288cc968b01d3e7ee1b6d340a8dd"> 5235</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Pos               (3U)</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 5236</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)             </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 5237</a></span><span class="preprocessor">#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725"> 5238</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Pos               (4U)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84709afb9f2b311db9916987f5b62803"> 5239</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)             </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 5240</a></span><span class="preprocessor">#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b24f01f67db366ff6adf86f5f940669"> 5241</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Pos               (5U)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 5242</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)             </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 5243</a></span><span class="preprocessor">#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913"> 5244</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Pos               (6U)</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 5245</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)             </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 5246</a></span><span class="preprocessor">#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6"> 5247</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Pos               (7U)</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae40c636136e51fffad265559938cb9f0"> 5248</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)             </span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 5249</a></span><span class="preprocessor">#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf45a746e5bb2a1c132093a2844d22683"> 5250</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Pos               (8U)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 5251</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)             </span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1560a3457fcec47c6f1871cf225557e"> 5252</a></span><span class="preprocessor">#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84ae3878f9088d349453430a79e26810"> 5253</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Pos               (9U)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0621db455e4164529a8e632bb413055d"> 5254</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)             </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 5255</a></span><span class="preprocessor">#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08c89c18c00e1747d1392245f4fdeb19"> 5256</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Pos              (10U)</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga079add3e90617726dd8748c74abaf023"> 5257</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)            </span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 5258</a></span><span class="preprocessor">#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a92027f04f25fd1b7ec7ad660052b42"> 5259</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Pos              (11U)</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 5260</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)            </span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac65c4bf495800254168edce220f12294"> 5261</a></span><span class="preprocessor">#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f"> 5262</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Pos              (12U)</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed3507b082d551500536f8c0c3929dca"> 5263</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)            </span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga443c4943581f7590d706b183fb47250e"> 5264</a></span><span class="preprocessor">#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2"> 5265</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Pos              (13U)</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 5266</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)            </span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41f1e586a459fe54089921daed6b99cc"> 5267</a></span><span class="preprocessor">#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10e2ac4dac68a55a7c574736a2964312"> 5268</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Pos              (14U)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga239abb28695da394a23f119ddd5aa724"> 5269</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)            </span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 5270</a></span><span class="preprocessor">#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d13b2c8e758203e32008267734f961f"> 5271</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Pos              (15U)</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga032413396d570a1f3041385e84ab009e"> 5272</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)            </span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 5273</a></span><span class="preprocessor">#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span> </div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="comment">/*                        HSEM HW Semaphore                                   */</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="comment">/********************  Bit definition for HSEM_R register  ********************/</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f25cdc5f81e840659b75db9b9ad2607"> 5281</a></span><span class="preprocessor">#define HSEM_R_PROCID_Pos        (0U)</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ae22c7391bb1fa8319194cacb9769d9"> 5282</a></span><span class="preprocessor">#define HSEM_R_PROCID_Msk        (0xFFUL &lt;&lt; HSEM_R_PROCID_Pos)                 </span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6d8547d34dda3bc04bd61dc3a59f3ca"> 5283</a></span><span class="preprocessor">#define HSEM_R_PROCID            HSEM_R_PROCID_Msk                             </span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95b6d248a6a80bd6660ef050f52c4768"> 5284</a></span><span class="preprocessor">#define HSEM_R_COREID_Pos        (8U)</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45b657d12a503dc9de0be96a2de549a9"> 5285</a></span><span class="preprocessor">#define HSEM_R_COREID_Msk        (0xFUL &lt;&lt; HSEM_R_COREID_Pos)                  </span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga612dc601222f1f85636761386d84569c"> 5286</a></span><span class="preprocessor">#define HSEM_R_COREID            HSEM_R_COREID_Msk                             </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f666d8335302a2a7ac9358989403e05"> 5287</a></span><span class="preprocessor">#define HSEM_R_LOCK_Pos          (31U)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc7080671de1ebec942cbefebba507c5"> 5288</a></span><span class="preprocessor">#define HSEM_R_LOCK_Msk          (0x1UL &lt;&lt; HSEM_R_LOCK_Pos)                    </span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc121e0df98eda63c3060d308b3bee4e"> 5289</a></span><span class="preprocessor">#define HSEM_R_LOCK              HSEM_R_LOCK_Msk                               </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment">/********************  Bit definition for HSEM_RLR register  ******************/</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0189d0b72919028722b3b5e06539acde"> 5292</a></span><span class="preprocessor">#define HSEM_RLR_PROCID_Pos      (0U)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26c232835b522d966a427fa13a192ba1"> 5293</a></span><span class="preprocessor">#define HSEM_RLR_PROCID_Msk      (0xFFUL &lt;&lt; HSEM_RLR_PROCID_Pos)               </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0eab1bcb01a8ed74a786acdf40a8eb"> 5294</a></span><span class="preprocessor">#define HSEM_RLR_PROCID          HSEM_RLR_PROCID_Msk                           </span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c7df70558a48686a55ec328d017e725"> 5295</a></span><span class="preprocessor">#define HSEM_RLR_COREID_Pos      (8U)</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f145e103e880600475f13210aba8c3b"> 5296</a></span><span class="preprocessor">#define HSEM_RLR_COREID_Msk      (0xFUL &lt;&lt; HSEM_RLR_COREID_Pos)                </span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cdc4c5c510f3f1121b66ea390b90924"> 5297</a></span><span class="preprocessor">#define HSEM_RLR_COREID          HSEM_RLR_COREID_Msk                           </span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5279d610099ac7d0877a8a7dc66c0b6e"> 5298</a></span><span class="preprocessor">#define HSEM_RLR_LOCK_Pos        (31U)</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga143a46b054aaab8e47991976453b47ad"> 5299</a></span><span class="preprocessor">#define HSEM_RLR_LOCK_Msk        (0x1UL &lt;&lt; HSEM_RLR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f47112c5ceac25e97232be1d235d70b"> 5300</a></span><span class="preprocessor">#define HSEM_RLR_LOCK            HSEM_RLR_LOCK_Msk                             </span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="comment">/********************  Bit definition for HSEM_C1IER register  ****************/</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7900d8c2417d462740bcb96b359388c9"> 5303</a></span><span class="preprocessor">#define HSEM_C1IER_ISE0_Pos      (0U)</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06ea8f69632a74310071468ab67f3b62"> 5304</a></span><span class="preprocessor">#define HSEM_C1IER_ISE0_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE0_Pos)                </span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga534a5bf117db7eb2c1f7824755064ae1"> 5305</a></span><span class="preprocessor">#define HSEM_C1IER_ISE0          HSEM_C1IER_ISE0_Msk                           </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d68e1c72db3a1f14ad396a544c85214"> 5306</a></span><span class="preprocessor">#define HSEM_C1IER_ISE1_Pos      (1U)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadef2f5a2dea97a31046d735adeaa13f3"> 5307</a></span><span class="preprocessor">#define HSEM_C1IER_ISE1_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE1_Pos)                </span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44a16daa2aa9d599068bf1018c79403c"> 5308</a></span><span class="preprocessor">#define HSEM_C1IER_ISE1          HSEM_C1IER_ISE1_Msk                           </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb6eef6e8a130074e9333521d0b5ddf8"> 5309</a></span><span class="preprocessor">#define HSEM_C1IER_ISE2_Pos      (2U)</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a035e6d3d0a712aa8725447a570a04e"> 5310</a></span><span class="preprocessor">#define HSEM_C1IER_ISE2_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE2_Pos)                </span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga700a5506ce0babb8d008d14c2b8b6a4b"> 5311</a></span><span class="preprocessor">#define HSEM_C1IER_ISE2          HSEM_C1IER_ISE2_Msk                           </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdf4581d978ef0d62f8e06e819f97161"> 5312</a></span><span class="preprocessor">#define HSEM_C1IER_ISE3_Pos      (3U)</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab05fefcf4cdb8898dcd4b428ec421dd2"> 5313</a></span><span class="preprocessor">#define HSEM_C1IER_ISE3_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE3_Pos)                </span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbf9cfb33dbd6cb430ce12e55060a931"> 5314</a></span><span class="preprocessor">#define HSEM_C1IER_ISE3          HSEM_C1IER_ISE3_Msk                           </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b2c376a8966678efed21cc4f7e18fcc"> 5315</a></span><span class="preprocessor">#define HSEM_C1IER_ISE4_Pos      (4U)</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58d73b5a5efcab5264b761ef439c7038"> 5316</a></span><span class="preprocessor">#define HSEM_C1IER_ISE4_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE4_Pos)                </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga856fbbf467fdc53f69e08f78cae1d54f"> 5317</a></span><span class="preprocessor">#define HSEM_C1IER_ISE4          HSEM_C1IER_ISE4_Msk                           </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa39d4de6636d03cc5693642c6ec6b0ed"> 5318</a></span><span class="preprocessor">#define HSEM_C1IER_ISE5_Pos      (5U)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga650ac7a2cf87314f640c59dffac793cc"> 5319</a></span><span class="preprocessor">#define HSEM_C1IER_ISE5_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE5_Pos)                </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08845bdc9ebe1a8b71b29aa4a82c5027"> 5320</a></span><span class="preprocessor">#define HSEM_C1IER_ISE5          HSEM_C1IER_ISE5_Msk                           </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde2aca7ed906ee7d1faa2211bb74081"> 5321</a></span><span class="preprocessor">#define HSEM_C1IER_ISE6_Pos      (6U)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a6f3e67cbee284abd26992b74aa195c"> 5322</a></span><span class="preprocessor">#define HSEM_C1IER_ISE6_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE6_Pos)                </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab46d183ec57786200303bbb2aa9232b7"> 5323</a></span><span class="preprocessor">#define HSEM_C1IER_ISE6          HSEM_C1IER_ISE6_Msk                           </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78ba5f7ab11878998845926ac8733b75"> 5324</a></span><span class="preprocessor">#define HSEM_C1IER_ISE7_Pos      (7U)</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadb8efb0e602c345b92e5bfc2fc11993"> 5325</a></span><span class="preprocessor">#define HSEM_C1IER_ISE7_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE7_Pos)                </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeeea4cdc2931b30979b5c3cb3658cfc4"> 5326</a></span><span class="preprocessor">#define HSEM_C1IER_ISE7          HSEM_C1IER_ISE7_Msk                           </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64c811395fcf9265e89c0d09d2b18dbf"> 5327</a></span><span class="preprocessor">#define HSEM_C1IER_ISE8_Pos      (8U)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1ccd3a7581edf78b7b5d8707da045d9"> 5328</a></span><span class="preprocessor">#define HSEM_C1IER_ISE8_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE8_Pos)                </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacb8f6bc7bc7c21dfa6ab49c9bdd245b"> 5329</a></span><span class="preprocessor">#define HSEM_C1IER_ISE8          HSEM_C1IER_ISE8_Msk                           </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace90ad43b11e88e692eb86f15ceaa3bb"> 5330</a></span><span class="preprocessor">#define HSEM_C1IER_ISE9_Pos      (9U)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafac2998118aa1dc4f7c145a7874a3b19"> 5331</a></span><span class="preprocessor">#define HSEM_C1IER_ISE9_Msk      (0x1UL &lt;&lt; HSEM_C1IER_ISE9_Pos)                </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga343a4bd4f92257bfcafa9c53754615e3"> 5332</a></span><span class="preprocessor">#define HSEM_C1IER_ISE9          HSEM_C1IER_ISE9_Msk                           </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d2cfe925b7997f0a5c39302bf4cfff3"> 5333</a></span><span class="preprocessor">#define HSEM_C1IER_ISE10_Pos     (10U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga793f5cd26ffb861426d1acbdb0aad977"> 5334</a></span><span class="preprocessor">#define HSEM_C1IER_ISE10_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE10_Pos)               </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0aac3f37c0db00f8ea526da9d13c27a0"> 5335</a></span><span class="preprocessor">#define HSEM_C1IER_ISE10         HSEM_C1IER_ISE10_Msk                          </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67f993fe0a08f7b2512ab73ba5f4f670"> 5336</a></span><span class="preprocessor">#define HSEM_C1IER_ISE11_Pos     (11U)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5deef17ddef2b01590f7263123f265b7"> 5337</a></span><span class="preprocessor">#define HSEM_C1IER_ISE11_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE11_Pos)               </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54237837c259cf45129cb4bc16fc407f"> 5338</a></span><span class="preprocessor">#define HSEM_C1IER_ISE11         HSEM_C1IER_ISE11_Msk                          </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02f5631ccb4bec69f9f3f8da02a33513"> 5339</a></span><span class="preprocessor">#define HSEM_C1IER_ISE12_Pos     (12U)</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bfbe4cd064c61af513b675b9b69cd38"> 5340</a></span><span class="preprocessor">#define HSEM_C1IER_ISE12_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE12_Pos)               </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga784d3bdef3fa78564092fafa1daf06bd"> 5341</a></span><span class="preprocessor">#define HSEM_C1IER_ISE12         HSEM_C1IER_ISE12_Msk                          </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eeb054324bdeaca11160639c9fd7d89"> 5342</a></span><span class="preprocessor">#define HSEM_C1IER_ISE13_Pos     (13U)</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d9e9829a5db0d5ae8b09e8dffe41a5f"> 5343</a></span><span class="preprocessor">#define HSEM_C1IER_ISE13_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE13_Pos)               </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65882cb19ade0a5322b6a5d8ab1106d4"> 5344</a></span><span class="preprocessor">#define HSEM_C1IER_ISE13         HSEM_C1IER_ISE13_Msk                          </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83688637eeab30d99da8c6cb9b2dbde7"> 5345</a></span><span class="preprocessor">#define HSEM_C1IER_ISE14_Pos     (14U)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5947a9f19425bd6f78a7aa4fdbf5565c"> 5346</a></span><span class="preprocessor">#define HSEM_C1IER_ISE14_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE14_Pos)               </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c5cb4efd7c8345287dc0d355d8e1764"> 5347</a></span><span class="preprocessor">#define HSEM_C1IER_ISE14         HSEM_C1IER_ISE14_Msk                          </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf599ccb4e3839b1274248e83b30baff"> 5348</a></span><span class="preprocessor">#define HSEM_C1IER_ISE15_Pos     (15U)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd64d892ec4edb9d3a819073f583a32c"> 5349</a></span><span class="preprocessor">#define HSEM_C1IER_ISE15_Msk     (0x1UL &lt;&lt; HSEM_C1IER_ISE15_Pos)               </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d6d9edc267d35ba6f08cab4cfc4a6ee"> 5350</a></span><span class="preprocessor">#define HSEM_C1IER_ISE15         HSEM_C1IER_ISE15_Msk                          </span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="comment">/********************  Bit definition for HSEM_C1ICR register  *****************/</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5a54f66ddfec052c0a8f7e2bd08c8be"> 5353</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC0_Pos      (0U)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04e1556901082a1a04b9065f900c7267"> 5354</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC0_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC0_Pos)                </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga414d27c4408a273ee6e5a0378408ee48"> 5355</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC0          HSEM_C1ICR_ISC0_Msk                           </span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe4ca3b6ab90b71abeff4f71535abcf5"> 5356</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC1_Pos      (1U)</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8b9ff3a7f413b41f07155caf42aa90b"> 5357</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC1_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC1_Pos)                </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b422a75aab2b9afc7c45a5b1896fdf5"> 5358</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC1          HSEM_C1ICR_ISC1_Msk                           </span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3594e093bc769d17f9a3725ac3ffaba"> 5359</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC2_Pos      (2U)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80d27bbeb1b9c0d973ca9efb0200f0c7"> 5360</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC2_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC2_Pos)                </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga733811ad94b702e6975bb94b7db470df"> 5361</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC2          HSEM_C1ICR_ISC2_Msk                           </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76879625e63c34febca15a7792047b82"> 5362</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC3_Pos      (3U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1214f63fbe00a9fa6922ab89cce8c1c"> 5363</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC3_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC3_Pos)                </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9f19d42f15c748b46a4e350efbd5672"> 5364</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC3          HSEM_C1ICR_ISC3_Msk                           </span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5eb1bd5953ba0fd3ab9053750e566b32"> 5365</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC4_Pos      (4U)</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf89a36f7ae85c24781bb365b9809760a"> 5366</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC4_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC4_Pos)                </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b08b557e9d73ed62a0d74ed0f52e51d"> 5367</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC4          HSEM_C1ICR_ISC4_Msk                           </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae5a38a19bc500add6e951a7b525a601"> 5368</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC5_Pos      (5U)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8de5fea76e850023774494d73728b0c5"> 5369</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC5_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC5_Pos)                </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9cfd7ed13a702af2811148f9fff6228"> 5370</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC5          HSEM_C1ICR_ISC5_Msk                           </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a2a878619e63ea0916236c3542f14b1"> 5371</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC6_Pos      (6U)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268d95b8aa6674100b5d3f9555eb3eeb"> 5372</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC6_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC6_Pos)                </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7331cfab44565e8bb5d53a8bbbf99679"> 5373</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC6          HSEM_C1ICR_ISC6_Msk                           </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1c85b9d27eba38771e00af38a36e3ea"> 5374</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC7_Pos      (7U)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81da9a8cbee7f2d5e467d95b38589aa2"> 5375</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC7_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC7_Pos)                </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0f8b8df4e3ff8fe20cd3175700c97d1"> 5376</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC7          HSEM_C1ICR_ISC7_Msk                           </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f8f758d6b5d27d849e3c91834e3dff5"> 5377</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC8_Pos      (8U)</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6b4e3f2d01f9bbc59f817e8825442b5"> 5378</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC8_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC8_Pos)                </span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga623b37a8ac0d0ce3c00608f8da332c44"> 5379</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC8          HSEM_C1ICR_ISC8_Msk                           </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf7fa9a56ba043c1063c05166e08f1f"> 5380</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC9_Pos      (9U)</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03434bf457be42a26b29bb23a92ea508"> 5381</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC9_Msk      (0x1UL &lt;&lt; HSEM_C1ICR_ISC9_Pos)                </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51f4998d62de9618b6f072b5095dc9e2"> 5382</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC9          HSEM_C1ICR_ISC9_Msk                           </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a81e6deec1ee341a4d941027ea44c53"> 5383</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC10_Pos     (10U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b87bc3adb46ce4fbc432801728e7d7f"> 5384</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC10_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC10_Pos)               </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cb11ecfaf005471c3f777c300f33afc"> 5385</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC10         HSEM_C1ICR_ISC10_Msk                          </span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06b4d0412d4ad4cdf6f3bc8d2c54880c"> 5386</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC11_Pos     (11U)</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga507876fd5b43e6d8dfaee97f3e5db118"> 5387</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC11_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC11_Pos)               </span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe5b60f9cce4eab48361f3c5f6b796c8"> 5388</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC11         HSEM_C1ICR_ISC11_Msk                          </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f70a3c0665e83f924798f2a4724ef64"> 5389</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC12_Pos     (12U)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga402c8c2e5267d9817366909fd8194afa"> 5390</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC12_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC12_Pos)               </span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7df82c627b792f7a8ba814038f3c2054"> 5391</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC12         HSEM_C1ICR_ISC12_Msk                          </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50d4442f8a33260c7c3ad0b7f617dc0a"> 5392</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC13_Pos     (13U)</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04af124211e37971873ac5649e0e32c9"> 5393</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC13_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC13_Pos)               </span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga008ad1455ccc942284da360ff16aed64"> 5394</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC13         HSEM_C1ICR_ISC13_Msk                          </span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga311c87e19ff954dae82e953e06157798"> 5395</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC14_Pos     (14U)</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40e64b7660a1761080f1795949d493dc"> 5396</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC14_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC14_Pos)               </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e4fab9d7f90bf2d8eeff5a84639df49"> 5397</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC14         HSEM_C1ICR_ISC14_Msk                          </span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b377bdc0c6dbd1065e058efd517d159"> 5398</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC15_Pos     (15U)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f914a0f6882165dba9464f4705bf3f2"> 5399</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC15_Msk     (0x1UL &lt;&lt; HSEM_C1ICR_ISC15_Pos)               </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ac6347a9ef0dd00acc3f2c1e53c57b3"> 5400</a></span><span class="preprocessor">#define HSEM_C1ICR_ISC15         HSEM_C1ICR_ISC15_Msk                          </span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="comment">/********************  Bit definition for HSEM_C1ISR register  *****************/</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74dfbe18646a03c92a5f23d81fa14344"> 5403</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF0_Pos      (0U)</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63cf0f3f88c621122557b0af4ffe3ebe"> 5404</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF0_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF0_Pos)                </span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ff368c281d16672f65878375c7cb890"> 5405</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF0          HSEM_C1ISR_ISF0_Msk                           </span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace570def1714d6bb9bb1ad28dd933af0"> 5406</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF1_Pos      (1U)</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace2b835b7dc6dc067a42677eb866877b"> 5407</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF1_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF1_Pos)                </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c20a751e7995f65b8fd1dbf620ecc3f"> 5408</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF1          HSEM_C1ISR_ISF1_Msk                           </span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7990a5e4ce02f402ec08c45814134383"> 5409</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF2_Pos      (2U)</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga159dd3811be20e06d0616b1538b0b4e6"> 5410</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF2_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF2_Pos)                </span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab38e84f77c9527ce12501d424f42b8c"> 5411</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF2          HSEM_C1ISR_ISF2_Msk                           </span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39d8e455abcfbe92bde39766fad5a579"> 5412</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF3_Pos      (3U)</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84614041ec49b680acc9df4150695793"> 5413</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF3_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF3_Pos)                </span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13f58bde46a4caea36e6ed82c2644892"> 5414</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF3          HSEM_C1ISR_ISF3_Msk                           </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab66fc39055ea4e65f5066ebe691791b6"> 5415</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF4_Pos      (4U)</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadac1deec38eda3ae51c9fdcf055297a3"> 5416</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF4_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF4_Pos)                </span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34e435f0f6244134d82d011d7b527512"> 5417</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF4          HSEM_C1ISR_ISF4_Msk                           </span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87cdb8dd3f87ced9a317c4abff318402"> 5418</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF5_Pos      (5U)</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga970eccb256d08992e1f0194633c5efe0"> 5419</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF5_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF5_Pos)                </span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec37839a8e64e159c26e8db5d04cac54"> 5420</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF5          HSEM_C1ISR_ISF5_Msk                           </span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45350cc2e50c84760e69ff6200af5826"> 5421</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF6_Pos      (6U)</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1d1302de139a47581f76acfbcad888b"> 5422</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF6_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF6_Pos)                </span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56a65e9b945e47680baf4685e0a63948"> 5423</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF6          HSEM_C1ISR_ISF6_Msk                           </span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67631073deb2c3a550b34086c7bc237a"> 5424</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF7_Pos      (7U)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dfa98bd5d60b3288cf505826b378bb1"> 5425</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF7_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF7_Pos)                </span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga368ad0367ae047b7ac447994617e8d3a"> 5426</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF7          HSEM_C1ISR_ISF7_Msk                           </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9771794e6f39560c019840a61035f56"> 5427</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF8_Pos      (8U)</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35312b1c0784b35618afacc1ecc9c0a6"> 5428</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF8_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF8_Pos)                </span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f1243a36525801a527a5c922d911a75"> 5429</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF8          HSEM_C1ISR_ISF8_Msk                           </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea111196ae31717406ef3408ed5d0d03"> 5430</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF9_Pos      (9U)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb22142b60c05246a3cc0f708d1f34bc"> 5431</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF9_Msk      (0x1UL &lt;&lt; HSEM_C1ISR_ISF9_Pos)                </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43294169af6f0d9c52fa67ac1fefcaae"> 5432</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF9          HSEM_C1ISR_ISF9_Msk                           </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e8eb95ee52ff6406e7beef42dd7fb03"> 5433</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF10_Pos     (10U)</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa90fdb2db6b6b7503f7dac417022c9c4"> 5434</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF10_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF10_Pos)               </span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga017f3e7c8e05a70af615323d4d72a013"> 5435</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF10         HSEM_C1ISR_ISF10_Msk                          </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6bd23b3b48866aa24b852983724843a"> 5436</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF11_Pos     (11U)</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga769bc23e33753770d33d57c4e779e24f"> 5437</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF11_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF11_Pos)               </span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae624c129394b7d03d3f70af9e83dc25a"> 5438</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF11         HSEM_C1ISR_ISF11_Msk                          </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafb3406bbac9eabe7a8b4f9d7bde32be"> 5439</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF12_Pos     (12U)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c7fa6d60f7ceef44b4871a4f7af7388"> 5440</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF12_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF12_Pos)               </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga472dfaff2fa72588ab19d1a5e0e0ac02"> 5441</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF12         HSEM_C1ISR_ISF12_Msk                          </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b9cff6606c04ac7e0e38592e4467354"> 5442</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF13_Pos     (13U)</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga080e5c8b64df1cb6266c026fe04cfb34"> 5443</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF13_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF13_Pos)               </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga635280ed0fab0b1928a366242db856a4"> 5444</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF13         HSEM_C1ISR_ISF13_Msk                          </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0de8ee7177682e813c3bb9746f20a3b"> 5445</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF14_Pos     (14U)</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga677b46b33c8ade671803c873336c2039"> 5446</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF14_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF14_Pos)               </span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fca3d9e9572c50c9784c6f6c599fef5"> 5447</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF14         HSEM_C1ISR_ISF14_Msk                          </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d4cd795df312f6f232f49962aa7765a"> 5448</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF15_Pos     (15U)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga855cde0e0206504e7d8d5685b75543d1"> 5449</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF15_Msk     (0x1UL &lt;&lt; HSEM_C1ISR_ISF15_Pos)               </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0936768f48f56fbb56d54feecbdfb960"> 5450</a></span><span class="preprocessor">#define HSEM_C1ISR_ISF15         HSEM_C1ISR_ISF15_Msk                          </span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment">/********************  Bit definition for HSEM_C1MISR register  *****************/</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae861a4c5e83e518fba76fe977e45316c"> 5453</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF0_Pos     (0U)</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7b6501a1d8241d626ebe19e2a56a397"> 5454</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF0_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF0_Pos)               </span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga770e81a2ebcce285dbfe5b93535f237d"> 5455</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF0         HSEM_C1MISR_MISF0_Msk                          </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65788069c1442e4ee19eb053b74b3632"> 5456</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF1_Pos     (1U)</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad1883312c48f4b819b256f5470defd"> 5457</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF1_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF1_Pos)               </span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1769e242020183a09b12416b83817cd"> 5458</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF1         HSEM_C1MISR_MISF1_Msk                          </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a5b11c1570a2a86ba4abc7f04263514"> 5459</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF2_Pos     (2U)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae6a6278911b9ab6f9ca578409a534d4"> 5460</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF2_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF2_Pos)               </span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46162fa3fd1915e0d2793bf9971832b7"> 5461</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF2         HSEM_C1MISR_MISF2_Msk                          </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6362cf45038ce2823e8fa80707bac9d"> 5462</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF3_Pos     (3U)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e7970e612eb6fd399ff426e8a0f5868"> 5463</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF3_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF3_Pos)               </span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ae8e37665a38428a6505afcfff155b8"> 5464</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF3         HSEM_C1MISR_MISF3_Msk                          </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3fc655daf685ab60a7f09843d3552be"> 5465</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF4_Pos     (4U)</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23639f8e7193915e920b54fc9cabb99c"> 5466</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF4_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF4_Pos)               </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99110dbd225c4738512e3a3941be22ee"> 5467</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF4         HSEM_C1MISR_MISF4_Msk                          </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ca68115ca351dde35e82a96011d3cdc"> 5468</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF5_Pos     (5U)</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5824f7ef7e187210394befde858d7825"> 5469</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF5_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF5_Pos)               </span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e43e9cf3e356e229375d5a8388fa4d6"> 5470</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF5         HSEM_C1MISR_MISF5_Msk                          </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedc70671e413ad0df91edcf21fee99a4"> 5471</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF6_Pos     (6U)</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0ab4e7cfdece0e064172320598ffbd7"> 5472</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF6_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF6_Pos)               </span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeda75b6e94df69f6dbab918ba5e8dd17"> 5473</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF6         HSEM_C1MISR_MISF6_Msk                          </span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ad43b377287284728b6902d58cf1a3d"> 5474</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF7_Pos     (7U)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b05660d34d12c6075abbd84a0981ce"> 5475</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF7_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF7_Pos)               </span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b652180b8822beca897a076a0470f99"> 5476</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF7         HSEM_C1MISR_MISF7_Msk                          </span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85c33688f4e36a4b2537c6b21eea97c1"> 5477</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF8_Pos     (8U)</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga799275b18cb07b19a37e6aa4e1c61bf9"> 5478</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF8_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF8_Pos)               </span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae02c32df087ed289a5868156bf158c7f"> 5479</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF8         HSEM_C1MISR_MISF8_Msk                          </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2d87a45bc4f623a6b66831ab0709d57"> 5480</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF9_Pos     (9U)</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91298fc5145e8f681155a7fb4c60078b"> 5481</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF9_Msk     (0x1UL &lt;&lt; HSEM_C1MISR_MISF9_Pos)               </span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf78b1a415ed40e7dd216f494e93959d4"> 5482</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF9         HSEM_C1MISR_MISF9_Msk                          </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7ac46d3649cc6649e64856e8c9a2a4d"> 5483</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF10_Pos    (10U)</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0feea622a69bcaf15bf6f735724e5e1"> 5484</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF10_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF10_Pos)              </span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b808573dfa889691210fdc2b0628f7a"> 5485</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF10        HSEM_C1MISR_MISF10_Msk                         </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad598ff54be8680c59f1f87315574c1c6"> 5486</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF11_Pos    (11U)</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2dbde0fbb7b5d0071fe5a6fa82dccb6"> 5487</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF11_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF11_Pos)              </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf049e97e7f3c80b396c75b33459181a5"> 5488</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF11        HSEM_C1MISR_MISF11_Msk                         </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20c2673d42ad5761be3c8d3d1825b1a7"> 5489</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF12_Pos    (12U)</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbcf12c29c4d2252f279baad117d5c83"> 5490</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF12_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF12_Pos)              </span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace44f8e3987c118c47a0befbf667267f"> 5491</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF12        HSEM_C1MISR_MISF12_Msk                         </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1535e297b897dff2c3a4b8553627ae3b"> 5492</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF13_Pos    (13U)</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga957ef452cdd66d295f4fe8a44ca4f26e"> 5493</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF13_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF13_Pos)              </span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5c1339daba0b3c1d8c109ac8877b585"> 5494</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF13        HSEM_C1MISR_MISF13_Msk                         </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a9c381e6ca86262175941b49a39b242"> 5495</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF14_Pos    (14U)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dbd6836fcd71ba4a344feee8250d60a"> 5496</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF14_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF14_Pos)              </span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3836a8cfa6b7ea0f3450ba215c392e82"> 5497</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF14        HSEM_C1MISR_MISF14_Msk                         </span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac74dc383ff254904a84ff9655ab6b56e"> 5498</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF15_Pos    (15U)</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15737a953fc09c9c52ff4a09fcbe1769"> 5499</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF15_Msk    (0x1UL &lt;&lt; HSEM_C1MISR_MISF15_Pos)              </span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf900c317551d4884eebba1d40ce6dc24"> 5500</a></span><span class="preprocessor">#define HSEM_C1MISR_MISF15        HSEM_C1MISR_MISF15_Msk                         </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="comment">/********************  Bit definition for HSEM_C2IER register  *****************/</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfd726e869def81d69e0647f0a2049cc"> 5503</a></span><span class="preprocessor">#define HSEM_C2IER_ISE0_Pos      (0U)</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23b4467598896509a1be91f54a9e288c"> 5504</a></span><span class="preprocessor">#define HSEM_C2IER_ISE0_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE0_Pos)                </span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec5626d0a6cbfc10eb0b803a6ee87c13"> 5505</a></span><span class="preprocessor">#define HSEM_C2IER_ISE0          HSEM_C2IER_ISE0_Msk                           </span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e66968e5607ddac0613657cb15af08f"> 5506</a></span><span class="preprocessor">#define HSEM_C2IER_ISE1_Pos      (1U)</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa16beb04ac34cdf8b0d1d62980e152fb"> 5507</a></span><span class="preprocessor">#define HSEM_C2IER_ISE1_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE1_Pos)                </span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d3bd959ef61b13857d54fdc340e4977"> 5508</a></span><span class="preprocessor">#define HSEM_C2IER_ISE1          HSEM_C2IER_ISE1_Msk                           </span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8c7492ee7a7c545465b91008940a71e"> 5509</a></span><span class="preprocessor">#define HSEM_C2IER_ISE2_Pos      (2U)</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6d000f94eae980e22f920a252e49345"> 5510</a></span><span class="preprocessor">#define HSEM_C2IER_ISE2_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE2_Pos)                </span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65d82fa7061a30668df779fb03c5eee4"> 5511</a></span><span class="preprocessor">#define HSEM_C2IER_ISE2          HSEM_C2IER_ISE2_Msk                           </span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf148dd5cf79a5c7291510128beba8e98"> 5512</a></span><span class="preprocessor">#define HSEM_C2IER_ISE3_Pos      (3U)</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32bffb350dd576193c416a25fa092494"> 5513</a></span><span class="preprocessor">#define HSEM_C2IER_ISE3_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE3_Pos)                </span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacee1a2aee2931e86ed6179a5a8e87500"> 5514</a></span><span class="preprocessor">#define HSEM_C2IER_ISE3          HSEM_C2IER_ISE3_Msk                           </span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7852000b4e6c6666d1b66290b63abe39"> 5515</a></span><span class="preprocessor">#define HSEM_C2IER_ISE4_Pos      (4U)</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ab328c36bb61ed0451a664381dd993e"> 5516</a></span><span class="preprocessor">#define HSEM_C2IER_ISE4_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE4_Pos)                </span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab85e52cd7fd28f4767ee2b2a5053f45f"> 5517</a></span><span class="preprocessor">#define HSEM_C2IER_ISE4          HSEM_C2IER_ISE4_Msk                           </span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20829fa18b10bc93765b6ff2941f64d9"> 5518</a></span><span class="preprocessor">#define HSEM_C2IER_ISE5_Pos      (5U)</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffb2325e642f11eb46ff058692c68a5a"> 5519</a></span><span class="preprocessor">#define HSEM_C2IER_ISE5_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE5_Pos)                </span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99d5c73a8d8e51c2827681ee8dca063b"> 5520</a></span><span class="preprocessor">#define HSEM_C2IER_ISE5          HSEM_C2IER_ISE5_Msk                           </span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e37af232387757d65cbc8fb1a64dfdb"> 5521</a></span><span class="preprocessor">#define HSEM_C2IER_ISE6_Pos      (6U)</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65b3b0b6f44d2f54e6de8fceb283c2d3"> 5522</a></span><span class="preprocessor">#define HSEM_C2IER_ISE6_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE6_Pos)                </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga157aad452b0566dfbb0a6381e5129ae1"> 5523</a></span><span class="preprocessor">#define HSEM_C2IER_ISE6          HSEM_C2IER_ISE6_Msk                           </span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa528f7ca0baacaeb381af45bd474a386"> 5524</a></span><span class="preprocessor">#define HSEM_C2IER_ISE7_Pos      (7U)</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87049211c1854f667cfdff72f688f66e"> 5525</a></span><span class="preprocessor">#define HSEM_C2IER_ISE7_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE7_Pos)                </span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8488836ec308f4f622df7d26aecff0c4"> 5526</a></span><span class="preprocessor">#define HSEM_C2IER_ISE7          HSEM_C2IER_ISE7_Msk                           </span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga262d16bcb804e05e7000d79261afe4d1"> 5527</a></span><span class="preprocessor">#define HSEM_C2IER_ISE8_Pos      (8U)</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a67ed9fcce13082651476d2510e1c21"> 5528</a></span><span class="preprocessor">#define HSEM_C2IER_ISE8_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE8_Pos)                </span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf09cba65074c5f34e242108d4c503ff"> 5529</a></span><span class="preprocessor">#define HSEM_C2IER_ISE8          HSEM_C2IER_ISE8_Msk                           </span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57f815bf80da1a87f2aa384fd1a410d4"> 5530</a></span><span class="preprocessor">#define HSEM_C2IER_ISE9_Pos      (9U)</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0eca34282545998fcc4b3d8fd58255c0"> 5531</a></span><span class="preprocessor">#define HSEM_C2IER_ISE9_Msk      (0x1UL &lt;&lt; HSEM_C2IER_ISE9_Pos)                </span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ddd9e6369c47e5a2fde768596f7a029"> 5532</a></span><span class="preprocessor">#define HSEM_C2IER_ISE9          HSEM_C2IER_ISE9_Msk                           </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4e9ca8009e9ae5f1a0f1bcc51b26d51"> 5533</a></span><span class="preprocessor">#define HSEM_C2IER_ISE10_Pos     (10U)</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d39b10a60bd5a840dcfd6ccb242978a"> 5534</a></span><span class="preprocessor">#define HSEM_C2IER_ISE10_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE10_Pos)               </span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga747a9306abcde4b6a92beeadde8efb44"> 5535</a></span><span class="preprocessor">#define HSEM_C2IER_ISE10         HSEM_C2IER_ISE10_Msk                          </span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad386303cffaa7a73bc485bfb125916d4"> 5536</a></span><span class="preprocessor">#define HSEM_C2IER_ISE11_Pos     (11U)</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad38f5934c6e48ddea92b52e462ab54c5"> 5537</a></span><span class="preprocessor">#define HSEM_C2IER_ISE11_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE11_Pos)               </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8860f0c3b6227d844ac239dc76dee54c"> 5538</a></span><span class="preprocessor">#define HSEM_C2IER_ISE11         HSEM_C2IER_ISE11_Msk                          </span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fd0c57cb8d66787777ec7f580f12db9"> 5539</a></span><span class="preprocessor">#define HSEM_C2IER_ISE12_Pos     (12U)</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab51512ac54ffeb87890ad18e02dc6dbe"> 5540</a></span><span class="preprocessor">#define HSEM_C2IER_ISE12_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE12_Pos)               </span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad55230b7794908cfa2c3229cdfb7222d"> 5541</a></span><span class="preprocessor">#define HSEM_C2IER_ISE12         HSEM_C2IER_ISE12_Msk                          </span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3927d9b9eefbc7966fb866d072e2be54"> 5542</a></span><span class="preprocessor">#define HSEM_C2IER_ISE13_Pos     (13U)</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aa3bfedc342102d3364566f67d4e64a"> 5543</a></span><span class="preprocessor">#define HSEM_C2IER_ISE13_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE13_Pos)               </span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16465c6c1b4b0bce94b86f899fd0c1ab"> 5544</a></span><span class="preprocessor">#define HSEM_C2IER_ISE13         HSEM_C2IER_ISE13_Msk                          </span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf71d63a3a961ce02cba7b8c0b96b0421"> 5545</a></span><span class="preprocessor">#define HSEM_C2IER_ISE14_Pos     (14U)</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdc64461a1ed765cc69a8319fb0ff143"> 5546</a></span><span class="preprocessor">#define HSEM_C2IER_ISE14_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE14_Pos)               </span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268f5ed106f21d7343aa9074daa52100"> 5547</a></span><span class="preprocessor">#define HSEM_C2IER_ISE14         HSEM_C2IER_ISE14_Msk                          </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88110bad69d2e8c9a3dd637acb436995"> 5548</a></span><span class="preprocessor">#define HSEM_C2IER_ISE15_Pos     (15U)</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga511a3c7afed2665c87f5d96ad850b5f5"> 5549</a></span><span class="preprocessor">#define HSEM_C2IER_ISE15_Msk     (0x1UL &lt;&lt; HSEM_C2IER_ISE15_Pos)               </span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2f142cd1deec64001ab4838f319b512"> 5550</a></span><span class="preprocessor">#define HSEM_C2IER_ISE15         HSEM_C2IER_ISE15_Msk                          </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span><span class="comment">/********************  Bit definition for HSEM_C2ICR register  *****************/</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2529addfb3c12d0cc6209594ecd5610"> 5553</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC0_Pos      (0U)</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ad26916a3cff2105a32eac7fe3a5121"> 5554</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC0_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC0_Pos)                </span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a516a78776d75ca5cccd30ea7d266cc"> 5555</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC0          HSEM_C2ICR_ISC0_Msk                           </span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae89eb33826cc2e91c76aa07b66eee701"> 5556</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC1_Pos      (1U)</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cb71604adfe2d2affbaee54b7dc2365"> 5557</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC1_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC1_Pos)                </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dcf2867a541ccb247516540a3ffbf02"> 5558</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC1          HSEM_C2ICR_ISC1_Msk                           </span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57061f1dce82d8e646ff3cd8bf8f0fdf"> 5559</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC2_Pos      (2U)</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga050c914e7a92f6fc61d0560af8649fdf"> 5560</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC2_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC2_Pos)                </span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13515216c0d38d2bc35d56dba8236eb8"> 5561</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC2          HSEM_C2ICR_ISC2_Msk                           </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac79345a6b5442642eeb239dd6449a639"> 5562</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC3_Pos      (3U)</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad60e8458f4e0529197079703245d6127"> 5563</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC3_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC3_Pos)                </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85ee51f2e3736e9b9a869b559e5de788"> 5564</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC3          HSEM_C2ICR_ISC3_Msk                           </span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c830e27d53b72f0c31f3c605ddf3c7c"> 5565</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC4_Pos      (4U)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga856dd61017679892beec929a1c306147"> 5566</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC4_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC4_Pos)                </span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff96d5b3c00328a75a7b05e3c57dcae8"> 5567</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC4          HSEM_C2ICR_ISC4_Msk                           </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga118e35e29274b40ad6eaa4c9aa1052e3"> 5568</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC5_Pos      (5U)</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1c2dd4d7ccc76dfc18575c16cba8d69"> 5569</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC5_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC5_Pos)                </span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf27ec10a1353b0ac5b821a9284d60a8"> 5570</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC5          HSEM_C2ICR_ISC5_Msk                           </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a82be8b12e68b67924057bd9b8f7cf1"> 5571</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC6_Pos      (6U)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab449b857f67a648775183eeb8f7dd0e1"> 5572</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC6_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC6_Pos)                </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae135624cb2f52d50bb2834e33225b466"> 5573</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC6          HSEM_C2ICR_ISC6_Msk                           </span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab26f97065cc7c7a020e2d7afb8d0bb2d"> 5574</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC7_Pos      (7U)</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfe99f9c50a507d1ef20325f709b44ea"> 5575</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC7_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC7_Pos)                </span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae969d66129090ffbdc130affc9fd79a5"> 5576</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC7          HSEM_C2ICR_ISC7_Msk                           </span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7945e9dc6d32b5b8dd222a32f092115b"> 5577</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC8_Pos      (8U)</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga051ed4ea88c9d4632708318f0fbb4e2d"> 5578</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC8_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC8_Pos)                </span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa92bcec656f954d527a62657c1e189d0"> 5579</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC8          HSEM_C2ICR_ISC8_Msk                           </span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c53d5a784b322dc9ca2ad7456e15ff2"> 5580</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC9_Pos      (9U)</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81aca09696a7ac668f0bd250ee8ff08f"> 5581</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC9_Msk      (0x1UL &lt;&lt; HSEM_C2ICR_ISC9_Pos)                </span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga821806f5f9e93cb800622d7e45fb0513"> 5582</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC9          HSEM_C2ICR_ISC9_Msk                           </span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff71e743fa88a5c4278c9a3299669e47"> 5583</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC10_Pos     (10U)</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa24d1fe1e7c38e12572b17717aa2c6f7"> 5584</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC10_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC10_Pos)               </span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba91c0910b3998ef15832ccafc05dc52"> 5585</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC10         HSEM_C2ICR_ISC10_Msk                          </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb30a737246c15c0083b4f86c0489435"> 5586</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC11_Pos     (11U)</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f27fa39c0181c6a64408cc099403e86"> 5587</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC11_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC11_Pos)               </span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3bc732d8de877524aeda44f930daeb0"> 5588</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC11         HSEM_C2ICR_ISC11_Msk                          </span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga826fc2b4fa17c3691954d94cc3c62bf0"> 5589</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC12_Pos     (12U)</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbf6d436dc801f51985c254cfa1e3e03"> 5590</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC12_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC12_Pos)               </span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4e4e5b382eb8ea3385005534c009767"> 5591</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC12         HSEM_C2ICR_ISC12_Msk                          </span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d5f69fa1659a71d5ab9245d9a1480f5"> 5592</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC13_Pos     (13U)</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga091200114aba37c52bf3d2ba6a62e170"> 5593</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC13_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC13_Pos)               </span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2b9ef4a95a39a03b1ae6e96ba9f1dcc"> 5594</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC13         HSEM_C2ICR_ISC13_Msk                          </span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d439d8e6b5c1641cc3bdcc2215ce312"> 5595</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC14_Pos     (14U)</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29eb23ff073dfba457bca9b60f0a375c"> 5596</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC14_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC14_Pos)               </span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76497df163bfee9012ca0e917db4947a"> 5597</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC14         HSEM_C2ICR_ISC14_Msk                          </span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac644520cd1a2e99b144ce15aec8b35d1"> 5598</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC15_Pos     (15U)</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59bd43ae5e702828cbd8190583e42293"> 5599</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC15_Msk     (0x1UL &lt;&lt; HSEM_C2ICR_ISC15_Pos)               </span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cf0bd502fa6891f4f903caff9c61c9b"> 5600</a></span><span class="preprocessor">#define HSEM_C2ICR_ISC15         HSEM_C2ICR_ISC15_Msk                          </span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span><span class="comment">/********************  Bit definition for HSEM_C2ISR register  *****************/</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5b2492df75c6fa5fd3794f0150a38c6"> 5603</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF0_Pos      (0U)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae67767b97496e065e8b5dc3fe1b751c8"> 5604</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF0_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF0_Pos)                </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd159358d350a0483ed0ffa23df6b24c"> 5605</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF0          HSEM_C2ISR_ISF0_Msk                           </span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8ca644880c7c2aca64661b8e565c374"> 5606</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF1_Pos      (1U)</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b1d380ae37250ebfecdf7ba39acb635"> 5607</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF1_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF1_Pos)                </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga529071529e68160be31f46fc54bd3ebd"> 5608</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF1          HSEM_C2ISR_ISF1_Msk                           </span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga920438009232b534475e4677ea8a472e"> 5609</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF2_Pos      (2U)</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2746eae1546c8a0d5041cc548b7d088b"> 5610</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF2_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF2_Pos)                </span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2347bd87c5bf51d490214f56c4fab0c3"> 5611</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF2          HSEM_C2ISR_ISF2_Msk                           </span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa26895c53181f8df20a58b56b679808d"> 5612</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF3_Pos      (3U)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd665a56d39afb4dd67b8afff297ec36"> 5613</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF3_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF3_Pos)                </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad626796e512e69c372a64d4f2a2904ac"> 5614</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF3          HSEM_C2ISR_ISF3_Msk                           </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd3ef1e2e7edb5dafb7b61bf852ce418"> 5615</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF4_Pos      (4U)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d717a42993f4970819122b36586e015"> 5616</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF4_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF4_Pos)                </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde56f269a1799b39b7cef25bcf64c13"> 5617</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF4          HSEM_C2ISR_ISF4_Msk                           </span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad10833832678e7f20ac2e70644d01e45"> 5618</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF5_Pos      (5U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5b4900b0f075091b4427051f73c9ca9"> 5619</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF5_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF5_Pos)                </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c6c1721bbc37e43ac96398dbd7b7e9d"> 5620</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF5          HSEM_C2ISR_ISF5_Msk                           </span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1755df1fdd7ca489e3603d5a56594eb9"> 5621</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF6_Pos      (6U)</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae10e1663a63764f33288e199b99932a8"> 5622</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF6_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF6_Pos)                </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ff6525caa730a54bbd93b0fae6919da"> 5623</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF6          HSEM_C2ISR_ISF6_Msk                           </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c0caf6a8b39ca5239a911890de2b2df"> 5624</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF7_Pos      (7U)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8236e040df08682f6315c667e3ad1119"> 5625</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF7_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF7_Pos)                </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa5e4feb87ebf10aa68b1f440faf3b59"> 5626</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF7          HSEM_C2ISR_ISF7_Msk                           </span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23b7ff7305d8d332952bdd9130792767"> 5627</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF8_Pos      (8U)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae46aebe94e4c0984ec843f90ccb3699e"> 5628</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF8_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF8_Pos)                </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b21e8ae15f651e343828193f7986316"> 5629</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF8          HSEM_C2ISR_ISF8_Msk                           </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65605c91a3673defde33dbb8a17402a0"> 5630</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF9_Pos      (9U)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace4701718fe706bb63932867b7c73f0f"> 5631</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF9_Msk      (0x1UL &lt;&lt; HSEM_C2ISR_ISF9_Pos)                </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb25c465222281736f4b69a6608f4a84"> 5632</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF9          HSEM_C2ISR_ISF9_Msk                           </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga150089bff5c842d0272cc5c9ba285549"> 5633</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF10_Pos     (10U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga299f6c3b43b0a88a0e39bff4134bb445"> 5634</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF10_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF10_Pos)               </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f863a600bf018a3793d8c2842ec5584"> 5635</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF10         HSEM_C2ISR_ISF10_Msk                          </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e1455b71fd41bf1a98e00ff9356244c"> 5636</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF11_Pos     (11U)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d84f43375d028d651462061e225cbf2"> 5637</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF11_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF11_Pos)               </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bdbab3626df387cd3492be02f7b15b2"> 5638</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF11         HSEM_C2ISR_ISF11_Msk                          </span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4d4d24b11c8949b1e170bf34429bfd2"> 5639</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF12_Pos     (12U)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf18e889c34803e9e465fd6ee27152915"> 5640</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF12_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF12_Pos)               </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga255c8c5203935ac3e50aa8f446e6b6ad"> 5641</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF12         HSEM_C2ISR_ISF12_Msk                          </span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93f5670dc629dfd93ae0af84864d182f"> 5642</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF13_Pos     (13U)</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa27725c837d62211408c08f0b442e79f"> 5643</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF13_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF13_Pos)               </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7923ada8683649aea496bf2facc286f1"> 5644</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF13         HSEM_C2ISR_ISF13_Msk                          </span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad47cbb666b0aa610c9ab90e8cee97354"> 5645</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF14_Pos     (14U)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee875372c6d2b4fe88d24f69aee449d9"> 5646</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF14_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF14_Pos)               </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3cd94c01e6df8524365e937b5111f24"> 5647</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF14         HSEM_C2ISR_ISF14_Msk                          </span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6a038072726984a3b7929b43c4bfdef"> 5648</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF15_Pos     (15U)</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec3d9ae8b2e34a3be9b5cf3c14bf9d71"> 5649</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF15_Msk     (0x1UL &lt;&lt; HSEM_C2ISR_ISF15_Pos)               </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c74b73b34d37fd564eb046479b8b05d"> 5650</a></span><span class="preprocessor">#define HSEM_C2ISR_ISF15         HSEM_C2ISR_ISF15_Msk                          </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="comment">/********************  Bit definition for HSEM_C2MISR register  *****************/</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7823641fc9963439c62e76814e440765"> 5653</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF0_Pos     (0U)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4697d28dfc845c648cacbbfc89296606"> 5654</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF0_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF0_Pos)               </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a684bbd22b020e4fa2a610f75202ea7"> 5655</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF0         HSEM_C2MISR_MISF0_Msk                          </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf454cceb3839cbd1a98c3ad729b050bf"> 5656</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF1_Pos     (1U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56c0b2714f04389ff1042b3e2c870169"> 5657</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF1_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF1_Pos)               </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga565c17587d14b10330ecbf53d9bbdb3c"> 5658</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF1         HSEM_C2MISR_MISF1_Msk                          </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedffe8bff8c5b8931ca9d29fd5924094"> 5659</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF2_Pos     (2U)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcdd5641abfdd2191549d1110b923e21"> 5660</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF2_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF2_Pos)               </span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68b4fd5777cde2b22d85304c45f03b6a"> 5661</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF2         HSEM_C2MISR_MISF2_Msk                          </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga076a4bf231bd106bd9729550f4bc8054"> 5662</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF3_Pos     (3U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95eaefeeb5d8c2fde41d365624bc8beb"> 5663</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF3_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF3_Pos)               </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aec688eb7a79766e0abcc018e0d6027"> 5664</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF3         HSEM_C2MISR_MISF3_Msk                          </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e31f7e0685171eb81b062b4c78534fb"> 5665</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF4_Pos     (4U)</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ed8d5016395822b5d4926ace219bf14"> 5666</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF4_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF4_Pos)               </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf492daa47350c509fd1701ad30cd3114"> 5667</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF4         HSEM_C2MISR_MISF4_Msk                          </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70f93614b5d4aeba874620b135cfcfb7"> 5668</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF5_Pos     (5U)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfd41d3dc846b5e1d10a661de877940d"> 5669</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF5_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF5_Pos)               </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26e80e98ce2fdbc3e17dee6b9a22d19d"> 5670</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF5         HSEM_C2MISR_MISF5_Msk                          </span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc5309cb9b0b0bcf8550973c1ef836b5"> 5671</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF6_Pos     (6U)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4782dff896f7c17fbd1ae9e344d936f7"> 5672</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF6_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF6_Pos)               </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58b30834a3a29f7602fc7c6f65bd8a55"> 5673</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF6         HSEM_C2MISR_MISF6_Msk                          </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5913f3840b7374e3658a73e3e0dbc1b"> 5674</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF7_Pos     (7U)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae600ee29e9a27d35d6c2673fd8997371"> 5675</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF7_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF7_Pos)               </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca1645d27dda7ceaa9926ab8930cebb7"> 5676</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF7         HSEM_C2MISR_MISF7_Msk                          </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a31fe9dc711a4938f6c26a2f8e38ff"> 5677</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF8_Pos     (8U)</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84707f9c124945b866140079a5b588df"> 5678</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF8_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF8_Pos)               </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd9cbdc607f5df82c6f6631926f54bf8"> 5679</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF8         HSEM_C2MISR_MISF8_Msk                          </span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fb5a6d62ac001b7f789e7c6150e07de"> 5680</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF9_Pos     (9U)</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05aca5286846815b056243a7fdd96b74"> 5681</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF9_Msk     (0x1UL &lt;&lt; HSEM_C2MISR_MISF9_Pos)               </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcbc3521d333c2d73eccd3ea1bdfedb3"> 5682</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF9         HSEM_C2MISR_MISF9_Msk                          </span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0474dc2997795d1e9e3dabcf9620001e"> 5683</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF10_Pos    (10U)</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffcb733d5bc9da31463a17b58d052930"> 5684</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF10_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF10_Pos)              </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261c95032efd04db6148ef8244a6996c"> 5685</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF10        HSEM_C2MISR_MISF10_Msk                         </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dab1d0f4f1b4ae7da501354d0c2d0f3"> 5686</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF11_Pos    (11U)</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61f20aa53d7276de64ddce1359a674be"> 5687</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF11_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF11_Pos)              </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d295d4ff708a3f7c77854da5ce47e1e"> 5688</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF11        HSEM_C2MISR_MISF11_Msk                         </span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ffb969bf8b8ca49f705b4555a56712c"> 5689</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF12_Pos    (12U)</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd4b531f9359a4254b8a78c999e97658"> 5690</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF12_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF12_Pos)              </span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbdb922c22496c7560682978247b03d5"> 5691</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF12        HSEM_C2MISR_MISF12_Msk                         </span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab36f08d8e0447ce78b30f01cefc15f2d"> 5692</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF13_Pos    (13U)</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3abd6a0cd8aa71f1d2cff46ee518ab8f"> 5693</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF13_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF13_Pos)              </span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1084fae64758755a85d0857fb6568298"> 5694</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF13        HSEM_C2MISR_MISF13_Msk                         </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9045c1493f5125912df82f5be2ca596"> 5695</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF14_Pos    (14U)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga227cdddaad9901a858b3b425d2181d3b"> 5696</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF14_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF14_Pos)              </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85767ef84c7802e4c84ef610e0b3b585"> 5697</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF14        HSEM_C2MISR_MISF14_Msk                         </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad16149bec28fe7de54163e962886a481"> 5698</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF15_Pos    (15U)</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46ddb62d93b979a25627671b664a043d"> 5699</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF15_Msk    (0x1UL &lt;&lt; HSEM_C2MISR_MISF15_Pos)              </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c566cb331b30cd18db6d4c287ea8eed"> 5700</a></span><span class="preprocessor">#define HSEM_C2MISR_MISF15        HSEM_C2MISR_MISF15_Msk                         </span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="comment">/********************  Bit definition for HSEM_CR register  *****************/</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeac316369855a038148e9f3b72a34ef8"> 5703</a></span><span class="preprocessor">#define HSEM_CR_COREID_Pos       (8U)</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafd882ae1f575c1110d54a1f61d41e8a"> 5704</a></span><span class="preprocessor">#define HSEM_CR_COREID_Msk       (0xFUL &lt;&lt; HSEM_CR_COREID_Pos)                 </span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7ad1d0be17e3105f38c939d20b9d38e"> 5705</a></span><span class="preprocessor">#define HSEM_CR_COREID           HSEM_CR_COREID_Msk                            </span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84013a4b1ad9e4d17afd0c3337cae3dd"> 5706</a></span><span class="preprocessor">#define HSEM_CR_COREID_CPU1      (0x4U &lt;&lt; HSEM_CR_COREID_Pos)</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3938bf3c50301fcbb1f696fccba543bd"> 5707</a></span><span class="preprocessor">#define HSEM_CR_COREID_CPU2      (0x8U &lt;&lt; HSEM_CR_COREID_Pos)</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="preprocessor">#define HSEM_CR_COREID_CURRENT   HSEM_CR_COREID_CPU2</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a4deb704d1b07abaead7edc3f9c2aaf"> 5711</a></span><span class="preprocessor">#define HSEM_CR_COREID_CURRENT   HSEM_CR_COREID_CPU1</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5550f912145ad37eeedf031bff97f75f"> 5713</a></span><span class="preprocessor">#define HSEM_CR_KEY_Pos          (16U)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a98e889022c170e65c9b98b1648310d"> 5714</a></span><span class="preprocessor">#define HSEM_CR_KEY_Msk          (0xFFFFUL &lt;&lt; HSEM_CR_KEY_Pos)                 </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8d7ce884a464ad3b7afa484f6042a29"> 5715</a></span><span class="preprocessor">#define HSEM_CR_KEY              HSEM_CR_KEY_Msk                               </span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="comment">/********************  Bit definition for HSEM_KEYR register  *****************/</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa39d0c7e07f24dbfd04f7a9f447cc9e2"> 5718</a></span><span class="preprocessor">#define HSEM_KEYR_KEY_Pos        (16U)</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8c0c95beff593322882c601d6d2495a"> 5719</a></span><span class="preprocessor">#define HSEM_KEYR_KEY_Msk        (0xFFFFUL &lt;&lt; HSEM_KEYR_KEY_Pos)               </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7c19a443bd3ad1018ae81494eff3d2f"> 5720</a></span><span class="preprocessor">#define HSEM_KEYR_KEY            HSEM_KEYR_KEY_Msk                             </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="comment">/*                       Public Key Accelerator (PKA)                         */</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span> </div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span><span class="comment">/*******************  Bits definition for PKA_CR register  **************/</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65d96519286df2536fc52f0736338ff2"> 5729</a></span><span class="preprocessor">#define PKA_CR_EN_Pos              (0U)</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac952682bda0210067643ce3b880209b1"> 5730</a></span><span class="preprocessor">#define PKA_CR_EN_Msk              (0x1UL &lt;&lt; PKA_CR_EN_Pos)                </span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15521f1fc2fcd84219548c49efb3f037"> 5731</a></span><span class="preprocessor">#define PKA_CR_EN                  PKA_CR_EN_Msk                           </span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92c7d3b52f2432f8975a470f26ab39bb"> 5732</a></span><span class="preprocessor">#define PKA_CR_START_Pos           (1U)</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf07d17b653e58f7aa51867e5b8b35540"> 5733</a></span><span class="preprocessor">#define PKA_CR_START_Msk           (0x1UL &lt;&lt; PKA_CR_START_Pos)             </span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e393656168e86509036869c8e57bbac"> 5734</a></span><span class="preprocessor">#define PKA_CR_START               PKA_CR_START_Msk                        </span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18fd6c527d9593fafaf477c68a1b6c20"> 5735</a></span><span class="preprocessor">#define PKA_CR_MODE_Pos            (8U)</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1e6bcc0c722f215b5d3dde7baad41c6"> 5736</a></span><span class="preprocessor">#define PKA_CR_MODE_Msk            (0x3FUL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2883fc8a5241d75e48b7ddd2cb0a7e65"> 5737</a></span><span class="preprocessor">#define PKA_CR_MODE                PKA_CR_MODE_Msk                         </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3831dfd209afb8dfdc3679b54ea1209"> 5738</a></span><span class="preprocessor">#define PKA_CR_MODE_0              (0x01UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d343f93f529275f071529561422d597"> 5739</a></span><span class="preprocessor">#define PKA_CR_MODE_1              (0x02UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10ff19700e3a9d1e243290930e49b7d9"> 5740</a></span><span class="preprocessor">#define PKA_CR_MODE_2              (0x04UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeefddabbba25f08ff304754b137bab0d"> 5741</a></span><span class="preprocessor">#define PKA_CR_MODE_3              (0x08UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d5f7035ae28c7388e6fc221815c5eed"> 5742</a></span><span class="preprocessor">#define PKA_CR_MODE_4              (0x10UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga522bebb8617600d24114ef1c34a49f7d"> 5743</a></span><span class="preprocessor">#define PKA_CR_MODE_5              (0x20UL &lt;&lt; PKA_CR_MODE_Pos)             </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae9259ec38e9202770e8008d017e5e6c"> 5744</a></span><span class="preprocessor">#define PKA_CR_PROCENDIE_Pos       (17U)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88150b14a258c22d3242254899d2762c"> 5745</a></span><span class="preprocessor">#define PKA_CR_PROCENDIE_Msk       (0x1UL &lt;&lt; PKA_CR_PROCENDIE_Pos)         </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaddd06c7df4b80a0b0936bb1b2ca4dc"> 5746</a></span><span class="preprocessor">#define PKA_CR_PROCENDIE           PKA_CR_PROCENDIE_Msk                    </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ef4c74b8add67333369159668850ea9"> 5747</a></span><span class="preprocessor">#define PKA_CR_RAMERRIE_Pos        (19U)</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0412b75d229707f0563fbcba5ff6a5b"> 5748</a></span><span class="preprocessor">#define PKA_CR_RAMERRIE_Msk        (0x1UL &lt;&lt; PKA_CR_RAMERRIE_Pos)          </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8482bc1fe5b90816838d6118580821c3"> 5749</a></span><span class="preprocessor">#define PKA_CR_RAMERRIE            PKA_CR_RAMERRIE_Msk                     </span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47c843905ae4c6f6ebb7e74728c2fe1b"> 5750</a></span><span class="preprocessor">#define PKA_CR_ADDRERRIE_Pos       (20U)</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a6cf644d56bf502b0d756e9c4d51eb2"> 5751</a></span><span class="preprocessor">#define PKA_CR_ADDRERRIE_Msk       (0x1UL &lt;&lt; PKA_CR_ADDRERRIE_Pos)         </span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga454893b0cab73a1c2dbe18a620bf575b"> 5752</a></span><span class="preprocessor">#define PKA_CR_ADDRERRIE           PKA_CR_ADDRERRIE_Msk                    </span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span><span class="comment">/*******************  Bits definition for PKA_SR register  **************/</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeadf09a38e611d9e254a155c372af00a"> 5755</a></span><span class="preprocessor">#define PKA_SR_BUSY_Pos            (16U)</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcd2e932ccce42ea892154be5e05d73f"> 5756</a></span><span class="preprocessor">#define PKA_SR_BUSY_Msk            (0x1UL &lt;&lt; PKA_SR_BUSY_Pos)              </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89944cf3f9f11247b46e03cd831d85f5"> 5757</a></span><span class="preprocessor">#define PKA_SR_BUSY                PKA_SR_BUSY_Msk                         </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfa3a86eaae9bd33f222a371779d202c"> 5758</a></span><span class="preprocessor">#define PKA_SR_PROCENDF_Pos        (17U)</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab696fde12ceed11a6e1fe0d4d409f67e"> 5759</a></span><span class="preprocessor">#define PKA_SR_PROCENDF_Msk        (0x1UL &lt;&lt; PKA_SR_PROCENDF_Pos)          </span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa16771b96f95f21b00da80ea12644375"> 5760</a></span><span class="preprocessor">#define PKA_SR_PROCENDF            PKA_SR_PROCENDF_Msk                     </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2276fcc1059551c0d39adf0dd1a08e6d"> 5761</a></span><span class="preprocessor">#define PKA_SR_RAMERRF_Pos         (19U)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20e738dfe222f682be915be4e88281cb"> 5762</a></span><span class="preprocessor">#define PKA_SR_RAMERRF_Msk         (0x1UL &lt;&lt; PKA_SR_RAMERRF_Pos)           </span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fd80e21bb3aa47942a6949ca4495e12"> 5763</a></span><span class="preprocessor">#define PKA_SR_RAMERRF             PKA_SR_RAMERRF_Msk                      </span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba65bc4a9ef5c74c314f0b009f2f7566"> 5764</a></span><span class="preprocessor">#define PKA_SR_ADDRERRF_Pos        (20U)</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c744b4edc55a6cb273abf69185d4165"> 5765</a></span><span class="preprocessor">#define PKA_SR_ADDRERRF_Msk        (0x1UL &lt;&lt; PKA_SR_ADDRERRF_Pos)          </span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga770fa21cc8f4ecde6c5fcd5f81684d8a"> 5766</a></span><span class="preprocessor">#define PKA_SR_ADDRERRF            PKA_SR_ADDRERRF_Msk                     </span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="comment">/*******************  Bits definition for PKA_CLRFR register  **************/</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546940972d6fd0d8f3bf9ba4cede844e"> 5769</a></span><span class="preprocessor">#define PKA_CLRFR_PROCENDFC_Pos    (17U)</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf678dcbf87a9a3016a2aa88cbbd1555b"> 5770</a></span><span class="preprocessor">#define PKA_CLRFR_PROCENDFC_Msk    (0x1UL &lt;&lt; PKA_CLRFR_PROCENDFC_Pos)      </span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad28e0aff9436a7f076a7bbad9d52be81"> 5771</a></span><span class="preprocessor">#define PKA_CLRFR_PROCENDFC        PKA_CLRFR_PROCENDFC_Msk                 </span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad38fb83e00dd79eabb84d973e0154114"> 5772</a></span><span class="preprocessor">#define PKA_CLRFR_RAMERRFC_Pos     (19U)</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c192960f49054de151a64a11ccbac66"> 5773</a></span><span class="preprocessor">#define PKA_CLRFR_RAMERRFC_Msk     (0x1UL &lt;&lt; PKA_CLRFR_RAMERRFC_Pos)       </span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cfed3ce9864726141302aa1f813b82b"> 5774</a></span><span class="preprocessor">#define PKA_CLRFR_RAMERRFC         PKA_CLRFR_RAMERRFC_Msk                  </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5556659477589ee0dbe0017a0b062de2"> 5775</a></span><span class="preprocessor">#define PKA_CLRFR_ADDRERRFC_Pos    (20U)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dde984e5e0b64352c2153cbba6b6ac1"> 5776</a></span><span class="preprocessor">#define PKA_CLRFR_ADDRERRFC_Msk    (0x1UL &lt;&lt; PKA_CLRFR_ADDRERRFC_Pos)      </span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15c2cc5ac04619b50c4f3a4513e5f195"> 5777</a></span><span class="preprocessor">#define PKA_CLRFR_ADDRERRFC        PKA_CLRFR_ADDRERRFC_Msk                 </span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment">/*******************  Bits definition for PKA RAM  *************************/</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad404750ff656e8417d388218f83cb7db"> 5780</a></span><span class="preprocessor">#define PKA_RAM_OFFSET                            0x400U                           </span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="comment">/* Compute Montgomery parameter input data */</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga096ad5a8f973d15bda1476e6ad10d824"> 5783</a></span><span class="preprocessor">#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS       ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac89d9020fec46519248d41e2c41a91e6"> 5784</a></span><span class="preprocessor">#define PKA_MONTGOMERY_PARAM_IN_MODULUS           ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span><span class="comment">/* Compute Montgomery parameter output data */</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa743850a12a2210f11d2261b30c4ee6e"> 5787</a></span><span class="preprocessor">#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER        ((0x594U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="comment">/* Compute modular exponentiation input data */</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3754e55970e5e4f5f60f581469393894"> 5790</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_EXP_NB_BITS            ((0x400U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7287befbd3fd6d6315960ecab796540"> 5791</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_OP_NB_BITS             ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad34f32befbae0ab7d57715b077a92bb6"> 5792</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM       ((0x594U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc1359dd5f3cbc62e8d3953a8f46b9ac"> 5793</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_EXPONENT_BASE          ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7d7cfa165528a8adf69029dfdbcef35"> 5794</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_EXPONENT               ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dd47482353f900d4d68a118d32873a0"> 5795</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_IN_MODULUS                ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="comment">/* Compute modular exponentiation output data */</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b44701ba41a081d2e87df2e503bab0a"> 5798</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM      ((0x594U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfae7803a82ded573701cac8807487e1"> 5799</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1          ((0x724U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad00ff6a049ce32962492e67ef03db477"> 5800</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2          ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9499ee17953254850edff7fc37818c86"> 5801</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE         ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae785c73b34ab16ceced2952838ccc874"> 5802</a></span><span class="preprocessor">#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3          ((0xE3CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment">/* Compute ECC scalar multiplication input data */</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76a5461ccf1cef5e81e928dd6be9f027"> 5805</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS         ((0x400U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91bd35e25aa19e6c5b4e3c66233e0f57"> 5806</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS          ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7284a1922b71ad076ff68243bea75713"> 5807</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN        ((0x408U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76f095bd47082ca7c8d680221703526a"> 5808</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_A_COEFF             ((0x40CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5adbbc672b362e0db68f0ea95814c5f9"> 5809</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_MOD_GF              ((0x460U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac73993bfbfba6fe36007fb05e72c1495"> 5810</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM    ((0x4B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67adf8be9d2210c8721b9060120ad5fa"> 5811</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_K                   ((0x508U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2234a3f5926ebfff93886f911964abe2"> 5812</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X     ((0x55CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b57b1f1065c9b8c2dc1eabbb89f6e1d"> 5813</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y     ((0x5B0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="comment">/* Compute ECC scalar multiplication output data */</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7def94123ff7cd32b103bf6c69d82178"> 5816</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X           ((0x55CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13580f2bb55b19131c23ea4a4f9e34e9"> 5817</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y           ((0x5B0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e23251e61a46f2baa38d63f94c1088b"> 5818</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1     ((0xDE8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf9f6d55886320f2d605870bc9133d8e"> 5819</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1     ((0xE3CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f55774da291e146da7519ee8ade8518"> 5820</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1     ((0xE90U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga138a46085c13734a20c37010e9f127f2"> 5821</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2     ((0xEE4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8af99f6bf80d0b77aceda5617c77e63"> 5822</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2     ((0xF38U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77c05a2863d0647cee657c034a99ad20"> 5823</a></span><span class="preprocessor">#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2     ((0xF8CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="comment">/* Point check input data */</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8675f6d126879b77758e811d815d4b5"> 5826</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_MOD_NB_BITS            ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga025e6625aed29054fe7297142db5d4eb"> 5827</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_A_COEFF_SIGN           ((0x408U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e0c8e0a549ade467b1a3bcb898d5845"> 5828</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_A_COEFF                ((0x40CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb06f19a415250c28c0a173736f61ea4"> 5829</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_B_COEFF                ((0x7FCU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59587e7e81a4e3385369925fc080cd45"> 5830</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_MOD_GF                 ((0x460U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafed856bd8034fa10b5efadf505d8c3d6"> 5831</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_INITIAL_POINT_X        ((0x55CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7fbeccf30b9e5014967f1f1add6c873"> 5832</a></span><span class="preprocessor">#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y        ((0x5B0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="comment">/* Point check output data */</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae785544431aa878cbe82a70aafe88cae"> 5835</a></span><span class="preprocessor">#define PKA_POINT_CHECK_OUT_ERROR                 ((0x400U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span><span class="comment">/* ECDSA signature input data */</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f5e2a1110fa72b90e4d1d8b9c47e6c0"> 5838</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS           ((0x400U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63a6b835661cb7fe16d4a77c02ad39ec"> 5839</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS             ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6aca6a678e7ba1465bfcd47a67ca1562"> 5840</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN            ((0x408U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb38a4e6dcbd9223e098643a0d16c4c9"> 5841</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_A_COEFF                 ((0x40CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76e9020be6c5bfd45035bfc803227bd1"> 5842</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_MOD_GF                  ((0x460U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98c6ed08b349289c15f2700afbf1223"> 5843</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_K                       ((0x508U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga905e858dae700aa2877a6377c02ad490"> 5844</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X         ((0x55CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad560f5a5311d016fe1c5d745a7e544b1"> 5845</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y         ((0x5B0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga540dd18e44d8414733c1ff1b0df03f42"> 5846</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_HASH_E                  ((0xDE8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2ccae5c6e3e0f633424731b2adf9e5d"> 5847</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D           ((0xE3CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16d7826636dd0eda325d406164315833"> 5848</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_IN_ORDER_N                 ((0xE94U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span><span class="comment">/* ECDSA signature output data */</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72c71c055ab4faec80a114dbd02911a6"> 5851</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_OUT_ERROR                  ((0xEE8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef60b1aa0b34302b7a8564b3d2c714bb"> 5852</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R            ((0x700U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b06a2ff35153dbe7607aee5bfaf510d"> 5853</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S            ((0x754U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac984b8ece039e955c5a03a072ee9cc78"> 5854</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X          ((0x103CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee96e6a6acab813220141b36cb229fd"> 5855</a></span><span class="preprocessor">#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y          ((0x1090U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="comment">/* ECDSA verification input data */</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab15fc5e0227ea09fd788003081710fe0"> 5858</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS          ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5473971a2cd9755b1e70898aec61ce51"> 5859</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS            ((0x4B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga504e9b9d298523ead42d577539d37222"> 5860</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN           ((0x45CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914fd39471b36741381ae38891dd53be"> 5861</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_A_COEFF                ((0x460U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91354f3f785ae08d2c963ff065102bbb"> 5862</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_MOD_GF                 ((0x4B8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace6458497c80ec381f67de75529ad9b3"> 5863</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X        ((0x5E8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1096ad7f516f11144e4dd4fa8dd6a77c"> 5864</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y        ((0x63CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9622d101c3d7b567cf00889f2a81114"> 5865</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X     ((0xF40U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeecc1c77047553b87476f0f5dbbeb7c1"> 5866</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y     ((0xF94U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41dd329cfb6759d317b6f472c5da96f6"> 5867</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_SIGNATURE_R            ((0x1098U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5002afaca75ad3982d0dbbbaefc1a2e"> 5868</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_SIGNATURE_S            ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba7937e8b2fae7bb4114fd04c4dfbec8"> 5869</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_HASH_E                 ((0xFE8U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga767e89516d6a04a1bc26090b7d36a2c6"> 5870</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_IN_ORDER_N                ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="comment">/* ECDSA verification output data */</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c12454a100cece59dcab76dbbebbecc"> 5873</a></span><span class="preprocessor">#define PKA_ECDSA_VERIF_OUT_RESULT                ((0x5B0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="comment">/* RSA CRT exponentiation input data */</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafff75c41ee3d7fd23ac073e8ab362057"> 5876</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS            ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae977de8d55798a8bc9bbec606668f2c9"> 5877</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_DP_CRT                 ((0x65CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc633ca462416813998f739d9f61c5f8"> 5878</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_DQ_CRT                 ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1e2e4d3ca8d0f2e18ca73b804699950"> 5879</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_QINV_CRT               ((0x7ECU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adf26cbea03cffcfed0ac9628192695"> 5880</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_PRIME_P                ((0x97CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0770b7cc2bbf9006fcef45322c6f1668"> 5881</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_PRIME_Q                ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf5a1b307ee841e10ddf17f65f287eff"> 5882</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE          ((0xEECU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span><span class="comment">/* RSA CRT exponentiation output data */</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac084e0064473e7810d11e3982af280c9"> 5885</a></span><span class="preprocessor">#define PKA_RSA_CRT_EXP_OUT_RESULT                ((0x724U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span><span class="comment">/* Modular reduction input data */</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecedf22a058daa9f980695602a8acbf5"> 5888</a></span><span class="preprocessor">#define PKA_MODULAR_REDUC_IN_OP_LENGTH            ((0x400U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d352587272188b235992ff2184b2e6e"> 5889</a></span><span class="preprocessor">#define PKA_MODULAR_REDUC_IN_OPERAND              ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa133ae75287f4986cac7751781993350"> 5890</a></span><span class="preprocessor">#define PKA_MODULAR_REDUC_IN_MOD_LENGTH           ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d58be408e501f05c19eb0ffc0ced10a"> 5891</a></span><span class="preprocessor">#define PKA_MODULAR_REDUC_IN_MODULUS              ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment">/* Modular reduction output data */</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae69fda9b752c4761043ae1d82e24958f"> 5894</a></span><span class="preprocessor">#define PKA_MODULAR_REDUC_OUT_RESULT              ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="comment">/* Arithmetic addition input data */</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f52d5ec720aaac1bb30582b09e414b9"> 5897</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ADD_NB_BITS                ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf272edd1f7a44971485e0511ce9a69b5"> 5898</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ADD_IN_OP1                 ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c7ba68275762f35a77b1c4cd5e5eb74"> 5899</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ADD_IN_OP2                 ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span><span class="comment">/* Arithmetic addition output data */</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefa0696630d3d8bf5b3974c71e6be161"> 5902</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ADD_OUT_RESULT             ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="comment">/* Arithmetic subtraction  input data */</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2e478041c23be18abe3158be37065f1"> 5905</a></span><span class="preprocessor">#define PKA_ARITHMETIC_SUB_NB_BITS                ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29247f69d1d7112882f4828526038e6c"> 5906</a></span><span class="preprocessor">#define PKA_ARITHMETIC_SUB_IN_OP1                 ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad19734e71194473aa1c50c3664f8f851"> 5907</a></span><span class="preprocessor">#define PKA_ARITHMETIC_SUB_IN_OP2                 ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="comment">/* Arithmetic subtraction  output data */</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea01f831085aeb963128e223e5ff37"> 5910</a></span><span class="preprocessor">#define PKA_ARITHMETIC_SUB_OUT_RESULT             ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span><span class="comment">/* Arithmetic multiplication input data */</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c93632f5d8d60fe199909963e42b786"> 5913</a></span><span class="preprocessor">#define PKA_ARITHMETIC_MUL_NB_BITS                ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6f325a75bf57d64d837fd6f6e82bdcc"> 5914</a></span><span class="preprocessor">#define PKA_ARITHMETIC_MUL_IN_OP1                 ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9c4a9feb0013bafac4d91a0ed3ce2fb"> 5915</a></span><span class="preprocessor">#define PKA_ARITHMETIC_MUL_IN_OP2                 ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment">/* Arithmetic multiplication output data */</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81443eab5926f0821868352eba22ab10"> 5918</a></span><span class="preprocessor">#define PKA_ARITHMETIC_MUL_OUT_RESULT             ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span><span class="comment">/* Comparison input data */</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5316991fd162d9fe1995817755d9a82"> 5921</a></span><span class="preprocessor">#define PKA_COMPARISON_NB_BITS                    ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga136f72373e416a57b6ea8d80bc687028"> 5922</a></span><span class="preprocessor">#define PKA_COMPARISON_IN_OP1                     ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7845e6410e95ab4c813437d57008e27d"> 5923</a></span><span class="preprocessor">#define PKA_COMPARISON_IN_OP2                     ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="comment">/* Comparison output data */</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga673f5c3e3e6fe436b96805168bcf94d5"> 5926</a></span><span class="preprocessor">#define PKA_COMPARISON_OUT_RESULT                 ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span><span class="comment">/* Modular addition input data */</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga160f18684f62df52373eeffad0a79cd5"> 5929</a></span><span class="preprocessor">#define PKA_MODULAR_ADD_NB_BITS                   ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66dd4981b456a4a5a51103cc7de5b8b7"> 5930</a></span><span class="preprocessor">#define PKA_MODULAR_ADD_IN_OP1                    ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7feb48f57cd6c4acf801402dc1c5a94"> 5931</a></span><span class="preprocessor">#define PKA_MODULAR_ADD_IN_OP2                    ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b46ae6f4cb95b4f00ea5809ab03fa72"> 5932</a></span><span class="preprocessor">#define PKA_MODULAR_ADD_IN_OP3_MOD                ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span><span class="comment">/* Modular addition output data */</span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad575eea30c3ec2407d60cf7c4ac7b724"> 5935</a></span><span class="preprocessor">#define PKA_MODULAR_ADD_OUT_RESULT                ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment">/* Modular inversion input data */</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44512b9aa08872790a15c7f9d30521a4"> 5938</a></span><span class="preprocessor">#define PKA_MODULAR_INV_NB_BITS                   ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07f7a92a9a15c49a969fba6a6476ac59"> 5939</a></span><span class="preprocessor">#define PKA_MODULAR_INV_IN_OP1                    ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a10be75aa5cabe7abb7e11e5c578637"> 5940</a></span><span class="preprocessor">#define PKA_MODULAR_INV_IN_OP2_MOD                ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span><span class="comment">/* Modular inversion output data */</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6828f2e421eb250dcd58fb456572feb7"> 5943</a></span><span class="preprocessor">#define PKA_MODULAR_INV_OUT_RESULT                ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="comment">/* Modular subtraction  input data */</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa36d784fb4e42cfa3e41a6a8372a798f"> 5946</a></span><span class="preprocessor">#define PKA_MODULAR_SUB_NB_BITS                   ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ba3d7fdba806f3bcfc5c64b90912794"> 5947</a></span><span class="preprocessor">#define PKA_MODULAR_SUB_IN_OP1                    ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga979c67ef5e6bcb9d34b60ab28b70cc14"> 5948</a></span><span class="preprocessor">#define PKA_MODULAR_SUB_IN_OP2                    ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5260660e3daa7f3fcba3341ce7ae472"> 5949</a></span><span class="preprocessor">#define PKA_MODULAR_SUB_IN_OP3_MOD                ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="comment">/* Modular subtraction  output data */</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3faa26a98b74023d1b9fe156d1bb79"> 5952</a></span><span class="preprocessor">#define PKA_MODULAR_SUB_OUT_RESULT                ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="comment">/* Montgomery multiplication input data */</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga464316d335ebbbc948a1e15c3b054875"> 5955</a></span><span class="preprocessor">#define PKA_MONTGOMERY_MUL_NB_BITS                ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ae58fd5665c3e26d2818851475453c3"> 5956</a></span><span class="preprocessor">#define PKA_MONTGOMERY_MUL_IN_OP1                 ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50c1002f18b9a75a52d5e63385ddd635"> 5957</a></span><span class="preprocessor">#define PKA_MONTGOMERY_MUL_IN_OP2                 ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b40616662a3b9d59cf96297410ebd15"> 5958</a></span><span class="preprocessor">#define PKA_MONTGOMERY_MUL_IN_OP3_MOD             ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="comment">/* Montgomery multiplication output data */</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d36e9ca92587b2866d6f348cb621161"> 5961</a></span><span class="preprocessor">#define PKA_MONTGOMERY_MUL_OUT_RESULT             ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">/* Generic Arithmetic input data */</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga611a38a82cb949a5c7fad29b77f5fe72"> 5964</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ALL_OPS_NB_BITS            ((0x404U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3af24fa2da8b6f3cc04a4f5fe66c51b"> 5965</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ALL_OPS_IN_OP1             ((0x8B4U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga032711d2020c13cdc537bad78c84bedd"> 5966</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ALL_OPS_IN_OP2             ((0xA44U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae30da87bef17994297b3a7a01271f4c2"> 5967</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ALL_OPS_IN_OP3             ((0xD5CU - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="comment">/* Generic Arithmetic output data */</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1fb1cd6129bbc241ab0a4a2fdd85306"> 5970</a></span><span class="preprocessor">#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT         ((0xBD0U - PKA_RAM_OFFSET)&gt;&gt;2)   </span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="comment">/*                               Power Control                                */</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span> </div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment">/********************  Bit definition for PWR_CR1 register  ********************/</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7"> 5979</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Pos               (0U)</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d48b051fd88b83b1aab4183f901aa6a"> 5980</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Msk               (0x7UL &lt;&lt; PWR_CR1_LPMS_Pos)             </span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf533ae177088e3bea24206d65fdb8989"> 5981</a></span><span class="preprocessor">#define PWR_CR1_LPMS                   PWR_CR1_LPMS_Msk                        </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabce752abd8bb8fcf2292868e67bdd590"> 5982</a></span><span class="preprocessor">#define PWR_CR1_LPMS_0                 (0x1UL &lt;&lt; PWR_CR1_LPMS_Pos)             </span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga606cc4cd7b7b88aff883479b84917a3c"> 5983</a></span><span class="preprocessor">#define PWR_CR1_LPMS_1                 (0x2UL &lt;&lt; PWR_CR1_LPMS_Pos)             </span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c03dcac3c3875675552229e02b9840a"> 5984</a></span><span class="preprocessor">#define PWR_CR1_LPMS_2                 (0x4UL &lt;&lt; PWR_CR1_LPMS_Pos)             </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79ad0197eed40b1574ee7ee32b6e88d0"> 5986</a></span><span class="preprocessor">#define PWR_CR1_SUBGHZSPINSSSEL_Pos    (3U)</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46eeb2e509d8b0c62d26173e99edfeaf"> 5987</a></span><span class="preprocessor">#define PWR_CR1_SUBGHZSPINSSSEL_Msk    (0x1UL &lt;&lt; PWR_CR1_SUBGHZSPINSSSEL_Pos)  </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96179eab3b100e0220155fe13e95e077"> 5988</a></span><span class="preprocessor">#define PWR_CR1_SUBGHZSPINSSSEL        PWR_CR1_SUBGHZSPINSSSEL_Msk             </span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacae416982a3d77d3cce166ac47416677"> 5990</a></span><span class="preprocessor">#define PWR_CR1_FPDR_Pos               (4U)</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5f534fe6ee6eea8c262b3f1c4270ab3"> 5991</a></span><span class="preprocessor">#define PWR_CR1_FPDR_Msk               (0x1UL &lt;&lt; PWR_CR1_FPDR_Pos)             </span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9eef6d61446a71341488348cbe71414"> 5992</a></span><span class="preprocessor">#define PWR_CR1_FPDR                   PWR_CR1_FPDR_Msk                        </span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4064f08d7d49fb21263bd2914bdb60e1"> 5994</a></span><span class="preprocessor">#define PWR_CR1_FPDS_Pos               (5U)</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c5d9c30c7310ffee7ee5b9b3d4cd14c"> 5995</a></span><span class="preprocessor">#define PWR_CR1_FPDS_Msk               (0x1UL &lt;&lt; PWR_CR1_FPDS_Pos)             </span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241"> 5996</a></span><span class="preprocessor">#define PWR_CR1_FPDS                   PWR_CR1_FPDS_Msk                        </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66b070d9d7df497c35ed02b9d2899e15"> 5998</a></span><span class="preprocessor">#define PWR_CR1_DBP_Pos                (8U)</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f70526c8d2411d1172df0c8830e5689"> 5999</a></span><span class="preprocessor">#define PWR_CR1_DBP_Msk                (0x1UL &lt;&lt; PWR_CR1_DBP_Pos)              </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09950f76d292eb9d01f72dd825082f1b"> 6000</a></span><span class="preprocessor">#define PWR_CR1_DBP                    PWR_CR1_DBP_Msk                         </span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga815b101423533a1ae4985005a2bf2dd3"> 6002</a></span><span class="preprocessor">#define PWR_CR1_VOS_Pos                (9U)</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dfbe64c96ed67690ff013965877df4d"> 6003</a></span><span class="preprocessor">#define PWR_CR1_VOS_Msk                (0x3UL &lt;&lt; PWR_CR1_VOS_Pos)              </span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0de060b7b7fbbb12926c28cf5252c61"> 6004</a></span><span class="preprocessor">#define PWR_CR1_VOS                    PWR_CR1_VOS_Msk                         </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb"> 6005</a></span><span class="preprocessor">#define PWR_CR1_VOS_0                  (0x1UL &lt;&lt; PWR_CR1_VOS_Pos)              </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacc72946b4e421a4279cd7340f3135db"> 6006</a></span><span class="preprocessor">#define PWR_CR1_VOS_1                  (0x2UL &lt;&lt; PWR_CR1_VOS_Pos)              </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad918ead196f1fdbda61c14be28f98104"> 6008</a></span><span class="preprocessor">#define PWR_CR1_LPR_Pos                (14U)</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19c07c31ef996836fa71bf90ced48760"> 6009</a></span><span class="preprocessor">#define PWR_CR1_LPR_Msk                (0x1UL &lt;&lt; PWR_CR1_LPR_Pos)              </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f44f2d21d09b8200203851c6b7bac5"> 6010</a></span><span class="preprocessor">#define PWR_CR1_LPR                    PWR_CR1_LPR_Msk                         </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="comment">/********************  Bit definition for PWR_CR2 register  ********************/</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5e64caa34c8a4094e063f4ae24873d8"> 6013</a></span><span class="preprocessor">#define PWR_CR2_PVDE_Pos               (0U)</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace8d26c78f270844dbe4d7136d7379b4"> 6014</a></span><span class="preprocessor">#define PWR_CR2_PVDE_Msk               (0x1UL &lt;&lt; PWR_CR2_PVDE_Pos)             </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabd4b7fcf83841d5063a413eb6557bd8"> 6015</a></span><span class="preprocessor">#define PWR_CR2_PVDE                   PWR_CR2_PVDE_Msk                        </span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16c6487062efcec011109f40e1fd98f9"> 6017</a></span><span class="preprocessor">#define PWR_CR2_PLS_Pos                (1U)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad8d978a187bb09239f2208baa0416a3"> 6018</a></span><span class="preprocessor">#define PWR_CR2_PLS_Msk                (0x7UL &lt;&lt; PWR_CR2_PLS_Pos)              </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4b697d94b29f811dca702a8dfcd8266"> 6019</a></span><span class="preprocessor">#define PWR_CR2_PLS                    PWR_CR2_PLS_Msk                         </span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb5eb8b44b74d4df38c982be6f104e2d"> 6020</a></span><span class="preprocessor">#define PWR_CR2_PLS_0                  (0x1UL &lt;&lt; PWR_CR2_PLS_Pos)              </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dba11231fdbecc30b96fb870e3d9eab"> 6021</a></span><span class="preprocessor">#define PWR_CR2_PLS_1                  (0x2UL &lt;&lt; PWR_CR2_PLS_Pos)              </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad76bf9b1919a25147bdd816372e4b941"> 6022</a></span><span class="preprocessor">#define PWR_CR2_PLS_2                  (0x4UL &lt;&lt; PWR_CR2_PLS_Pos)              </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5daa79f32e44553d7e51fd48a12259c9"> 6024</a></span><span class="preprocessor">#define PWR_CR2_PVME3_Pos              (6U)</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b"> 6025</a></span><span class="preprocessor">#define PWR_CR2_PVME3_Msk              (0x1UL &lt;&lt; PWR_CR2_PVME3_Pos)            </span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c"> 6026</a></span><span class="preprocessor">#define PWR_CR2_PVME3                  PWR_CR2_PVME3_Msk                       </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="comment">/********************  Bit definition for PWR_CR3 register  ********************/</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga890ace99c336a6bda3cd380196bb0ede"> 6029</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Pos               (0U)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee069d3f1c0f287f7af6690f9fba6011"> 6030</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Msk               (0x07UL &lt;&lt; PWR_CR3_EWUP_Pos)            </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd81a36df9d6c650511a6b4670707748"> 6031</a></span><span class="preprocessor">#define PWR_CR3_EWUP                   PWR_CR3_EWUP_Msk                        </span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6952288a8b9e11a8d68020f85d7d7e0"> 6032</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Pos              (0U)</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga582515d6641006a10ae00fcf387fec7b"> 6033</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Msk              (0x1UL &lt;&lt; PWR_CR3_EWUP1_Pos)            </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7"> 6034</a></span><span class="preprocessor">#define PWR_CR3_EWUP1                  PWR_CR3_EWUP1_Msk                       </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga642500c0148b4468dac29efd8a5d6de4"> 6035</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Pos              (1U)</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab27d5233849940e027f97c8a9319cebb"> 6036</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Msk              (0x1UL &lt;&lt; PWR_CR3_EWUP2_Pos)            </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga036dea83addcbda947918308749aef3e"> 6037</a></span><span class="preprocessor">#define PWR_CR3_EWUP2                  PWR_CR3_EWUP2_Msk                       </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60a7ce9fdfc3bb70495d7bb59684f6b7"> 6038</a></span><span class="preprocessor">#define PWR_CR3_EWUP3_Pos              (2U)</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5267c22e9f610ffc0173a8e22a296728"> 6039</a></span><span class="preprocessor">#define PWR_CR3_EWUP3_Msk              (0x1UL &lt;&lt; PWR_CR3_EWUP3_Pos)            </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16bb381527e4565b3bd417c173bde522"> 6040</a></span><span class="preprocessor">#define PWR_CR3_EWUP3                  PWR_CR3_EWUP3_Msk                       </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20bb903b9b3292f0a61a7c7a8e712e06"> 6042</a></span><span class="preprocessor">#define PWR_CR3_ULPEN_Pos              (7U)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a15575d657c904509cee7865926aca8"> 6043</a></span><span class="preprocessor">#define PWR_CR3_ULPEN_Msk              (0x1UL &lt;&lt; PWR_CR3_ULPEN_Pos)            </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga433fdb140106531e289704c17ee1971d"> 6044</a></span><span class="preprocessor">#define PWR_CR3_ULPEN                  PWR_CR3_ULPEN_Msk                       </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a0fabd8f67046e0f79ac676cc689c07"> 6046</a></span><span class="preprocessor">#define PWR_CR3_EWPVD_Pos              (8U)</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31ffdab0bde14d5cdc6e715e158a3644"> 6047</a></span><span class="preprocessor">#define PWR_CR3_EWPVD_Msk              (0x1UL &lt;&lt; PWR_CR3_EWPVD_Pos)            </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a89fd06de0cab48b397911aa6486295"> 6048</a></span><span class="preprocessor">#define PWR_CR3_EWPVD                  PWR_CR3_EWPVD_Msk                       </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3b1c3d31c4c04a77dfc5e515fd528dd"> 6050</a></span><span class="preprocessor">#define PWR_CR3_RRS_Pos                (9U)</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0c446f9b9c946e08323166f8cd66feb"> 6051</a></span><span class="preprocessor">#define PWR_CR3_RRS_Msk                (0x1UL &lt;&lt; PWR_CR3_RRS_Pos)              </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cd066e703bf15c5cde88b673f99686f"> 6052</a></span><span class="preprocessor">#define PWR_CR3_RRS                    PWR_CR3_RRS_Msk                         </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae56200c1289b3c1cc1d03da5044e7a29"> 6054</a></span><span class="preprocessor">#define PWR_CR3_APC_Pos                (10U)</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532"> 6055</a></span><span class="preprocessor">#define PWR_CR3_APC_Msk                (0x1UL &lt;&lt; PWR_CR3_APC_Pos)              </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2217dfc0235df242e58c074f5f3f4de"> 6056</a></span><span class="preprocessor">#define PWR_CR3_APC                    PWR_CR3_APC_Msk                         </span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1877b662c9961fc17b0f4ea7b7535142"> 6058</a></span><span class="preprocessor">#define PWR_CR3_EWRFBUSY_Pos           (11U)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e9ba22342b7462eb5f25df95d7bb44b"> 6059</a></span><span class="preprocessor">#define PWR_CR3_EWRFBUSY_Msk           (0x1UL &lt;&lt; PWR_CR3_EWRFBUSY_Pos)         </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f77953264f982964b00f0d9e3ae02f9"> 6060</a></span><span class="preprocessor">#define PWR_CR3_EWRFBUSY                PWR_CR3_EWRFBUSY_Msk                   </span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e08b344172b5bac4fd88c62a3a8c4f7"> 6061</a></span><span class="preprocessor">#define PWR_CR3_EWRFIRQ_Pos            (13U)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d819cb17764f1a56ed8853698a4aade"> 6062</a></span><span class="preprocessor">#define PWR_CR3_EWRFIRQ_Msk            (0x1UL &lt;&lt; PWR_CR3_EWRFIRQ_Pos)          </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1d40badb1307f58508af771580a5939"> 6063</a></span><span class="preprocessor">#define PWR_CR3_EWRFIRQ                PWR_CR3_EWRFIRQ_Msk                     </span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6cad30e6d30c0717370be296c29c479"> 6065</a></span><span class="preprocessor">#define PWR_CR3_EC2H_Pos               (14U)</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e5faf7e0cdec1ce3bc24418df93284"> 6066</a></span><span class="preprocessor">#define PWR_CR3_EC2H_Msk               (0x1UL &lt;&lt; PWR_CR3_EC2H_Pos)             </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7d79d75450ca0651d48d21716ed74e8"> 6067</a></span><span class="preprocessor">#define PWR_CR3_EC2H                    PWR_CR3_EC2H_Msk                       </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5"> 6069</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Pos              (15U)</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac399f57ad4513125f3d8c73e7016bac9"> 6070</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Msk              (0x1UL &lt;&lt; PWR_CR3_EIWUL_Pos)            </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f500918c09da1102b73a7811099648"> 6071</a></span><span class="preprocessor">#define PWR_CR3_EIWUL                  PWR_CR3_EIWUL_Msk                       </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span><span class="comment">/********************  Bit definition for PWR_CR4 register  ********************/</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ccef4fb045f216770cdd6547455db6"> 6074</a></span><span class="preprocessor">#define PWR_CR4_WP1_Pos                (0U)</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3b70dec55bf73ec4176568e1942d71a"> 6075</a></span><span class="preprocessor">#define PWR_CR4_WP1_Msk                (0x1UL &lt;&lt; PWR_CR4_WP1_Pos)              </span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbb881b2131d164390abd9046375a465"> 6076</a></span><span class="preprocessor">#define PWR_CR4_WP1                    PWR_CR4_WP1_Msk                         </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab45efe04603fc8ebf3ed405a7770c7a2"> 6077</a></span><span class="preprocessor">#define PWR_CR4_WP2_Pos                (1U)</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecbcb453b609f134e765aaa19f46f2c9"> 6078</a></span><span class="preprocessor">#define PWR_CR4_WP2_Msk                (0x1UL &lt;&lt; PWR_CR4_WP2_Pos)              </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga633d809286b1e03055734e7eb447b00e"> 6079</a></span><span class="preprocessor">#define PWR_CR4_WP2                    PWR_CR4_WP2_Msk                         </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1f19564c3b49154ac110ac5db873483"> 6080</a></span><span class="preprocessor">#define PWR_CR4_WP3_Pos                (2U)</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga689e4bad5f1bc94a3cda907c478a9acf"> 6081</a></span><span class="preprocessor">#define PWR_CR4_WP3_Msk                (0x1UL &lt;&lt; PWR_CR4_WP3_Pos)              </span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358"> 6082</a></span><span class="preprocessor">#define PWR_CR4_WP3                    PWR_CR4_WP3_Msk                         </span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bdb878d60aa061592943740181c5ad7"> 6084</a></span><span class="preprocessor">#define PWR_CR4_VBE_Pos                (8U)</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga349a505f85065abfe716cd1fd35539b4"> 6085</a></span><span class="preprocessor">#define PWR_CR4_VBE_Msk                (0x1UL &lt;&lt; PWR_CR4_VBE_Pos)              </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cb65a447514614845b72f00250728cb"> 6086</a></span><span class="preprocessor">#define PWR_CR4_VBE                    PWR_CR4_VBE_Msk                         </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47819ae9a8182e84df37f212f0b9b301"> 6087</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Pos               (9U)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1019e7736b4ba30c1e7c2275f5a104b"> 6088</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Msk               (0x1UL &lt;&lt; PWR_CR4_VBRS_Pos)             </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6932c5d73145f26e380271c73ac97a8f"> 6089</a></span><span class="preprocessor">#define PWR_CR4_VBRS                   PWR_CR4_VBRS_Msk                        </span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73d7414fedbf1113716c20367cfc6703"> 6091</a></span><span class="preprocessor">#define PWR_CR4_WRFBUSYP_Pos           (11U)</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7e26b5b6540eb61720b43e5a0b47e17"> 6092</a></span><span class="preprocessor">#define PWR_CR4_WRFBUSYP_Msk           (0x1UL &lt;&lt; PWR_CR4_WRFBUSYP_Pos)         </span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecb45e6a22ba24f145c886e893d0cdd4"> 6093</a></span><span class="preprocessor">#define PWR_CR4_WRFBUSYP               PWR_CR4_WRFBUSYP_Msk                    </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga797508dbda348d95328f6425047a5239"> 6095</a></span><span class="preprocessor">#define PWR_CR4_C2BOOT_Pos             (15U)</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada7d91a2e5aa5ae89bb93842c825c6b1"> 6096</a></span><span class="preprocessor">#define PWR_CR4_C2BOOT_Msk             (0x1UL &lt;&lt; PWR_CR4_C2BOOT_Pos)           </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga402e57ca13b8b25ef4e416a75c29c78b"> 6097</a></span><span class="preprocessor">#define PWR_CR4_C2BOOT                 PWR_CR4_C2BOOT_Msk                      </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><span class="comment">/********************  Bit definition for PWR_SR1 register  ********************/</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e71753df13cbe45a682782dd52d7188"> 6100</a></span><span class="preprocessor">#define PWR_SR1_WUF_Pos                (0U)</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ab4eafaa5b521406a181e970c4e5f04"> 6101</a></span><span class="preprocessor">#define PWR_SR1_WUF_Msk                (0x1FUL &lt;&lt; PWR_SR1_WUF_Pos)             </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cee25727108665face0ac2f709fcb72"> 6102</a></span><span class="preprocessor">#define PWR_SR1_WUF                    PWR_SR1_WUF_Msk                         </span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c"> 6103</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Pos               (0U)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7cce63b523402f2ffea81b585fe3ef5"> 6104</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Msk               (0x1UL &lt;&lt; PWR_SR1_WUF1_Pos)             </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e5ea0407844efe67f89d52468199bf9"> 6105</a></span><span class="preprocessor">#define PWR_SR1_WUF1                   PWR_SR1_WUF1_Msk                        </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8"> 6106</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Pos               (1U)</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2da4b6c791875ae30474e2a13cb0af37"> 6107</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Msk               (0x1UL &lt;&lt; PWR_SR1_WUF2_Pos)             </span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6"> 6108</a></span><span class="preprocessor">#define PWR_SR1_WUF2                   PWR_SR1_WUF2_Msk                        </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga848c1f7ed3fc5a18315fb48944fcc096"> 6109</a></span><span class="preprocessor">#define PWR_SR1_WUF3_Pos               (2U)</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ee47e810678a998df7b130c61c76dc6"> 6110</a></span><span class="preprocessor">#define PWR_SR1_WUF3_Msk               (0x1UL &lt;&lt; PWR_SR1_WUF3_Pos)             </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ff45092647d089b93361f5cbaf6b1a1"> 6111</a></span><span class="preprocessor">#define PWR_SR1_WUF3                   PWR_SR1_WUF3_Msk                        </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad437f61dfc852f21b3bbd440077e8e93"> 6113</a></span><span class="preprocessor">#define PWR_SR1_WPVDF_Pos              (8U)</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab831f965d7dc837dfdcac937edd4f3da"> 6114</a></span><span class="preprocessor">#define PWR_SR1_WPVDF_Msk              (0x1UL &lt;&lt; PWR_SR1_WPVDF_Pos)            </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab43e8b42681166c667995b6141dec874"> 6115</a></span><span class="preprocessor">#define PWR_SR1_WPVDF                  PWR_SR1_WPVDF_Msk                       </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec4a4fafb2dd0331c0c513ec173743d3"> 6117</a></span><span class="preprocessor">#define PWR_SR1_WRFBUSYF_Pos           (11U)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac612be887e60b11c760603648abb6239"> 6118</a></span><span class="preprocessor">#define PWR_SR1_WRFBUSYF_Msk           (0x1UL &lt;&lt; PWR_SR1_WRFBUSYF_Pos)          </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1de98ac793b0fdaea47fa69362bc695"> 6119</a></span><span class="preprocessor">#define PWR_SR1_WRFBUSYF               PWR_SR1_WRFBUSYF_Msk                     </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga004bb090c39affe15cf9aa0a400b651e"> 6121</a></span><span class="preprocessor">#define PWR_SR1_C2HF_Pos               (14U)</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35a019f4c94b0f3b657923f2de75b605"> 6122</a></span><span class="preprocessor">#define PWR_SR1_C2HF_Msk               (0x1UL &lt;&lt; PWR_SR1_C2HF_Pos)             </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gababaec818e240486bb63352f4f43c2da"> 6123</a></span><span class="preprocessor">#define PWR_SR1_C2HF                   PWR_SR1_C2HF_Msk                        </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa17e157e6252e1503b6c6bb528c8776e"> 6125</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Pos               (15U)</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3292409f4ace61d403b652bb0ded849c"> 6126</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Msk               (0x1UL &lt;&lt; PWR_SR1_WUFI_Pos)             </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9"> 6127</a></span><span class="preprocessor">#define PWR_SR1_WUFI                   PWR_SR1_WUFI_Msk                        </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span><span class="comment">/********************  Bit definition for PWR_SR2 register  ********************/</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea9719ea888fbfaa014399a04e22c6a"> 6130</a></span><span class="preprocessor">#define PWR_SR2_C2BOOTS_Pos            (0U)</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83dae245918b1ff1d1d8cab920bcfac4"> 6131</a></span><span class="preprocessor">#define PWR_SR2_C2BOOTS_Msk            (0x1UL &lt;&lt; PWR_SR2_C2BOOTS_Pos)          </span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e6afe44b786815fd8204da3144a62a0"> 6132</a></span><span class="preprocessor">#define PWR_SR2_C2BOOTS                PWR_SR2_C2BOOTS_Msk                     </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89b01f500621789caca89283dccaa5e6"> 6134</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYS_Pos            (1U)</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60162f3228b8ca8ab3af8aa34fbbc40e"> 6135</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYS_Msk            (0x1UL &lt;&lt; PWR_SR2_RFBUSYS_Pos)          </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada467c747b8c59a84cb0c4da6a50e199"> 6136</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYS                PWR_SR2_RFBUSYS_Msk                     </span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75b5668f5effb0d9d1415ed1d11eb181"> 6138</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYMS_Pos           (2U)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga536b8584c7c8c4fba44519579d3af27b"> 6139</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYMS_Msk           (0x1UL &lt;&lt; PWR_SR2_RFBUSYMS_Pos)         </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e29908c6e4e9e1d2fa8476e20885d36"> 6140</a></span><span class="preprocessor">#define PWR_SR2_RFBUSYMS               PWR_SR2_RFBUSYMS_Msk                    </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf027d4ae1d888ffa6aadee3dfa9d2f6"> 6142</a></span><span class="preprocessor">#define PWR_SR2_SMPSRDY_Pos            (3U)</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc2d72f1c0f2a8524b58a6d1b7c03d00"> 6143</a></span><span class="preprocessor">#define PWR_SR2_SMPSRDY_Msk            (0x1UL &lt;&lt; PWR_SR2_SMPSRDY_Pos)          </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga427d5cd60cf32a78c63699ccf6a382c3"> 6144</a></span><span class="preprocessor">#define PWR_SR2_SMPSRDY                PWR_SR2_SMPSRDY_Msk                     </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa981b650cb50e500286405c2788ea2f7"> 6145</a></span><span class="preprocessor">#define PWR_SR2_LDORDY_Pos             (4U)</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc5310642f719909f5df4bb86a5850c7"> 6146</a></span><span class="preprocessor">#define PWR_SR2_LDORDY_Msk             (0x1UL &lt;&lt; PWR_SR2_LDORDY_Pos)           </span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7fa12a3d7ed1b92d5a61c1999bb67a0"> 6147</a></span><span class="preprocessor">#define PWR_SR2_LDORDY                 PWR_SR2_LDORDY_Msk                      </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb45c348423b8662b0768e6886caf5bc"> 6149</a></span><span class="preprocessor">#define PWR_SR2_RFEOLF_Pos             (5U)</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec6f965f643740cb4c5df07cf752f914"> 6150</a></span><span class="preprocessor">#define PWR_SR2_RFEOLF_Msk             (0x1UL &lt;&lt; PWR_SR2_RFEOLF_Pos)           </span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99ed69514332e01af0fba4cce72f5697"> 6151</a></span><span class="preprocessor">#define PWR_SR2_RFEOLF                 PWR_SR2_RFEOLF_Msk                      </span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae11f1f8e8216fb1472f2ad97cf1a8c9e"> 6153</a></span><span class="preprocessor">#define PWR_SR2_REGMRS_Pos             (6U)</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa569a17ab519409d07fbb3a42a303615"> 6154</a></span><span class="preprocessor">#define PWR_SR2_REGMRS_Msk             (0x1UL &lt;&lt; PWR_SR2_REGMRS_Pos)           </span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36ab0b30c8629b47e61ba1a6b333f588"> 6155</a></span><span class="preprocessor">#define PWR_SR2_REGMRS                 PWR_SR2_REGMRS_Msk                      </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf53b0ecf9d437268ff9fe3bc773e228"> 6157</a></span><span class="preprocessor">#define PWR_SR2_FLASHRDY_Pos           (7U)</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76ac881967c5fe9157a6e83e2a24ac31"> 6158</a></span><span class="preprocessor">#define PWR_SR2_FLASHRDY_Msk           (0x1UL &lt;&lt; PWR_SR2_FLASHRDY_Pos)         </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac26dee23f342d237a4792412ddd49014"> 6159</a></span><span class="preprocessor">#define PWR_SR2_FLASHRDY               PWR_SR2_FLASHRDY_Msk                    </span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec5679fae132b06386690a6008210ab8"> 6161</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Pos             (8U)</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4"> 6162</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Msk             (0x1UL &lt;&lt; PWR_SR2_REGLPS_Pos)           </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga911a8a399671b6dc3fca4948f1ad6872"> 6163</a></span><span class="preprocessor">#define PWR_SR2_REGLPS                 PWR_SR2_REGLPS_Msk                      </span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff23f66315da4c825502c360b7855988"> 6164</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Pos             (9U)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3314b8d9a65423906e4b7dc6da6152c"> 6165</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Msk             (0x1UL &lt;&lt; PWR_SR2_REGLPF_Pos)           </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d"> 6166</a></span><span class="preprocessor">#define PWR_SR2_REGLPF                 PWR_SR2_REGLPF_Msk                      </span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb351da51286ac6ecef463e03c665e85"> 6168</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Pos               (10U)</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77731b81c1c30295b5638e1502df5ab6"> 6169</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Msk               (0x1UL &lt;&lt; PWR_SR2_VOSF_Pos)             </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa16cbf806601b43cdbcba10b444c7f81"> 6170</a></span><span class="preprocessor">#define PWR_SR2_VOSF                   PWR_SR2_VOSF_Msk                        </span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeee1497d70f726a937ae20688e75f23a"> 6171</a></span><span class="preprocessor">#define PWR_SR2_PVDO_Pos               (11U)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06"> 6172</a></span><span class="preprocessor">#define PWR_SR2_PVDO_Msk               (0x1UL &lt;&lt; PWR_SR2_PVDO_Pos)             </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fea15ae013036a5a24db22a52ca3147"> 6173</a></span><span class="preprocessor">#define PWR_SR2_PVDO                   PWR_SR2_PVDO_Msk                        </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8f456297caa1bdf56316aeaeeb2eae4"> 6175</a></span><span class="preprocessor">#define PWR_SR2_PVMO3_Pos              (14U)</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3689cfd285737059dbb4a748dbf117e1"> 6176</a></span><span class="preprocessor">#define PWR_SR2_PVMO3_Msk              (0x1UL &lt;&lt; PWR_SR2_PVMO3_Pos)            </span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed2a4928dc037f410049cf67cde12a52"> 6177</a></span><span class="preprocessor">#define PWR_SR2_PVMO3                  PWR_SR2_PVMO3_Msk                       </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span><span class="comment">/********************  Bit definition for PWR_SCR register  ********************/</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3"> 6180</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Pos               (0U)</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9db68cb99dedae6f165584bfe2063920"> 6181</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Msk               (0x7UL &lt;&lt; PWR_SCR_CWUF_Pos)             </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c"> 6182</a></span><span class="preprocessor">#define PWR_SCR_CWUF                   PWR_SCR_CWUF_Msk                        </span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6909ba44c7142a50c39b58cb72ef464"> 6183</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Pos              (0U)</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga142fa620aec1ce292870d2a88c8e4bfc"> 6184</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Msk              (0x1UL &lt;&lt; PWR_SCR_CWUF1_Pos)            </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70"> 6185</a></span><span class="preprocessor">#define PWR_SCR_CWUF1                  PWR_SCR_CWUF1_Msk                       </span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad97b48b66e135768b645abbf6ca4a0c8"> 6186</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Pos              (1U)</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98a59ab189af3edee39d5f86586c1d4a"> 6187</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Msk              (0x1UL &lt;&lt; PWR_SCR_CWUF2_Pos)            </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d"> 6188</a></span><span class="preprocessor">#define PWR_SCR_CWUF2                  PWR_SCR_CWUF2_Msk                       </span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80713e25e31ad64073d8ab9c9cd9248f"> 6189</a></span><span class="preprocessor">#define PWR_SCR_CWUF3_Pos              (2U)</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe80c512090943bc2e4aea5068bed2c0"> 6190</a></span><span class="preprocessor">#define PWR_SCR_CWUF3_Msk              (0x1UL &lt;&lt; PWR_SCR_CWUF3_Pos)            </span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a"> 6191</a></span><span class="preprocessor">#define PWR_SCR_CWUF3                  PWR_SCR_CWUF3_Msk                       </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f34b23af0231421e8ec6d6b0d47f6fc"> 6193</a></span><span class="preprocessor">#define PWR_SCR_CWPVDF_Pos             (8U)</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73e0c8f9a176fb2dabebbaceb78b6b8c"> 6194</a></span><span class="preprocessor">#define PWR_SCR_CWPVDF_Msk             (0x1UL &lt;&lt; PWR_SCR_CWPVDF_Pos)           </span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84bb8804fb6868ce0178770500e91451"> 6195</a></span><span class="preprocessor">#define PWR_SCR_CWPVDF                 PWR_SCR_CWPVDF_Msk                      </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ce84af0d9901aa2ab7486c0ad5d8473"> 6197</a></span><span class="preprocessor">#define PWR_SCR_CWRFBUSYF_Pos          (11U)</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89d83275efba81133c114b398aadc14e"> 6198</a></span><span class="preprocessor">#define PWR_SCR_CWRFBUSYF_Msk          (0x1UL &lt;&lt; PWR_SCR_CWRFBUSYF_Pos)        </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad75c763009ac3a6e4aa78a213ff3988f"> 6199</a></span><span class="preprocessor">#define PWR_SCR_CWRFBUSYF              PWR_SCR_CWRFBUSYF_Msk                   </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0945424dab150c660eea604a43e54c0e"> 6201</a></span><span class="preprocessor">#define PWR_SCR_CC2HF_Pos              (14U)</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57618e4009308e4f6843e5b275e675d5"> 6202</a></span><span class="preprocessor">#define PWR_SCR_CC2HF_Msk              (0x1UL &lt;&lt; PWR_SCR_CC2HF_Pos)            </span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1af109a7abb9d0bb7f772175b8730a8b"> 6203</a></span><span class="preprocessor">#define PWR_SCR_CC2HF                  PWR_SCR_CC2HF_Msk                       </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="comment">/********************  Bit definition for PWR_CR5 register  ********************/</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4954412a759fb85046518fa7e5506b9d"> 6206</a></span><span class="preprocessor">#define PWR_CR5_RFEOLEN_Pos            (14U)</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b4d2701cb692fbcdc2c11c59cb78da9"> 6207</a></span><span class="preprocessor">#define PWR_CR5_RFEOLEN_Msk            (0x1UL &lt;&lt; PWR_CR5_RFEOLEN_Pos)           </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2a22fb7f751fe39d3536111af88756c"> 6208</a></span><span class="preprocessor">#define PWR_CR5_RFEOLEN                PWR_CR5_RFEOLEN_Msk                      </span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d566721bb84e086dafcf366dc068834"> 6210</a></span><span class="preprocessor">#define PWR_CR5_SMPSEN_Pos             (15U)</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4fa94dac12f48f08eb46683ad9bf4a6"> 6211</a></span><span class="preprocessor">#define PWR_CR5_SMPSEN_Msk             (0x1UL &lt;&lt; PWR_CR5_SMPSEN_Pos)           </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad56cd8b6a4178a44439c09243b64703c"> 6212</a></span><span class="preprocessor">#define PWR_CR5_SMPSEN                 PWR_CR5_SMPSEN_Msk                      </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="comment">/********************  Bit definition for PWR_PUCRA register  *****************/</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0cd6af8f81412067e7d23b3c36f5dde"> 6215</a></span><span class="preprocessor">#define PWR_PUCRA_PA0_Pos              (0U)</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59b53d54c8c70d2afc6586b115db7aaf"> 6216</a></span><span class="preprocessor">#define PWR_PUCRA_PA0_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA0_Pos)            </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga169c59fcd30cd6255743d076f51e6332"> 6217</a></span><span class="preprocessor">#define PWR_PUCRA_PA0                  PWR_PUCRA_PA0_Msk                       </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga629e0da7ec1b23adfa6373a0b7db9bde"> 6218</a></span><span class="preprocessor">#define PWR_PUCRA_PA1_Pos              (1U)</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ef14597b5a97e2cae2be52962e5323b"> 6219</a></span><span class="preprocessor">#define PWR_PUCRA_PA1_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA1_Pos)            </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3"> 6220</a></span><span class="preprocessor">#define PWR_PUCRA_PA1                  PWR_PUCRA_PA1_Msk                       </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ee78b6346ef5d6d916576aff68b47d6"> 6221</a></span><span class="preprocessor">#define PWR_PUCRA_PA2_Pos              (2U)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e82a239452bb018157e3656eccf3afb"> 6222</a></span><span class="preprocessor">#define PWR_PUCRA_PA2_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA2_Pos)            </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637"> 6223</a></span><span class="preprocessor">#define PWR_PUCRA_PA2                  PWR_PUCRA_PA2_Msk                       </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga670de3c49c1c3070982952fcc4ae3151"> 6224</a></span><span class="preprocessor">#define PWR_PUCRA_PA3_Pos              (3U)</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ae0d70425d15078cf339b01c7b8190a"> 6225</a></span><span class="preprocessor">#define PWR_PUCRA_PA3_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA3_Pos)            </span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac091a74842ea29ed914029a65058702d"> 6226</a></span><span class="preprocessor">#define PWR_PUCRA_PA3                  PWR_PUCRA_PA3_Msk                       </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c9c0fd85bb245adb777961d58ab19cf"> 6227</a></span><span class="preprocessor">#define PWR_PUCRA_PA4_Pos              (4U)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02aeb0f5747375daee2488ee818535de"> 6228</a></span><span class="preprocessor">#define PWR_PUCRA_PA4_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA4_Pos)            </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01a7945818e176f22294889671cefcc5"> 6229</a></span><span class="preprocessor">#define PWR_PUCRA_PA4                  PWR_PUCRA_PA4_Msk                       </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18bf019c1eff15ed18a20dd1a0549785"> 6230</a></span><span class="preprocessor">#define PWR_PUCRA_PA5_Pos              (5U)</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28bb70b37b8d2539538d27510c554272"> 6231</a></span><span class="preprocessor">#define PWR_PUCRA_PA5_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA5_Pos)            </span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4"> 6232</a></span><span class="preprocessor">#define PWR_PUCRA_PA5                  PWR_PUCRA_PA5_Msk                       </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga439f5bfb949c44eaa8424a1d42e57978"> 6233</a></span><span class="preprocessor">#define PWR_PUCRA_PA6_Pos              (6U)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga403ab985c027f1b20022c764687e00a4"> 6234</a></span><span class="preprocessor">#define PWR_PUCRA_PA6_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA6_Pos)            </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a03fc634507c4acd78f5a3d862e682a"> 6235</a></span><span class="preprocessor">#define PWR_PUCRA_PA6                  PWR_PUCRA_PA6_Msk                       </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e7349048f35790b5ff909644ea333f3"> 6236</a></span><span class="preprocessor">#define PWR_PUCRA_PA7_Pos              (7U)</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad05ab6805e6783126974d0e3dcb2a4d3"> 6237</a></span><span class="preprocessor">#define PWR_PUCRA_PA7_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA7_Pos)            </span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcc5bae0e836f9dced965b9ea5be7efb"> 6238</a></span><span class="preprocessor">#define PWR_PUCRA_PA7                  PWR_PUCRA_PA7_Msk                       </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76804cc15c428dbe38048568522e5b0d"> 6239</a></span><span class="preprocessor">#define PWR_PUCRA_PA8_Pos              (8U)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2d5a3368e444f279a7af166c9823cd5"> 6240</a></span><span class="preprocessor">#define PWR_PUCRA_PA8_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA8_Pos)            </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2"> 6241</a></span><span class="preprocessor">#define PWR_PUCRA_PA8                  PWR_PUCRA_PA8_Msk                       </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga177f2edd73d9db4e925748c295db7a84"> 6242</a></span><span class="preprocessor">#define PWR_PUCRA_PA9_Pos              (9U)</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9dde6ee2c091baf19521149febaf7dd"> 6243</a></span><span class="preprocessor">#define PWR_PUCRA_PA9_Msk              (0x1UL &lt;&lt; PWR_PUCRA_PA9_Pos)            </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96c73bae1a8797e0b0bb20840bbacb96"> 6244</a></span><span class="preprocessor">#define PWR_PUCRA_PA9                  PWR_PUCRA_PA9_Msk                       </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga038a379d62e20e4aef961e720be97e31"> 6245</a></span><span class="preprocessor">#define PWR_PUCRA_PA10_Pos             (10U)</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbe03ce2b32c6d2d99f96eb370471439"> 6246</a></span><span class="preprocessor">#define PWR_PUCRA_PA10_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA10_Pos)           </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cc170ec9f694d2e53e4185386539ab9"> 6247</a></span><span class="preprocessor">#define PWR_PUCRA_PA10                 PWR_PUCRA_PA10_Msk                      </span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9db544bca1fc218ee63a783f56cce7d3"> 6248</a></span><span class="preprocessor">#define PWR_PUCRA_PA11_Pos             (11U)</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1"> 6249</a></span><span class="preprocessor">#define PWR_PUCRA_PA11_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA11_Pos)           </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c"> 6250</a></span><span class="preprocessor">#define PWR_PUCRA_PA11                 PWR_PUCRA_PA11_Msk                      </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a254cb47b1edba3f930d4a0f967d193"> 6251</a></span><span class="preprocessor">#define PWR_PUCRA_PA12_Pos             (12U)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga413606379c8e0c1a3e1038cde7f30868"> 6252</a></span><span class="preprocessor">#define PWR_PUCRA_PA12_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA12_Pos)           </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24ea01deb040e636ed39d21098f25d4e"> 6253</a></span><span class="preprocessor">#define PWR_PUCRA_PA12                 PWR_PUCRA_PA12_Msk                      </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae37bee63471a1e3adadd36d2ad9d56a0"> 6254</a></span><span class="preprocessor">#define PWR_PUCRA_PA13_Pos             (13U)</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30fca5031723da3035cd0ac84416c8e2"> 6255</a></span><span class="preprocessor">#define PWR_PUCRA_PA13_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA13_Pos)           </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ea0cce66170e2ccf02106afb53d1be1"> 6256</a></span><span class="preprocessor">#define PWR_PUCRA_PA13                 PWR_PUCRA_PA13_Msk                      </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf90614f35ad1ba6bf5df66e348d12765"> 6257</a></span><span class="preprocessor">#define PWR_PUCRA_PA14_Pos             (14U)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa28f66623d5d66327d1453fd875e1ad1"> 6258</a></span><span class="preprocessor">#define PWR_PUCRA_PA14_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA14_Pos)           </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c0fa9af0bcee6ec62c9bc0ab88d362d"> 6259</a></span><span class="preprocessor">#define PWR_PUCRA_PA14                 PWR_PUCRA_PA14_Msk                      </span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5484e1871ca5dcc376cb8af8c09e31d8"> 6260</a></span><span class="preprocessor">#define PWR_PUCRA_PA15_Pos             (15U)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabee7372783982d4d000e2e847c8dc630"> 6261</a></span><span class="preprocessor">#define PWR_PUCRA_PA15_Msk             (0x1UL &lt;&lt; PWR_PUCRA_PA15_Pos)           </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6"> 6262</a></span><span class="preprocessor">#define PWR_PUCRA_PA15                 PWR_PUCRA_PA15_Msk                      </span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span><span class="comment">/********************  Bit definition for PWR_PDCRA register  *****************/</span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2c3d576c278f7a457df84055f462389"> 6265</a></span><span class="preprocessor">#define PWR_PDCRA_PA0_Pos              (0U)</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d"> 6266</a></span><span class="preprocessor">#define PWR_PDCRA_PA0_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA0_Pos)            </span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe33ba93d8caeda571f2d255494f2caa"> 6267</a></span><span class="preprocessor">#define PWR_PDCRA_PA0                  PWR_PDCRA_PA0_Msk                       </span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad78cb2c80a668fd49f46a967a2127504"> 6268</a></span><span class="preprocessor">#define PWR_PDCRA_PA1_Pos              (1U)</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa539589ee6592bc1f92bc036675162e6"> 6269</a></span><span class="preprocessor">#define PWR_PDCRA_PA1_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA1_Pos)            </span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae89c2b6bcc82f0c028e3e04e393cf264"> 6270</a></span><span class="preprocessor">#define PWR_PDCRA_PA1                  PWR_PDCRA_PA1_Msk                       </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15678ed9bb3c2b725c34fb874ff86136"> 6271</a></span><span class="preprocessor">#define PWR_PDCRA_PA2_Pos              (2U)</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4"> 6272</a></span><span class="preprocessor">#define PWR_PDCRA_PA2_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA2_Pos)            </span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga771a8cc2433de6e3190618a12211d750"> 6273</a></span><span class="preprocessor">#define PWR_PDCRA_PA2                  PWR_PDCRA_PA2_Msk                       </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64cc691124fc29facfe95b4df899e7a5"> 6274</a></span><span class="preprocessor">#define PWR_PDCRA_PA3_Pos              (3U)</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab44ba6d2692ecba3213aaf1236f6a985"> 6275</a></span><span class="preprocessor">#define PWR_PDCRA_PA3_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA3_Pos)            </span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c253f1fdca9a3927853daad5031d351"> 6276</a></span><span class="preprocessor">#define PWR_PDCRA_PA3                  PWR_PDCRA_PA3_Msk                       </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a0ecd9ecfa15126d8696a37e69c0fdc"> 6277</a></span><span class="preprocessor">#define PWR_PDCRA_PA4_Pos              (4U)</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a027d892d2f7122794c13c4d937140d"> 6278</a></span><span class="preprocessor">#define PWR_PDCRA_PA4_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA4_Pos)            </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3760e2a24c021505475f49022333a96c"> 6279</a></span><span class="preprocessor">#define PWR_PDCRA_PA4                  PWR_PDCRA_PA4_Msk                       </span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55557de68f97e4e0b6108354cf6efb8f"> 6280</a></span><span class="preprocessor">#define PWR_PDCRA_PA5_Pos              (5U)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bfb96db542041102de79fc11bb01d06"> 6281</a></span><span class="preprocessor">#define PWR_PDCRA_PA5_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA5_Pos)            </span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc699a7651005b7b93e4fae230b3ef2e"> 6282</a></span><span class="preprocessor">#define PWR_PDCRA_PA5                  PWR_PDCRA_PA5_Msk                       </span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad61d97c2c9d34986e5b3cd9e0870d05e"> 6283</a></span><span class="preprocessor">#define PWR_PDCRA_PA6_Pos              (6U)</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga518779284420c211407770d6f434c901"> 6284</a></span><span class="preprocessor">#define PWR_PDCRA_PA6_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA6_Pos)            </span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5"> 6285</a></span><span class="preprocessor">#define PWR_PDCRA_PA6                  PWR_PDCRA_PA6_Msk                       </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedffd27dd8213ee6d9ce7a36ef3c59f7"> 6286</a></span><span class="preprocessor">#define PWR_PDCRA_PA7_Pos              (7U)</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9df96cb99663dc62934da321aaecf8b1"> 6287</a></span><span class="preprocessor">#define PWR_PDCRA_PA7_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA7_Pos)            </span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09275b29798705676d45c9c785f9976"> 6288</a></span><span class="preprocessor">#define PWR_PDCRA_PA7                  PWR_PDCRA_PA7_Msk                       </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f5e3867af8ea44974af1d92914a284a"> 6289</a></span><span class="preprocessor">#define PWR_PDCRA_PA8_Pos              (8U)</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93a982eda80652cae76ed398ca60ccd0"> 6290</a></span><span class="preprocessor">#define PWR_PDCRA_PA8_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA8_Pos)            </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d"> 6291</a></span><span class="preprocessor">#define PWR_PDCRA_PA8                  PWR_PDCRA_PA8_Msk                       </span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3eb54d20e7bef07008a7837c284d296"> 6292</a></span><span class="preprocessor">#define PWR_PDCRA_PA9_Pos              (9U)</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad"> 6293</a></span><span class="preprocessor">#define PWR_PDCRA_PA9_Msk              (0x1UL &lt;&lt; PWR_PDCRA_PA9_Pos)            </span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88e244d97c388adb98fd406c08666f24"> 6294</a></span><span class="preprocessor">#define PWR_PDCRA_PA9                  PWR_PDCRA_PA9_Msk                       </span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7ebea38c0b6b349fce78effaa420d4f"> 6295</a></span><span class="preprocessor">#define PWR_PDCRA_PA10_Pos             (10U)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga275d31c4a20ced7408cb555667c1d425"> 6296</a></span><span class="preprocessor">#define PWR_PDCRA_PA10_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA10_Pos)           </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb64169709bc6bb557076f5a85fe1504"> 6297</a></span><span class="preprocessor">#define PWR_PDCRA_PA10                 PWR_PDCRA_PA10_Msk                      </span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad395e265266e0c56a387648afd486dea"> 6298</a></span><span class="preprocessor">#define PWR_PDCRA_PA11_Pos             (11U)</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3af2137078270558bd54576674e11c8"> 6299</a></span><span class="preprocessor">#define PWR_PDCRA_PA11_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA11_Pos)           </span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39758c425db38f7ae510c37b9e64722c"> 6300</a></span><span class="preprocessor">#define PWR_PDCRA_PA11                 PWR_PDCRA_PA11_Msk                      </span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b832656ec96ed007078821cce9c6b7f"> 6301</a></span><span class="preprocessor">#define PWR_PDCRA_PA12_Pos             (12U)</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga088f08cd4ff10d16a3e8233d50082e40"> 6302</a></span><span class="preprocessor">#define PWR_PDCRA_PA12_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA12_Pos)           </span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91911c5d20a197108c51537b04958b02"> 6303</a></span><span class="preprocessor">#define PWR_PDCRA_PA12                 PWR_PDCRA_PA12_Msk                      </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd9a83e26cd32e17d3c1cd887db5cfb8"> 6304</a></span><span class="preprocessor">#define PWR_PDCRA_PA13_Pos             (13U)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3e66317cb4c8aefadfe36ae5c8dd381"> 6305</a></span><span class="preprocessor">#define PWR_PDCRA_PA13_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA13_Pos)           </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0b9a7516ce327e5ced74043ed9de677"> 6306</a></span><span class="preprocessor">#define PWR_PDCRA_PA13                 PWR_PDCRA_PA13_Msk                      </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dd3afc029de4dfff0d8cfcc87c7a6d3"> 6307</a></span><span class="preprocessor">#define PWR_PDCRA_PA14_Pos             (14U)</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga700d6c54773f659bc57c38afeb86bf51"> 6308</a></span><span class="preprocessor">#define PWR_PDCRA_PA14_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA14_Pos)           </span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab64428d4a9dab9efce521cd7d923af64"> 6309</a></span><span class="preprocessor">#define PWR_PDCRA_PA14                 PWR_PDCRA_PA14_Msk                      </span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f6bc2b13e80315e8f894d6197d01a26"> 6310</a></span><span class="preprocessor">#define PWR_PDCRA_PA15_Pos             (15U)</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e2c2ba80aa038722780130a44b85394"> 6311</a></span><span class="preprocessor">#define PWR_PDCRA_PA15_Msk             (0x1UL &lt;&lt; PWR_PDCRA_PA15_Pos)           </span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7e54c4a3d156d5be7a1bfd04cdaf908"> 6312</a></span><span class="preprocessor">#define PWR_PDCRA_PA15                 PWR_PDCRA_PA15_Msk                      </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span><span class="comment">/********************  Bit definition for PWR_PUCRB register  *****************/</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8b7bea6f361243a5e3b6d81c69bd87e"> 6315</a></span><span class="preprocessor">#define PWR_PUCRB_PB0_Pos              (0U)</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97a79251e6862e306db3a66efef348ce"> 6316</a></span><span class="preprocessor">#define PWR_PUCRB_PB0_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB0_Pos)            </span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga511b67a6d2a4745e92351a619b4aaa97"> 6317</a></span><span class="preprocessor">#define PWR_PUCRB_PB0                  PWR_PUCRB_PB0_Msk                       </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5c5009035dd58e45306c498d7e8eb10"> 6318</a></span><span class="preprocessor">#define PWR_PUCRB_PB1_Pos              (1U)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga185637d506df5bfb727bc67ff3f0d383"> 6319</a></span><span class="preprocessor">#define PWR_PUCRB_PB1_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB1_Pos)            </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4868b26376c5ce38025c617d9a45a81"> 6320</a></span><span class="preprocessor">#define PWR_PUCRB_PB1                  PWR_PUCRB_PB1_Msk                       </span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27d1ce9e24b3da46b16009f2561dcfae"> 6321</a></span><span class="preprocessor">#define PWR_PUCRB_PB2_Pos              (2U)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4a9b734d743bff18dee0f4ef45f8a72"> 6322</a></span><span class="preprocessor">#define PWR_PUCRB_PB2_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB2_Pos)            </span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ee1eaf52a2e5d28819edc4c0de2e2bd"> 6323</a></span><span class="preprocessor">#define PWR_PUCRB_PB2                  PWR_PUCRB_PB2_Msk                       </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac07487edcbbb35a207865aae0253ea6b"> 6324</a></span><span class="preprocessor">#define PWR_PUCRB_PB3_Pos              (3U)</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b"> 6325</a></span><span class="preprocessor">#define PWR_PUCRB_PB3_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB3_Pos)            </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90577c39614de0671db781f5168a2086"> 6326</a></span><span class="preprocessor">#define PWR_PUCRB_PB3                  PWR_PUCRB_PB3_Msk                       </span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde93a40d94750cadb48323667762920"> 6327</a></span><span class="preprocessor">#define PWR_PUCRB_PB4_Pos              (4U)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5856601dc7cc0fd024c066265cd66ab5"> 6328</a></span><span class="preprocessor">#define PWR_PUCRB_PB4_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB4_Pos)            </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ffa2061e37dad37437f5cb47be294a6"> 6329</a></span><span class="preprocessor">#define PWR_PUCRB_PB4                  PWR_PUCRB_PB4_Msk                       </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga793c8e552b6fa6aec7350005d9fda52b"> 6330</a></span><span class="preprocessor">#define PWR_PUCRB_PB5_Pos              (5U)</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab850e2a2514542723a500e110e08d437"> 6331</a></span><span class="preprocessor">#define PWR_PUCRB_PB5_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB5_Pos)            </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9178627a0718dfff48a9adf6bc0f963b"> 6332</a></span><span class="preprocessor">#define PWR_PUCRB_PB5                  PWR_PUCRB_PB5_Msk                       </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc77e13b38d72308d212810b2b16c15e"> 6333</a></span><span class="preprocessor">#define PWR_PUCRB_PB6_Pos              (6U)</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga611c3f3c049a2b9fc3df268417d220fe"> 6334</a></span><span class="preprocessor">#define PWR_PUCRB_PB6_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB6_Pos)            </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdeb9e492aedae104ed536c66f8603db"> 6335</a></span><span class="preprocessor">#define PWR_PUCRB_PB6                  PWR_PUCRB_PB6_Msk                       </span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacec5e29d6274e8b701daf4534e3514d3"> 6336</a></span><span class="preprocessor">#define PWR_PUCRB_PB7_Pos              (7U)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga229b88fe3d8743a07df6944091110d46"> 6337</a></span><span class="preprocessor">#define PWR_PUCRB_PB7_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB7_Pos)            </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga263cdba9a8ee852bb343a38ebab11833"> 6338</a></span><span class="preprocessor">#define PWR_PUCRB_PB7                  PWR_PUCRB_PB7_Msk                       </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5590a9f417a532470e2b3178a6899c7a"> 6339</a></span><span class="preprocessor">#define PWR_PUCRB_PB8_Pos              (8U)</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab52e58aa2430efd8ce4c3b56f25449c2"> 6340</a></span><span class="preprocessor">#define PWR_PUCRB_PB8_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB8_Pos)            </span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga325bd47d4e80182dd0d4df86de234f08"> 6341</a></span><span class="preprocessor">#define PWR_PUCRB_PB8                  PWR_PUCRB_PB8_Msk                       </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ae120fd449195f2455cdef163db8c9f"> 6342</a></span><span class="preprocessor">#define PWR_PUCRB_PB9_Pos              (9U)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf60a9b563507d91e4e7df6a82bab5b2f"> 6343</a></span><span class="preprocessor">#define PWR_PUCRB_PB9_Msk              (0x1UL &lt;&lt; PWR_PUCRB_PB9_Pos)            </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd07d527d46866c35a88f22f54f984b0"> 6344</a></span><span class="preprocessor">#define PWR_PUCRB_PB9                  PWR_PUCRB_PB9_Msk                       </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74bb1101f66400f74c95b555784f37b5"> 6345</a></span><span class="preprocessor">#define PWR_PUCRB_PB10_Pos             (10U)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb9df3c7cf2671832def322015e83a4c"> 6346</a></span><span class="preprocessor">#define PWR_PUCRB_PB10_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB10_Pos)           </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0656dd1959661573b20a5db7ac20708"> 6347</a></span><span class="preprocessor">#define PWR_PUCRB_PB10                 PWR_PUCRB_PB10_Msk                      </span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30691353878c50965f53ddee71c7e1c9"> 6348</a></span><span class="preprocessor">#define PWR_PUCRB_PB11_Pos             (11U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d621fd8a99b329fcc3ebe2e00e0e2be"> 6349</a></span><span class="preprocessor">#define PWR_PUCRB_PB11_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB11_Pos)           </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7891d31a8e1a142f7b0fa18bda9e959"> 6350</a></span><span class="preprocessor">#define PWR_PUCRB_PB11                 PWR_PUCRB_PB11_Msk                      </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c1fba71e90962e03ad54ddf82985de8"> 6351</a></span><span class="preprocessor">#define PWR_PUCRB_PB12_Pos             (12U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga945c238b75adbc46ffd1f94cc5d35e7e"> 6352</a></span><span class="preprocessor">#define PWR_PUCRB_PB12_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB12_Pos)           </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc4091b0e1fbab30f23af34741e3173"> 6353</a></span><span class="preprocessor">#define PWR_PUCRB_PB12                 PWR_PUCRB_PB12_Msk                      </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba1fbccd78a058c4c6831be8c7e755a2"> 6354</a></span><span class="preprocessor">#define PWR_PUCRB_PB13_Pos             (13U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39ea122f3c6baf3a4043160d6fcd0cb6"> 6355</a></span><span class="preprocessor">#define PWR_PUCRB_PB13_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB13_Pos)           </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65b1ef48ac1593f33850cd9bf05343b3"> 6356</a></span><span class="preprocessor">#define PWR_PUCRB_PB13                 PWR_PUCRB_PB13_Msk                      </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2f0c341d6b79a3d3d2216b8f4ee76ab"> 6357</a></span><span class="preprocessor">#define PWR_PUCRB_PB14_Pos             (14U)</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50352afabef5f92da21a1231e8fc782b"> 6358</a></span><span class="preprocessor">#define PWR_PUCRB_PB14_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB14_Pos)           </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c81bbc64b7903d2a1b0269d6d52a284"> 6359</a></span><span class="preprocessor">#define PWR_PUCRB_PB14                 PWR_PUCRB_PB14_Msk                      </span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da4c20cccb252d9f087126a73a07186"> 6360</a></span><span class="preprocessor">#define PWR_PUCRB_PB15_Pos             (15U)</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b43872f66b27a4b3384744a7de806b8"> 6361</a></span><span class="preprocessor">#define PWR_PUCRB_PB15_Msk             (0x1UL &lt;&lt; PWR_PUCRB_PB15_Pos)           </span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a82158bc0e841126c7cf09e466d11ba"> 6362</a></span><span class="preprocessor">#define PWR_PUCRB_PB15                 PWR_PUCRB_PB15_Msk                      </span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span><span class="comment">/********************  Bit definition for PWR_PDCRB register  *****************/</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae417e1645b8d1b98a5ac5f6defa451d7"> 6365</a></span><span class="preprocessor">#define PWR_PDCRB_PB0_Pos              (0U)</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15a6344178b5b993cc95a9be40746d0a"> 6366</a></span><span class="preprocessor">#define PWR_PDCRB_PB0_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB0_Pos)            </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5"> 6367</a></span><span class="preprocessor">#define PWR_PDCRB_PB0                  PWR_PDCRB_PB0_Msk                       </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf2880d667bf52525e768a62eda921ec"> 6368</a></span><span class="preprocessor">#define PWR_PDCRB_PB1_Pos              (1U)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79729f14980ea1adcac3e0137ad4f6ec"> 6369</a></span><span class="preprocessor">#define PWR_PDCRB_PB1_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB1_Pos)            </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70a3b62e431b262b4d225d25d2ec1feb"> 6370</a></span><span class="preprocessor">#define PWR_PDCRB_PB1                  PWR_PDCRB_PB1_Msk                       </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae549efff8a110c267e6d2b3d2d136724"> 6371</a></span><span class="preprocessor">#define PWR_PDCRB_PB2_Pos              (2U)</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga185a1fcee5d53fd424293212fc69a67c"> 6372</a></span><span class="preprocessor">#define PWR_PDCRB_PB2_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB2_Pos)            </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga646605e005f43ead924a6fc563fddf0a"> 6373</a></span><span class="preprocessor">#define PWR_PDCRB_PB2                  PWR_PDCRB_PB2_Msk                       </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88068f97a716a8bf83b651d0ca7190cf"> 6374</a></span><span class="preprocessor">#define PWR_PDCRB_PB3_Pos              (3U)</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06e013f883e0f8800bd2b070ff05c6fd"> 6375</a></span><span class="preprocessor">#define PWR_PDCRB_PB3_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB3_Pos)            </span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17c1856e03317e444f6b5f4a54072790"> 6376</a></span><span class="preprocessor">#define PWR_PDCRB_PB3                  PWR_PDCRB_PB3_Msk                       </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02f3dff2c02f51e4142ee1d758a0ae83"> 6377</a></span><span class="preprocessor">#define PWR_PDCRB_PB4_Pos              (4U)</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40bddd9bb8a807bac1d612bd685f1e94"> 6378</a></span><span class="preprocessor">#define PWR_PDCRB_PB4_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB4_Pos)            </span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac86c72b79137e208ff9d2f1268a7ac99"> 6379</a></span><span class="preprocessor">#define PWR_PDCRB_PB4                  PWR_PDCRB_PB4_Msk                       </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4e99cc40a6641c50ace6eaa279d9ddb"> 6380</a></span><span class="preprocessor">#define PWR_PDCRB_PB5_Pos              (5U)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88c9599e11d339cf5256bfa0d9014c20"> 6381</a></span><span class="preprocessor">#define PWR_PDCRB_PB5_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB5_Pos)            </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8518c45d35163e51774548032a3670f0"> 6382</a></span><span class="preprocessor">#define PWR_PDCRB_PB5                  PWR_PDCRB_PB5_Msk                       </span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e8ffb991583aa120a322ce8ae77e31b"> 6383</a></span><span class="preprocessor">#define PWR_PDCRB_PB6_Pos              (6U)</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5"> 6384</a></span><span class="preprocessor">#define PWR_PDCRB_PB6_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB6_Pos)            </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8aca8a173ba6e7feebceab89fa9c091"> 6385</a></span><span class="preprocessor">#define PWR_PDCRB_PB6                  PWR_PDCRB_PB6_Msk                       </span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab80a196376969123af74aff2f0c1c78a"> 6386</a></span><span class="preprocessor">#define PWR_PDCRB_PB7_Pos              (7U)</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf97c7daa768c5be12529068b9af64711"> 6387</a></span><span class="preprocessor">#define PWR_PDCRB_PB7_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB7_Pos)            </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49fb2b285d7e997e7a75072a892c28c6"> 6388</a></span><span class="preprocessor">#define PWR_PDCRB_PB7                  PWR_PDCRB_PB7_Msk                       </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99ca1c1a450b01060a51e831ad85bbe9"> 6389</a></span><span class="preprocessor">#define PWR_PDCRB_PB8_Pos              (8U)</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ba1a142c95aca29ea195edcdd1510c5"> 6390</a></span><span class="preprocessor">#define PWR_PDCRB_PB8_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB8_Pos)            </span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ff351a0b6cbb045bda3662e11b7b02e"> 6391</a></span><span class="preprocessor">#define PWR_PDCRB_PB8                  PWR_PDCRB_PB8_Msk                       </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7d585726d8c1fc402300603754bb148"> 6392</a></span><span class="preprocessor">#define PWR_PDCRB_PB9_Pos              (9U)</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7950ae13b792c51cbcd96244976dda93"> 6393</a></span><span class="preprocessor">#define PWR_PDCRB_PB9_Msk              (0x1UL &lt;&lt; PWR_PDCRB_PB9_Pos)            </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab"> 6394</a></span><span class="preprocessor">#define PWR_PDCRB_PB9                  PWR_PDCRB_PB9_Msk                       </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb06a08fa1fb2014d72197fb47244a86"> 6395</a></span><span class="preprocessor">#define PWR_PDCRB_PB10_Pos             (10U)</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43185721139c1f82cce33f0c559a333a"> 6396</a></span><span class="preprocessor">#define PWR_PDCRB_PB10_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB10_Pos)           </span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34ce803d2dafb5f99c5b621222a8ccda"> 6397</a></span><span class="preprocessor">#define PWR_PDCRB_PB10                 PWR_PDCRB_PB10_Msk                      </span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5c8ad927e9539b8ad087d43373b980b"> 6398</a></span><span class="preprocessor">#define PWR_PDCRB_PB11_Pos             (11U)</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e8b8e6e89b9257dbf271de2a70039ec"> 6399</a></span><span class="preprocessor">#define PWR_PDCRB_PB11_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB11_Pos)           </span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeadd3241eb26dd0de6ad44ac878ffed"> 6400</a></span><span class="preprocessor">#define PWR_PDCRB_PB11                 PWR_PDCRB_PB11_Msk                      </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77d1ce4d10b6632fab732eee1f686170"> 6401</a></span><span class="preprocessor">#define PWR_PDCRB_PB12_Pos             (12U)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7108f4c1f332fb89e49cec215be82a6f"> 6402</a></span><span class="preprocessor">#define PWR_PDCRB_PB12_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB12_Pos)           </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac812e3841c1d2c7e3f17be6934b17754"> 6403</a></span><span class="preprocessor">#define PWR_PDCRB_PB12                 PWR_PDCRB_PB12_Msk                      </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb59c3cbe6e97fe24bd8d8048a5aa177"> 6404</a></span><span class="preprocessor">#define PWR_PDCRB_PB13_Pos             (13U)</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b6a69d9995a4bb0349c3abc06455109"> 6405</a></span><span class="preprocessor">#define PWR_PDCRB_PB13_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB13_Pos)           </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga194138623bfc79166685917211cf171c"> 6406</a></span><span class="preprocessor">#define PWR_PDCRB_PB13                 PWR_PDCRB_PB13_Msk                      </span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00891f1a86392e073489c8aa8c9d8c45"> 6407</a></span><span class="preprocessor">#define PWR_PDCRB_PB14_Pos             (14U)</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc0f6e2f3d4d1924889bcd59d2e3f9c4"> 6408</a></span><span class="preprocessor">#define PWR_PDCRB_PB14_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB14_Pos)           </span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da678c53f34c77f39409eda53f793e2"> 6409</a></span><span class="preprocessor">#define PWR_PDCRB_PB14                 PWR_PDCRB_PB14_Msk                      </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga043a13c2c316ebb7e16ca093b54f978f"> 6410</a></span><span class="preprocessor">#define PWR_PDCRB_PB15_Pos             (15U)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b170531e58f4b880cd586eb0aa0b8d7"> 6411</a></span><span class="preprocessor">#define PWR_PDCRB_PB15_Msk             (0x1UL &lt;&lt; PWR_PDCRB_PB15_Pos)           </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71a53829f108029eaef213068691ea2f"> 6412</a></span><span class="preprocessor">#define PWR_PDCRB_PB15                 PWR_PDCRB_PB15_Msk                      </span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span><span class="comment">/********************  Bit definition for PWR_PUCRC register  *****************/</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabd169f4fed66ee20777b3e24e9f5504"> 6415</a></span><span class="preprocessor">#define PWR_PUCRC_PC0_Pos              (0U)</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06a2e8cae26a5fa6b05ff698a6b65b56"> 6416</a></span><span class="preprocessor">#define PWR_PUCRC_PC0_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC0_Pos)            </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga046229fb09e925690d4d6ec66c9ae06b"> 6417</a></span><span class="preprocessor">#define PWR_PUCRC_PC0                  PWR_PUCRC_PC0_Msk                       </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37e6d1af6ba12e9b4eb43f401eb247a1"> 6418</a></span><span class="preprocessor">#define PWR_PUCRC_PC1_Pos              (1U)</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga651dd7a106fea5d8e1de2c1ea8ca56ca"> 6419</a></span><span class="preprocessor">#define PWR_PUCRC_PC1_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC1_Pos)            </span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a4100baf8ef865087244f84dbba9134"> 6420</a></span><span class="preprocessor">#define PWR_PUCRC_PC1                  PWR_PUCRC_PC1_Msk                       </span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48a269ce8ad9447f65fb15f3c1a43bae"> 6421</a></span><span class="preprocessor">#define PWR_PUCRC_PC2_Pos              (2U)</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20b1dc9d3096bd558b207f546e38ce5a"> 6422</a></span><span class="preprocessor">#define PWR_PUCRC_PC2_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC2_Pos)            </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2138683c7ec914c2a9df05985a2a4981"> 6423</a></span><span class="preprocessor">#define PWR_PUCRC_PC2                  PWR_PUCRC_PC2_Msk                       </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed3d9ea52bba4e87cff86ccafe40600c"> 6424</a></span><span class="preprocessor">#define PWR_PUCRC_PC3_Pos              (3U)</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad22badd8908bc488775ef31d9b7295b6"> 6425</a></span><span class="preprocessor">#define PWR_PUCRC_PC3_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC3_Pos)            </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b429a4ba2f61690da469884e9d40a42"> 6426</a></span><span class="preprocessor">#define PWR_PUCRC_PC3                  PWR_PUCRC_PC3_Msk                       </span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38c031672a9d86067e0c982e85aad04f"> 6427</a></span><span class="preprocessor">#define PWR_PUCRC_PC4_Pos              (4U)</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac176491e7a952894ed8e2fb0f3095fdc"> 6428</a></span><span class="preprocessor">#define PWR_PUCRC_PC4_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC4_Pos)            </span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76dc59c81842b8d108b79e0763b57549"> 6429</a></span><span class="preprocessor">#define PWR_PUCRC_PC4                  PWR_PUCRC_PC4_Msk                       </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab8a65ead937dd66f47dfb917973607b"> 6430</a></span><span class="preprocessor">#define PWR_PUCRC_PC5_Pos              (5U)</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a91e26e448892088eecee710d11a8b7"> 6431</a></span><span class="preprocessor">#define PWR_PUCRC_PC5_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC5_Pos)            </span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae162bdf158cd3698678f0a09e1d6f554"> 6432</a></span><span class="preprocessor">#define PWR_PUCRC_PC5                  PWR_PUCRC_PC5_Msk                       </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga115b83aa7f45ff109dd9ad68221b92b2"> 6433</a></span><span class="preprocessor">#define PWR_PUCRC_PC6_Pos              (6U)</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cb9b3cf8860312c689cab4b3ae050a9"> 6434</a></span><span class="preprocessor">#define PWR_PUCRC_PC6_Msk              (0x1UL &lt;&lt; PWR_PUCRC_PC6_Pos)            </span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e4c8f7ea80f3289de4ddbebeff6243d"> 6435</a></span><span class="preprocessor">#define PWR_PUCRC_PC6                  PWR_PUCRC_PC6_Msk                       </span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82b8ba2328511028baa2d19f3d04bf1b"> 6436</a></span><span class="preprocessor">#define PWR_PUCRC_PC13_Pos             (13U)</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58c29d1494321ada2ff34fbb70f053e0"> 6437</a></span><span class="preprocessor">#define PWR_PUCRC_PC13_Msk             (0x1UL &lt;&lt; PWR_PUCRC_PC13_Pos)           </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d0f6a1b0a1d3bb63f223feca0789cc6"> 6438</a></span><span class="preprocessor">#define PWR_PUCRC_PC13                 PWR_PUCRC_PC13_Msk                      </span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21f2fd04cc7267e14486e4cc3bc986e3"> 6439</a></span><span class="preprocessor">#define PWR_PUCRC_PC14_Pos             (14U)</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1709fdf9272586848e07ec26681ef02"> 6440</a></span><span class="preprocessor">#define PWR_PUCRC_PC14_Msk             (0x1UL &lt;&lt; PWR_PUCRC_PC14_Pos)           </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879"> 6441</a></span><span class="preprocessor">#define PWR_PUCRC_PC14                 PWR_PUCRC_PC14_Msk                      </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74512b608c5d148e828408fde672bad7"> 6442</a></span><span class="preprocessor">#define PWR_PUCRC_PC15_Pos             (15U)</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf85fa303abe85c2039ef9e178111dc6d"> 6443</a></span><span class="preprocessor">#define PWR_PUCRC_PC15_Msk             (0x1UL &lt;&lt; PWR_PUCRC_PC15_Pos)           </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fe36860f65a255740c13e5a8eff44cb"> 6444</a></span><span class="preprocessor">#define PWR_PUCRC_PC15                 PWR_PUCRC_PC15_Msk                      </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span><span class="comment">/********************  Bit definition for PWR_PDCRC register  *****************/</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca38d641ff941503ff9c86b2bd072150"> 6447</a></span><span class="preprocessor">#define PWR_PDCRC_PC0_Pos              (0U)</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea5b914e2e2d14ff835a0b0038d0076"> 6448</a></span><span class="preprocessor">#define PWR_PDCRC_PC0_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC0_Pos)            </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08e93891d098e450b30a20f368b3b016"> 6449</a></span><span class="preprocessor">#define PWR_PDCRC_PC0                  PWR_PDCRC_PC0_Msk                       </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a0a1b69a467563e5df3e14b4b9f33a4"> 6450</a></span><span class="preprocessor">#define PWR_PDCRC_PC1_Pos              (1U)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1e369820a995c0d05770e4bdd6ffb21"> 6451</a></span><span class="preprocessor">#define PWR_PDCRC_PC1_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC1_Pos)            </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9430b83f56aeaa4bc18e56fab9d0933b"> 6452</a></span><span class="preprocessor">#define PWR_PDCRC_PC1                  PWR_PDCRC_PC1_Msk                       </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da5939c4f9f2ccffce2524144d67a72"> 6453</a></span><span class="preprocessor">#define PWR_PDCRC_PC2_Pos              (2U)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7324f79ce0c59e4015119516949ad1b"> 6454</a></span><span class="preprocessor">#define PWR_PDCRC_PC2_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC2_Pos)            </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0166e629b31c38191eba9daaa6e5857"> 6455</a></span><span class="preprocessor">#define PWR_PDCRC_PC2                  PWR_PDCRC_PC2_Msk                       </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa639d691ff56d46bc82bc7302849cfd0"> 6456</a></span><span class="preprocessor">#define PWR_PDCRC_PC3_Pos              (3U)</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab78136abe805477e35b3c05e3a46ad6a"> 6457</a></span><span class="preprocessor">#define PWR_PDCRC_PC3_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC3_Pos)            </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed3afb5b6228139571eec959f08ca6f"> 6458</a></span><span class="preprocessor">#define PWR_PDCRC_PC3                  PWR_PDCRC_PC3_Msk                       </span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga736560cea02ac6a1967b147d546339f5"> 6459</a></span><span class="preprocessor">#define PWR_PDCRC_PC4_Pos              (4U)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef3149e8820a3f4acda984709cea9e7e"> 6460</a></span><span class="preprocessor">#define PWR_PDCRC_PC4_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC4_Pos)            </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0af268d587a5d3c1a02c06791da6ea4"> 6461</a></span><span class="preprocessor">#define PWR_PDCRC_PC4                  PWR_PDCRC_PC4_Msk                       </span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade9db08a712a3a3bfe995c30b1469570"> 6462</a></span><span class="preprocessor">#define PWR_PDCRC_PC5_Pos              (5U)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26a22ef2ebee09e18ca01bb42691d1a2"> 6463</a></span><span class="preprocessor">#define PWR_PDCRC_PC5_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC5_Pos)            </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e1a8823acaafffc7c6851d708ea166"> 6464</a></span><span class="preprocessor">#define PWR_PDCRC_PC5                  PWR_PDCRC_PC5_Msk                       </span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee5b2fb7bab0ed9695f107012a9eda6"> 6465</a></span><span class="preprocessor">#define PWR_PDCRC_PC6_Pos              (6U)</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45a5cb494862dbaf5adfff577d61c727"> 6466</a></span><span class="preprocessor">#define PWR_PDCRC_PC6_Msk              (0x1UL &lt;&lt; PWR_PDCRC_PC6_Pos)            </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8240b11fc928de312d5c8f9153e7f923"> 6467</a></span><span class="preprocessor">#define PWR_PDCRC_PC6                  PWR_PDCRC_PC6_Msk                       </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf87ceedbb4bcb9b438e16cb730002660"> 6468</a></span><span class="preprocessor">#define PWR_PDCRC_PC13_Pos             (13U)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf4feb5254b2653391c97eaa73792c84"> 6469</a></span><span class="preprocessor">#define PWR_PDCRC_PC13_Msk             (0x1UL &lt;&lt; PWR_PDCRC_PC13_Pos)           </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c6766e19dbd465fdcc14f06aa6bf1a8"> 6470</a></span><span class="preprocessor">#define PWR_PDCRC_PC13                 PWR_PDCRC_PC13_Msk                      </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c7db0cf632d3b6f601cccbaf19b57e1"> 6471</a></span><span class="preprocessor">#define PWR_PDCRC_PC14_Pos             (14U)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58433c2ed925858ecf2b4fe7426bfe23"> 6472</a></span><span class="preprocessor">#define PWR_PDCRC_PC14_Msk             (0x1UL &lt;&lt; PWR_PDCRC_PC14_Pos)           </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059"> 6473</a></span><span class="preprocessor">#define PWR_PDCRC_PC14                 PWR_PDCRC_PC14_Msk                      </span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabd21c6be7914d1bca8b967378830b97"> 6474</a></span><span class="preprocessor">#define PWR_PDCRC_PC15_Pos             (15U)</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea93537beb0f87d616f9dcc75152639"> 6475</a></span><span class="preprocessor">#define PWR_PDCRC_PC15_Msk             (0x1UL &lt;&lt; PWR_PDCRC_PC15_Pos)           </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8583cebcda7ee9ed53b75c783fd8174"> 6476</a></span><span class="preprocessor">#define PWR_PDCRC_PC15                 PWR_PDCRC_PC15_Msk                      </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span><span class="comment">/********************  Bit definition for PWR_PUCRH register  *****************/</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60b2d96e11c53a1078f9fb8f59b15bce"> 6479</a></span><span class="preprocessor">#define PWR_PUCRH_PH3_Pos              (3U)</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0deee8545f35f418758c9ccd7aa7919e"> 6480</a></span><span class="preprocessor">#define PWR_PUCRH_PH3_Msk              (0x1UL &lt;&lt; PWR_PUCRH_PH3_Pos)            </span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c59c5bebe83dadd77e099a9a834be42"> 6481</a></span><span class="preprocessor">#define PWR_PUCRH_PH3                  PWR_PUCRH_PH3_Msk                       </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span><span class="comment">/********************  Bit definition for PWR_PDCRH register  *****************/</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f4e79796319ef3757a97e072cd25ee"> 6484</a></span><span class="preprocessor">#define PWR_PDCRH_PH3_Pos              (3U)</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d7658f59e0834327b69765ae0bb34dc"> 6485</a></span><span class="preprocessor">#define PWR_PDCRH_PH3_Msk              (0x1UL &lt;&lt; PWR_PDCRH_PH3_Pos)            </span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82c614e449f25887d23b06638be6e451"> 6486</a></span><span class="preprocessor">#define PWR_PDCRH_PH3                  PWR_PDCRH_PH3_Msk                       </span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="comment">/********************  Bit definition for PWR_C2CR1 register  ********************/</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabeb773d5c1661add30b9e5b7af83f1c0"> 6489</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS_Pos             (0U)</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae12659434a1144e8380646ff7bed7ce6"> 6490</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS_Msk             (0x7UL &lt;&lt; PWR_C2CR1_LPMS_Pos)           </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad224073ef19493300eb231d410520da8"> 6491</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS                 PWR_C2CR1_LPMS_Msk                      </span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab34b9a9bf2a803a0f41644e48675b776"> 6492</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS_0               (0x1UL &lt;&lt; PWR_C2CR1_LPMS_Pos)           </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7729a2e766b476453633ef62fb1536c3"> 6493</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS_1               (0x2UL &lt;&lt; PWR_C2CR1_LPMS_Pos)           </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac94c76f006ed08820c161279b4c40015"> 6494</a></span><span class="preprocessor">#define PWR_C2CR1_LPMS_2               (0x4UL &lt;&lt; PWR_C2CR1_LPMS_Pos)           </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafde94936a8a7b67c63f423e5a1960983"> 6496</a></span><span class="preprocessor">#define PWR_C2CR1_FPDR_Pos             (4U)</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0de64df0a3bb50d759b5c19053de4f3d"> 6497</a></span><span class="preprocessor">#define PWR_C2CR1_FPDR_Msk             (0x1UL &lt;&lt; PWR_C2CR1_FPDR_Pos)           </span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e0e605f82d44acf348f26510b9b8a0b"> 6498</a></span><span class="preprocessor">#define PWR_C2CR1_FPDR                 PWR_C2CR1_FPDR_Msk                      </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62f501e55760973dbe227ffc9fc4feee"> 6500</a></span><span class="preprocessor">#define PWR_C2CR1_FPDS_Pos             (5U)</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18f50964af9b265e61580cf511b9c57a"> 6501</a></span><span class="preprocessor">#define PWR_C2CR1_FPDS_Msk             (0x1UL &lt;&lt; PWR_C2CR1_FPDS_Pos)           </span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f6e212f29d69fdf0d45218586e74c95"> 6502</a></span><span class="preprocessor">#define PWR_C2CR1_FPDS                 PWR_C2CR1_FPDS_Msk                      </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span><span class="comment">/********************  Bit definition for PWR_C2CR3 register  ********************/</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1e6c4b9c8d3c8210c59f300d144eced"> 6505</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP_Pos             (0U)</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac704fb79347a8ea82a27b6f57dd26d81"> 6506</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP_Msk             (0x07UL &lt;&lt; PWR_C2CR3_EWUP_Pos)           </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea9edc75b788d24c62617f32382e0a8b"> 6507</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP                 PWR_C2CR3_EWUP_Msk                       </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0d330d6d685c972a2551b9a37bb71c6"> 6508</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP1_Pos            (0U)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066c8c60a26ea81bafb019f36c97e3aa"> 6509</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP1_Msk            (0x1UL &lt;&lt; PWR_C2CR3_EWUP1_Pos)           </span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62812e3c7940eb711421d1b39c82f8df"> 6510</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP1                PWR_C2CR3_EWUP1_Msk                      </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26a95c9830985502daf4c679ffe44793"> 6511</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP2_Pos            (1U)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab08f82142d4582bc3d9884580cca8fbf"> 6512</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP2_Msk            (0x1UL &lt;&lt; PWR_C2CR3_EWUP2_Pos)           </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga633ad7d940adedf10f5b7ccd01a53e44"> 6513</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP2                PWR_C2CR3_EWUP2_Msk                      </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga796c227fe50605725b3184c8f801077d"> 6514</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP3_Pos            (2U)</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bf70cc81ff403498328c7f6de2ea732"> 6515</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP3_Msk            (0x1UL &lt;&lt; PWR_C2CR3_EWUP3_Pos)           </span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga997028d96d6c114591f66bbc48482caf"> 6516</a></span><span class="preprocessor">#define PWR_C2CR3_EWUP3                PWR_C2CR3_EWUP3_Msk                      </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70250f4b5490cb7386bc3ea9d55bc5a0"> 6518</a></span><span class="preprocessor">#define PWR_C2CR3_EWPVD_Pos            (8U)</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0549ddd8f8976b8ee9286e00e5e4ce52"> 6519</a></span><span class="preprocessor">#define PWR_C2CR3_EWPVD_Msk            (0x1UL &lt;&lt; PWR_C2CR3_EWPVD_Pos)         </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4a6caca8588c19361430c316f1a8a68"> 6520</a></span><span class="preprocessor">#define PWR_C2CR3_EWPVD                PWR_C2CR3_EWPVD_Msk                    </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40339cbf410189d205e24c349d829e20"> 6522</a></span><span class="preprocessor">#define PWR_C2CR3_APC_Pos              (10U)</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd7735bddd23f79ab62bfd659f5ee7b3"> 6523</a></span><span class="preprocessor">#define PWR_C2CR3_APC_Msk              (0x1UL &lt;&lt; PWR_C2CR3_APC_Pos)            </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61657408a4197733e4cddef150d42523"> 6524</a></span><span class="preprocessor">#define PWR_C2CR3_APC                  PWR_C2CR3_APC_Msk                       </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb90379eb1241cd7eae101fef0cdc9ef"> 6526</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFBUSY_Pos         (11U)</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb1da8d826c96928b0327de4bfa29e3d"> 6527</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFBUSY_Msk         (0x1UL &lt;&lt; PWR_C2CR3_EWRFBUSY_Pos)       </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c096d444bfebe3195023db75f898196"> 6528</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFBUSY             PWR_C2CR3_EWRFBUSY_Msk                  </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0afd630acfa5d2bcd34ba15943ec727b"> 6529</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFIRQ_Pos          (13U)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97cbbcbd204b6a15bb74245f1cbf4736"> 6530</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFIRQ_Msk          (0x1UL &lt;&lt; PWR_C2CR3_EWRFIRQ_Pos)        </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e419634f285f6822b2f375c45e007c5"> 6531</a></span><span class="preprocessor">#define PWR_C2CR3_EWRFIRQ              PWR_C2CR3_EWRFIRQ_Msk                   </span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96092b8e07843f0cb50bee06671b8f02"> 6533</a></span><span class="preprocessor">#define PWR_C2CR3_EIWUL_Pos            (15U)</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafacd331549e6dd991d3fe6490b546445"> 6534</a></span><span class="preprocessor">#define PWR_C2CR3_EIWUL_Msk            (0x1UL &lt;&lt; PWR_C2CR3_EIWUL_Pos)          </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa31b9480e39b264c9801f65a56d08975"> 6535</a></span><span class="preprocessor">#define PWR_C2CR3_EIWUL                PWR_C2CR3_EIWUL_Msk                     </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span><span class="comment">/********************  Bit definition for PWR_EXTSCR register  ********************/</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99a4231ad1f5c78ad4ab251316ce891b"> 6538</a></span><span class="preprocessor">#define PWR_EXTSCR_C1CSSF_Pos          (0U)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dba5e5751238b8575a71f5faa7fd7ef"> 6539</a></span><span class="preprocessor">#define PWR_EXTSCR_C1CSSF_Msk          (0x1UL &lt;&lt; PWR_EXTSCR_C1CSSF_Pos)        </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga572173251a4db6a7c0b7e453770446f9"> 6540</a></span><span class="preprocessor">#define PWR_EXTSCR_C1CSSF              PWR_EXTSCR_C1CSSF_Msk                   </span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52dbbde7f2989a7cc8a5f64422c0eadd"> 6541</a></span><span class="preprocessor">#define PWR_EXTSCR_C2CSSF_Pos          (1U)</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac29868330914f85c917dc598d18d8c57"> 6542</a></span><span class="preprocessor">#define PWR_EXTSCR_C2CSSF_Msk          (0x1UL &lt;&lt; PWR_EXTSCR_C2CSSF_Pos)        </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63646136a4ed967147553b3fd9a71073"> 6543</a></span><span class="preprocessor">#define PWR_EXTSCR_C2CSSF              PWR_EXTSCR_C2CSSF_Msk                   </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf96740b96b58c5cb9696c5ca1a62cefa"> 6545</a></span><span class="preprocessor">#define PWR_EXTSCR_C1SBF_Pos           (8U)</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf72385aa3567cc1ab564dd3e4f9731"> 6546</a></span><span class="preprocessor">#define PWR_EXTSCR_C1SBF_Msk           (0x1UL &lt;&lt; PWR_EXTSCR_C1SBF_Pos)         </span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b372cb62075e87a04950a43ddf31e14"> 6547</a></span><span class="preprocessor">#define PWR_EXTSCR_C1SBF               PWR_EXTSCR_C1SBF_Msk                    </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6eaa453ab7127f1a916733ee64ea38e6"> 6548</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOP2F_Pos        (9U)</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade93048b1faa2d27ab152a10f0b1533b"> 6549</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOP2F_Msk        (0x1UL &lt;&lt; PWR_EXTSCR_C1STOP2F_Pos)      </span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga827a406d5fc757036c8738862376fef8"> 6550</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOP2F            PWR_EXTSCR_C1STOP2F_Msk                 </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga947c79ff9864f33d3def7b8f93c48d89"> 6551</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOPF_Pos         (10U)</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65d9b6c36d02ebb23e9fa02dc015f296"> 6552</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOPF_Msk         (0x1UL &lt;&lt; PWR_EXTSCR_C1STOPF_Pos)       </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga521dfbfcd38eff9ded0c121950578dbb"> 6553</a></span><span class="preprocessor">#define PWR_EXTSCR_C1STOPF             PWR_EXTSCR_C1STOPF_Msk                  </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5e2732d97dad9c0d79a242d5634aa0b"> 6555</a></span><span class="preprocessor">#define PWR_EXTSCR_C2SBF_Pos           (11U)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf677c37d3354427f70530a736e5beea1"> 6556</a></span><span class="preprocessor">#define PWR_EXTSCR_C2SBF_Msk           (0x1UL &lt;&lt; PWR_EXTSCR_C2SBF_Pos)         </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ecb279e5fac705139b20c25e1edc1a7"> 6557</a></span><span class="preprocessor">#define PWR_EXTSCR_C2SBF               PWR_EXTSCR_C2SBF_Msk                    </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c0047e377911557bb85a6e293710a23"> 6558</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOP2F_Pos        (12U)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6189f36e4ed4f82b4e63b1ee64d10614"> 6559</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOP2F_Msk        (0x1UL &lt;&lt; PWR_EXTSCR_C2STOP2F_Pos)      </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab15ec0fa3151ec3c0e9fa24892c925bc"> 6560</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOP2F            PWR_EXTSCR_C2STOP2F_Msk                 </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87f37e2ccec72fd7f570c900ac01e7e7"> 6561</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOPF_Pos         (13U)</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fa7940631b35dbb870b082ed34e7c56"> 6562</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOPF_Msk         (0x1UL &lt;&lt; PWR_EXTSCR_C2STOPF_Pos)       </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga657fe6641f7d623a438df1166443f713"> 6563</a></span><span class="preprocessor">#define PWR_EXTSCR_C2STOPF             PWR_EXTSCR_C2STOPF_Msk                  </span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4a374cf461e3d4aef4c1e189960fb47"> 6565</a></span><span class="preprocessor">#define PWR_EXTSCR_C1DS_Pos            (14U)</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad85bebb80e87f9970f967b970b3fd847"> 6566</a></span><span class="preprocessor">#define PWR_EXTSCR_C1DS_Msk            (0x1UL &lt;&lt; PWR_EXTSCR_C1DS_Pos)          </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7eb75ad678d64cb94e25d0dbdc0d34e"> 6567</a></span><span class="preprocessor">#define PWR_EXTSCR_C1DS                PWR_EXTSCR_C1DS_Msk                     </span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefb3ca1fd3cc030ab4c8f2ba0e8ced25"> 6568</a></span><span class="preprocessor">#define PWR_EXTSCR_C2DS_Pos            (15U)</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf13e239b9340184ba7025fc081c3c88e"> 6569</a></span><span class="preprocessor">#define PWR_EXTSCR_C2DS_Msk            (0x1UL &lt;&lt; PWR_EXTSCR_C2DS_Pos)          </span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab70393e45f56239203cac0004a3d9356"> 6570</a></span><span class="preprocessor">#define PWR_EXTSCR_C2DS                PWR_EXTSCR_C2DS_Msk                     </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span><span class="comment">/********************  Bit definition for PWR_SECCFGR register  ********************/</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46d5aee84ae9f5948f50d3a6bc339123"> 6573</a></span><span class="preprocessor">#define PWR_SECCFGR_C2EWILA_Pos        (15U)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e2bdc3986370ac875302b7b70a9cc61"> 6574</a></span><span class="preprocessor">#define PWR_SECCFGR_C2EWILA_Msk        (0x1UL &lt;&lt; PWR_SECCFGR_C2EWILA_Pos)      </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c238fe963fd1fdbebe57f6482d04c7a"> 6575</a></span><span class="preprocessor">#define PWR_SECCFGR_C2EWILA            PWR_SECCFGR_C2EWILA_Msk                 </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment">/********************  Bit definition for PWR_SUBGHZSPICR register  ********************/</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa331ab61929a18d3858916d737778809"> 6578</a></span><span class="preprocessor">#define PWR_SUBGHZSPICR_NSS_Pos         (15U)</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aac7699b24a0856985912a7d659e25e"> 6579</a></span><span class="preprocessor">#define PWR_SUBGHZSPICR_NSS_Msk         (0x1UL &lt;&lt; PWR_SUBGHZSPICR_NSS_Pos)       </span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga155ec0e61715d405e7fb00528f3b8617"> 6580</a></span><span class="preprocessor">#define PWR_SUBGHZSPICR_NSS             PWR_SUBGHZSPICR_NSS_Msk                  </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span><span class="comment">/********************  Bit definition for PWR_RSSCMDR register  ********************/</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefdf13006a6e72ab412aa894c1964fbd"> 6583</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_Pos         (0U)</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2cc2066c379c52421b1b127e0b598c9"> 6584</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_Msk         (0xFFUL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a2331b98ef9af86b43e3c16e744388e"> 6585</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD             PWR_RSSCMDR_RSSCMD_Msk                  </span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4feb3ecf1adfd4e9509dd0c16293562c"> 6586</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_0           (0x01UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab11337b92eecda2c311cf9be20cf6735"> 6587</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_1           (0x02UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60adaeee8a47dd1d002706f925242d47"> 6588</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_2           (0x04UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa28ca130a6e1c99b1ffd9a3840d89116"> 6589</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_3           (0x08UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac089686f4d3ddb9e2388443d7cf3aeb8"> 6590</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_4           (0x10UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec3f7ec450e56df203eb2f398208d3cf"> 6591</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_5           (0x20UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga576cb9de0f01f23a2d5984482eb2f5bb"> 6592</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_6           (0x40UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5de271d455edb4bb6026b043a97c3bf6"> 6593</a></span><span class="preprocessor">#define PWR_RSSCMDR_RSSCMD_7           (0x80UL &lt;&lt; PWR_RSSCMDR_RSSCMD_Pos)      </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span> </div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span><span class="comment">/********************  Bit definition for RCC_CR register  *****************/</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958"> 6602</a></span><span class="preprocessor">#define RCC_CR_MSION_Pos                     (0U)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6678f6988653901c00f542758b70b29"> 6603</a></span><span class="preprocessor">#define RCC_CR_MSION_Msk                     (0x1UL &lt;&lt; RCC_CR_MSION_Pos)       </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee09fff7bffaaabc64d99627f2249795"> 6604</a></span><span class="preprocessor">#define RCC_CR_MSION                         RCC_CR_MSION_Msk                  </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91dcc46b1b10474b456e92d6f3fd511f"> 6605</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Pos                    (1U)</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27836f21843376e52e2cbadcf0afa162"> 6606</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_MSIRDY_Pos)      </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 6607</a></span><span class="preprocessor">#define RCC_CR_MSIRDY                        RCC_CR_MSIRDY_Msk                 </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa53f89caf0361d548f88df48209c4d64"> 6608</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN_Pos                  (2U)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga392ff3ea1e8503643a51db52e4d02d5d"> 6609</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN_Msk                  (0x1UL &lt;&lt; RCC_CR_MSIPLLEN_Pos)    </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284cff3de5ace8d67ac612240c20421f"> 6610</a></span><span class="preprocessor">#define RCC_CR_MSIPLLEN                      RCC_CR_MSIPLLEN_Msk               </span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90de1c5e0d2625f5207f2a49f2f0bbd7"> 6611</a></span><span class="preprocessor">#define RCC_CR_MSIRGSEL_Pos                  (3U)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b9fe651935b1c8d2ef316e2514bf17e"> 6612</a></span><span class="preprocessor">#define RCC_CR_MSIRGSEL_Msk                  (0x1UL &lt;&lt; RCC_CR_MSIRGSEL_Pos)    </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de"> 6613</a></span><span class="preprocessor">#define RCC_CR_MSIRGSEL                      RCC_CR_MSIRGSEL_Msk               </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad949863c00facb1c23f1d65ddf86eeed"> 6616</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_Pos                  (4U)</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad65edff6ae9901530fadc85fc4a473bf"> 6617</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_Msk                  (0xFUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833"> 6618</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE                      RCC_CR_MSIRANGE_Msk               </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61"> 6619</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_0                    (0x0UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54b7707236b2d49d9ffd684b87254659"> 6620</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_1                    (0x1UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6db35bd687b9dca2cc29cb93c410341b"> 6621</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_2                    (0x2UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2"> 6622</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_3                    (0x3UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac68bcd3b8886b4215530f85c82e77ddc"> 6623</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_4                    (0x4UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a"> 6624</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_5                    (0x5UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb5abf051c589f319fa511d657d16a39"> 6625</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_6                    (0x6UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf"> 6626</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_7                    (0x7UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8"> 6627</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_8                    (0x8UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeeabf82994437ed9358094e7bd082702"> 6628</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_9                    (0x9UL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84ec71a5c7973dca2767574eee342838"> 6629</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_10                   (0xAUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4"> 6630</a></span><span class="preprocessor">#define RCC_CR_MSIRANGE_11                   (0xBUL &lt;&lt; RCC_CR_MSIRANGE_Pos)    </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24995a185bfa02f4ed0624e1a5921585"> 6632</a></span><span class="preprocessor">#define RCC_CR_HSION_Pos                     (8U)</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 6633</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                     (0x1UL &lt;&lt; RCC_CR_HSION_Pos)       </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 6634</a></span><span class="preprocessor">#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac33c2b9f22004361c069c6cd35d14952"> 6635</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Pos                  (9U)</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga082ffaaa797e5be06892b682090c5366"> 6636</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIKERON_Pos)    </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 6637</a></span><span class="preprocessor">#define RCC_CR_HSIKERON                      RCC_CR_HSIKERON_Msk               </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77c32f27431ef9437aa34fb0f1d41da9"> 6638</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                    (10U)</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55c613573a83b8399c228dca39063947"> 6639</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)      </span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 6640</a></span><span class="preprocessor">#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga548960a115667ff5099c614b1148a8f7"> 6641</a></span><span class="preprocessor">#define RCC_CR_HSIASFS_Pos                   (11U)</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb0a2c25fa13d836b8758e4ff5ca4a58"> 6642</a></span><span class="preprocessor">#define RCC_CR_HSIASFS_Msk                   (0x1UL &lt;&lt; RCC_CR_HSIASFS_Pos)     </span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f0aba1e728b2409378cda9d59e6a506"> 6643</a></span><span class="preprocessor">#define RCC_CR_HSIASFS                       RCC_CR_HSIASFS_Msk                </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad391d41b4b35599354526e328e9a04a4"> 6644</a></span><span class="preprocessor">#define RCC_CR_HSIKERDY_Pos                  (12U)</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade1359542a2b25fc99c7a4efcf429af7"> 6645</a></span><span class="preprocessor">#define RCC_CR_HSIKERDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIKERDY_Pos)     </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2cf4f5b87187ad491662f710429e0ad"> 6646</a></span><span class="preprocessor">#define RCC_CR_HSIKERDY                       RCC_CR_HSIKERDY_Msk               </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf45a431682229e7131fab4a9df6bb8a"> 6648</a></span><span class="preprocessor">#define RCC_CR_HSEON_Pos                     (16U)</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 6649</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                     (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)       </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 6650</a></span><span class="preprocessor">#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b35f100d3353d0d73ef1f9099a70285"> 6651</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                    (17U)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 6652</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)      </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 6653</a></span><span class="preprocessor">#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 </span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa"> 6654</a></span><span class="preprocessor">#define RCC_CR_CSSON_Pos                     (19U)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 6655</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                     (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)       </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 6656</a></span><span class="preprocessor">#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  </span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga642818e41ebd0c0db522bcc6749231a9"> 6657</a></span><span class="preprocessor">#define RCC_CR_HSEPRE_Pos                    (20U)</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac64b68b84336a18e9f62f6af0de002bf"> 6658</a></span><span class="preprocessor">#define RCC_CR_HSEPRE_Msk                    (0x1UL &lt;&lt; RCC_CR_HSEPRE_Pos)       </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d85ff277e7a8ff1d8bd4fd06d8a0326"> 6659</a></span><span class="preprocessor">#define RCC_CR_HSEPRE                        RCC_CR_HSEPRE_Msk                  </span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82682b8a392bfa45014d519d8b3bb015"> 6660</a></span><span class="preprocessor">#define RCC_CR_HSEBYPPWR_Pos                 (21U)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad015a060666f498b3929b19d99340797"> 6661</a></span><span class="preprocessor">#define RCC_CR_HSEBYPPWR_Msk                 (0x1UL &lt;&lt; RCC_CR_HSEBYPPWR_Pos)    </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8599b4e83ae055056c14289aa1efc71e"> 6662</a></span><span class="preprocessor">#define RCC_CR_HSEBYPPWR                     RCC_CR_HSEBYPPWR_Msk               </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9969597c000e9ed714c2472e019f7df3"> 6664</a></span><span class="preprocessor">#define RCC_CR_PLLON_Pos                     (24U)</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 6665</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                     (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)       </span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 6666</a></span><span class="preprocessor">#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa99ebf56183320b517b804fbc76e8ce4"> 6667</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                    (25U)</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 6668</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)      </span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 6669</a></span><span class="preprocessor">#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="comment">/********************  Bit definition for RCC_ICSCR register  ***************/</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga815d38932ab8c6f6447e2a880b816660"> 6673</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Pos                 (0U)</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefe30dc896a8551c02e495dddf4a2850"> 6674</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Msk                 (0xFFUL &lt;&lt; RCC_ICSCR_MSICAL_Pos)  </span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae18406d77831ffad4799394913ca472c"> 6675</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL                     RCC_ICSCR_MSICAL_Msk              </span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6"> 6678</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Pos                (8U)</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdd6049e7fb74d1fb11b66274ba68b60"> 6679</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Msk                (0xFFUL &lt;&lt; RCC_ICSCR_MSITRIM_Pos) </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f61335b01758a4336598e7fa97445e6"> 6680</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM                    RCC_ICSCR_MSITRIM_Msk             </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 6683</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos                 (16U)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 6684</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk                 (0xFFUL &lt;&lt; RCC_ICSCR_HSICAL_Pos)  </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 6685</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL                     RCC_ICSCR_HSICAL_Msk              </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f1261416d104fe7cd9f5001ffbf8330"> 6688</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos                (24U)</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 6689</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk                (0x7FUL &lt;&lt; RCC_ICSCR_HSITRIM_Pos) </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804"> 6690</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM                    RCC_ICSCR_HSITRIM_Msk             </span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 6694</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 6695</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 6696</a></span><span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 6697</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 6698</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)        </span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab79d13a977d5b0c2e132b4939663158d"> 6701</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 6702</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9"> 6703</a></span><span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eae59112c51def51979e31e8695b39f"> 6704</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad3a5718999d7259f216137a23c2a379"> 6705</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)       </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2447eb7ab6388f0446e7550df8f50d90"> 6708</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 6709</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea"> 6710</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 6711</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 6712</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 6713</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a1180512cc5f3dde7895040a9037286"> 6714</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)      </span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0f0825acc89712f58b97844fbac93ca"> 6717</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 6718</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 6719</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d37c20686faa340a77021117f5908b7"> 6720</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 6721</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 6722</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)     </span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga562db8b1e75fa862a3652b56a29b9fb6"> 6725</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 6726</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 6727</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 6728</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 6729</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9adc802687eab5b6ece99a20793219db"> 6730</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)     </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8e6193dd0a091a64c687eb2816e79c7"> 6733</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Pos                (15U)</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6143e405db23a48628ba159ca1bae0e5"> 6734</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Msk                (0x1UL &lt;&lt; RCC_CFGR_STOPWUCK_Pos)  </span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga623e4f1eb613f4793d3d500c1cfd746a"> 6735</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK                    RCC_CFGR_STOPWUCK_Msk             </span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce522f77d728bb46bad0f26920879c6"> 6738</a></span><span class="preprocessor">#define RCC_CFGR_HPREF_Pos                   (16U)</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d8191ca12e8976359d578be336cba2b"> 6739</a></span><span class="preprocessor">#define RCC_CFGR_HPREF_Msk                   (0x1UL &lt;&lt; RCC_CFGR_HPREF_Pos)     </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76b2dd8508d3b2c44960ec495889c1ed"> 6740</a></span><span class="preprocessor">#define RCC_CFGR_HPREF                       RCC_CFGR_HPREF_Msk                </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadece2af4b5ed736978258db0d5514568"> 6743</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1F_Pos                  (17U)</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c1b51430f00ea5cf96092bdd259ac9"> 6744</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1F_Msk                  (0x1UL &lt;&lt; RCC_CFGR_PPRE1F_Pos)    </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee79017969b06774a311762572d5e018"> 6745</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1F                      RCC_CFGR_PPRE1F_Msk               </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914faa2aaaf06c3b2513514c6f34e3ae"> 6748</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2F_Pos                  (18U)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c9ca8f197d505cc4d99c348eef5c5f9"> 6749</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2F_Msk                  (0x1UL &lt;&lt; RCC_CFGR_PPRE2F_Pos)    </span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccdd9106d94f92f82dbcad4e27082334"> 6750</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2F                      RCC_CFGR_PPRE2F_Msk               </span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga870f241e5b22a9461e4efec4196a98b7"> 6753</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                  (24U)</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67461a9427595f48765650366e57574b"> 6754</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                  (0xFUL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd"> 6755</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCOSEL_Msk               </span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab02d2500aaedb40c512793f8c38290a9"> 6756</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 6757</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 6758</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2ea37574c4ff4551a32baa511c9a794"> 6759</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    (0x8UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)    </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"> 6762</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                  (28U)</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 6763</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                  (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 6764</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE                      RCC_CFGR_MCOPRE_Msk               </span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 6765</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 6766</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 6767</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)    </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7"> 6770</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos               (0U)</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30516f483e85323f76dab980af3be393"> 6771</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 6772</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                   RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga514f23373e286ede2b5cc0284317e828"> 6773</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cbc29d047ec699803a691c9317ef24f"> 6774</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga681f0ec251dffb419df8fa23137fe810"> 6776</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos                 (4U)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04d893187396788d18a3eb1cc7028686"> 6777</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk                 (0x7UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos) </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 6778</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                     RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 6779</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos) </span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84ae6e7405926717249a9852acda1f10"> 6780</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos) </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 6781</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                   (0x4UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos) </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84"> 6783</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos                 (8U)</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc41ec903faa2ebee1356f88451a70be"> 6784</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk                 (0x7FUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 6785</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                     RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 6786</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                   (0x01UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 6787</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                   (0x02UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 6788</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                   (0x04UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 6789</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                   (0x08UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 6790</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                   (0x10UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 6791</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                   (0x20UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 6792</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                   (0x40UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb9f087fdb34b3295498a061a7d0f9c7"> 6794</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Pos               (16U)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d796f7b71c3f1b372cc47b51657cef5"> 6795</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLPEN_Pos)</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04599fc122337e5f3ee8979df0c822c5"> 6796</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN                   RCC_PLLCFGR_PLLPEN_Msk</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742"> 6797</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos                 (17U)</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga944643170311f50335c87c581ee11eca"> 6798</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk                 (0x1FUL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d"> 6799</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                     RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 6800</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                   (0x01UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 6801</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                   (0x02UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1f4839d151670ea8577beeff3cdcfee"> 6802</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_2                   (0x04UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac297881593ba1ee6d60869f9cc4ee9ad"> 6803</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_3                   (0x08UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e"> 6804</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_4                   (0x10UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9f01eb2bb4c7d2e1f1e840c0a769e95"> 6806</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Pos               (24U)</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf"> 6807</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQEN_Pos)</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81cc940b56c46a5e448f7c84263b6be5"> 6808</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQEN                   RCC_PLLCFGR_PLLQEN_Msk</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac574324eee39c3dcee75b37d7728c9ae"> 6809</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos                 (25U)</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61e97c300a1e833572204b270398158f"> 6810</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk                 (0x7UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 6811</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ                     RCC_PLLCFGR_PLLQ_Msk</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 6812</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 6813</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 6814</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_2                   (0x4UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f"> 6816</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Pos               (28U)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17486e6d7892417919d5fa25599c7fb7"> 6817</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Msk               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLREN_Pos)</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfa9da7446c63cd5b888d03a80171562"> 6818</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN                   RCC_PLLCFGR_PLLREN_Msk</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d83613de06413fea907a5a4df341b"> 6819</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos                 (29U)</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf714d3c7a4109d65005b727a8e1d359"> 6820</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk                 (0x7UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050"> 6821</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR                     RCC_PLLCFGR_PLLR_Msk</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 6822</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_0                   (0x1UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 6823</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_1                   (0x2UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c459dbcfa99d3854861a87cdcf75a39"> 6824</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_2                   (0x4UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="comment">/********************  Bit definition for RCC_CIER register  ******************/</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae37a46fade5761ec5777ac5d4be7e00e"> 6828</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos                (0U)</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 6829</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSIRDYIE_Pos)  </span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac87846f04143aeef0fabf04ca6453f1a"> 6830</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE                    RCC_CIER_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6f495943190412c9844f8ca8875e4e1"> 6831</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos                (1U)</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 6832</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSERDYIE_Pos)   </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a77e3588bfc97b548db842429f4f450"> 6833</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE                    RCC_CIER_LSERDYIE_Msk</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga915cd188d7eb7e7dc12d05a229a6be59"> 6834</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Pos                (2U)</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5422b66970132da3343462de20f2597d"> 6835</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_MSIRDYIE_Pos)   </span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf5d47df7a135422c9e10d570d6299a6"> 6836</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE                    RCC_CIER_MSIRDYIE_Msk</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c18da75896a86f2ce98bc6f6a724375"> 6837</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos                (3U)</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 6838</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSIRDYIE_Pos)   </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac160361e00b75ce6f2b146aa28a9b1f3"> 6839</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE                    RCC_CIER_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd"> 6840</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos                (4U)</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aed0a9126463d4053397a611b2319d8"> 6841</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_HSERDYIE_Pos)   </span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962"> 6842</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE                    RCC_CIER_HSERDYIE_Msk</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4bb16a765fa054058945da510f669d"> 6843</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos                (5U)</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 6844</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk                (0x1UL &lt;&lt; RCC_CIER_PLLRDYIE_Pos)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9e6e956551977ee6154c4079a2991ba"> 6845</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE                    RCC_CIER_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd7783765a3a1336b5af70485740edc9"> 6846</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Pos                (9U)</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392"> 6847</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE_Msk                (0x1UL &lt;&lt; RCC_CIER_LSECSSIE_Pos)   </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd"> 6848</a></span><span class="preprocessor">#define RCC_CIER_LSECSSIE                    RCC_CIER_LSECSSIE_Msk</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span> </div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="comment">/********************  Bit definition for RCC_CIFR register  ******************/</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4865182223e73ef6e2a647a888dd34d6"> 6851</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos                 (0U)</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f25634eb3a208e97271f65fc86da047"> 6852</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSIRDYF_Pos)  </span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1f597c9d40c025a6695824b5da27c13"> 6853</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF                     RCC_CIFR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4733b5ff45b14ebb2314e0b79093d351"> 6854</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos                 (1U)</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 6855</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSERDYF_Pos)   </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1559f0774dd54852c12a02bf7b867b93"> 6856</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF                     RCC_CIFR_LSERDYF_Msk</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95caf7be8ad13fa41531ac101402e9d5"> 6857</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Pos                 (2U)</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdf1c00d2272bd0bf2cfca73c4972574"> 6858</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_MSIRDYF_Pos)   </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b17e828992b1b4984b39e47e5e20f0"> 6859</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF                     RCC_CIFR_MSIRDYF_Msk</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafae6bef7c81f7cc1783cd1009ec7f188"> 6860</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos                 (3U)</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 6861</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSIRDYF_Pos)   </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga035d773e029fec439d29551774b9304a"> 6862</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF                     RCC_CIFR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4590e369304fa040f05dadcc99ca6fa5"> 6863</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos                 (4U)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 6864</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_HSERDYF_Pos)   </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d12419149aa1342fc0d0a79ae380c50"> 6865</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF                     RCC_CIFR_HSERDYF_Msk</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f"> 6866</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos                 (5U)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 6867</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_PLLRDYF_Pos)</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"> 6868</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF                     RCC_CIFR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54d094b6b47c90dbee84bd224018e019"> 6869</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Pos                    (8U)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga087d5e54bf2efb5e58f9864c1a25499e"> 6870</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Msk                    (0x1UL &lt;&lt; RCC_CIFR_CSSF_Pos)   </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7ca64b3739a65df1bdb70cec7be93d9"> 6871</a></span><span class="preprocessor">#define RCC_CIFR_CSSF                        RCC_CIFR_CSSF_Msk</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf5ed769793b2b0929e760a1f76a72f1"> 6872</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Pos                 (9U)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e"> 6873</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Msk                 (0x1UL &lt;&lt; RCC_CIFR_LSECSSF_Pos)   </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f50f7bc98c719172190873cc10bf5b5"> 6874</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF                     RCC_CIFR_LSECSSF_Msk</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span> </div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="comment">/********************  Bit definition for RCC_CICR register  ******************/</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77"> 6877</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos                (0U)</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 6878</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_LSIRDYC_Pos)  </span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf"> 6879</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC                    RCC_CICR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5"> 6880</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Pos                (1U)</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 6881</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_LSERDYC_Pos)   </span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ab791dab5d2c0e53094c7150e96eb33"> 6882</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC                    RCC_CICR_LSERDYC_Msk</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3f88e4011331898fe8db3bf14f17aad"> 6883</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Pos                (2U)</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3cec1d1765dd7c4f6138c219659243c"> 6884</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_MSIRDYC_Pos)   </span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3"> 6885</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC                    RCC_CICR_MSIRDYC_Msk</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga439925a99f08c02cbb88b3b0f62d6db9"> 6886</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos                (3U)</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 6887</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_HSIRDYC_Pos)   </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d"> 6888</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC                    RCC_CICR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47609cc31b2f50e8c5c5868a104584fa"> 6889</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Pos                (4U)</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 6890</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_HSERDYC_Pos)   </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a"> 6891</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC                    RCC_CICR_HSERDYC_Msk</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6"> 6892</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos                (5U)</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 6893</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk                (0x1UL &lt;&lt; RCC_CICR_PLLRDYC_Pos)</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7"> 6894</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC                    RCC_CICR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab69c93975fed67f29f1e3624dbca5f80"> 6895</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Pos                   (8U)</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a46bb299823d9474f17fc1a8f8758a7"> 6896</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Msk                   (0x1UL &lt;&lt; RCC_CICR_CSSC_Pos)   </span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5effadce798e53ab37c5aea9300b3b23"> 6897</a></span><span class="preprocessor">#define RCC_CICR_CSSC                       RCC_CICR_CSSC_Msk</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15ae024de8da6714373fa1e5dccb8766"> 6898</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Pos                (9U)</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77e7944506eb4db0f439911ab33b94ea"> 6899</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Msk                (0x1UL &lt;&lt; RCC_CICR_LSECSSC_Pos)   </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed680945ce75921ac6e96daef1393250"> 6900</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC                    RCC_CICR_LSECSSC_Msk</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span> </div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga577ac0ee66f5e320ea4450234e709a03"> 6903</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos             (0U)</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 6904</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 6905</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST                 RCC_AHB1RSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89"> 6906</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos             (1U)</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 6907</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk             (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 6908</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST                 RCC_AHB1RSTR_DMA2RST_Msk</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bddafa1b4e2ea7072b2f79b62100daa"> 6909</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST_Pos          (2U)</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4270aa021ea49bfc7e0f4ef4742f8991"> 6910</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_DMAMUX1RST_Pos)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d0f914dc009b39e72ef3ad2371d2d4b"> 6911</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMAMUX1RST              RCC_AHB1RSTR_DMAMUX1RST_Msk</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga250ad2c8a4d0fbfd4360afcdce858075"> 6912</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos              (12U)</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 6913</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk              (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94f45f591e5e217833c6ab36a958543b"> 6914</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                  RCC_AHB1RSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span> </div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  ***************/</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7d11b02af27ce1f373d22277ed350f"> 6917</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Pos           (0U)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb17f567072d723a77a7778ae57b5481"> 6918</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST_Msk           (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOARST_Pos)</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99b497b1c5009c40425325c4f522eed6"> 6919</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST               RCC_AHB2RSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac024093274753ec84004ccd0cf657ad1"> 6920</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Pos           (1U)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27eedf92cf433c581b7526a8f53c359a"> 6921</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST_Msk           (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOBRST_Pos)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5897d8bbf2270b44b9fe6a753358bdc7"> 6922</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST               RCC_AHB2RSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf472350884b76c637d16699f37d80cfa"> 6923</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Pos           (2U)</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa335d9251d3a17e6df1ec64da739fe8"> 6924</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST_Msk           (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOCRST_Pos)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd42ee66f9fba88599fe8f5aaef6b368"> 6925</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST               RCC_AHB2RSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58bce4436ef66aeace166ae6eb316660"> 6926</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST_Pos           (7U)</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b46261b4159cd6ef1a29ea2845c554d"> 6927</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST_Msk           (0x1UL &lt;&lt; RCC_AHB2RSTR_GPIOHRST_Pos)</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7651b356796500e75dd91c480da9929"> 6928</a></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST               RCC_AHB2RSTR_GPIOHRST_Msk</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span> </div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span><span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  ***************/</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78958357d7aeba96332fd6366da2de2f"> 6931</a></span><span class="preprocessor">#define RCC_AHB3RSTR_PKARST_Pos             (16U)</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca2fece079c4e70a27d6344784199a30"> 6932</a></span><span class="preprocessor">#define RCC_AHB3RSTR_PKARST_Msk             (0x1UL &lt;&lt; RCC_AHB3RSTR_PKARST_Pos) </span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga996ec6a020843d2d1a8d8de1cd76d3c5"> 6933</a></span><span class="preprocessor">#define RCC_AHB3RSTR_PKARST                 RCC_AHB3RSTR_PKARST_Msk</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd88cb5fdaf0dba52f3fbdd3f4335550"> 6934</a></span><span class="preprocessor">#define RCC_AHB3RSTR_AESRST_Pos             (17U)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf14d9860d6e64c402c9930b83953ebf9"> 6935</a></span><span class="preprocessor">#define RCC_AHB3RSTR_AESRST_Msk             (0x1UL &lt;&lt; RCC_AHB3RSTR_AESRST_Pos)</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga970773b44f87885bede168088fde6dfe"> 6936</a></span><span class="preprocessor">#define RCC_AHB3RSTR_AESRST                 RCC_AHB3RSTR_AESRST_Msk</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dd509d9e047a548ce6498958c25d704"> 6937</a></span><span class="preprocessor">#define RCC_AHB3RSTR_RNGRST_Pos             (18U)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga840366f1f100d08c34ac05dd1741010e"> 6938</a></span><span class="preprocessor">#define RCC_AHB3RSTR_RNGRST_Msk             (0x1UL &lt;&lt; RCC_AHB3RSTR_RNGRST_Pos)</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5ff65b79b4c1c59680dcddf827b2e63"> 6939</a></span><span class="preprocessor">#define RCC_AHB3RSTR_RNGRST                 RCC_AHB3RSTR_RNGRST_Msk</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span> </div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74160018393f61135ec2cf51fe024ff7"> 6941</a></span><span class="preprocessor">#define RCC_AHB3RSTR_HSEMRST_Pos            (19U)</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabad63d0dd3b4781c41e63086318e93a6"> 6942</a></span><span class="preprocessor">#define RCC_AHB3RSTR_HSEMRST_Msk            (0x1UL &lt;&lt; RCC_AHB3RSTR_HSEMRST_Pos)</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa334f4c21c9982fb78ccf433d4f5ce2a"> 6943</a></span><span class="preprocessor">#define RCC_AHB3RSTR_HSEMRST                RCC_AHB3RSTR_HSEMRST_Msk</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65502fd2be8de88ef9cf2337635afb4b"> 6944</a></span><span class="preprocessor">#define RCC_AHB3RSTR_IPCCRST_Pos            (20U)</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga018207b7410af3431adb14fe4e38c84e"> 6945</a></span><span class="preprocessor">#define RCC_AHB3RSTR_IPCCRST_Msk            (0x1UL &lt;&lt; RCC_AHB3RSTR_IPCCRST_Pos)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87c70ae599f9ec8e3d600b4d6a56efaa"> 6946</a></span><span class="preprocessor">#define RCC_AHB3RSTR_IPCCRST                RCC_AHB3RSTR_IPCCRST_Msk</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga013431ba65ed49541b101eeb4fbefb8e"> 6947</a></span><span class="preprocessor">#define RCC_AHB3RSTR_FLASHRST_Pos           (25U)</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98e6d3160eaf6659d834e3af9eafe15c"> 6948</a></span><span class="preprocessor">#define RCC_AHB3RSTR_FLASHRST_Msk           (0x1UL &lt;&lt; RCC_AHB3RSTR_FLASHRST_Pos) </span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90c5ae2ecd0f5e6a9b5795869e7b840b"> 6949</a></span><span class="preprocessor">#define RCC_AHB3RSTR_FLASHRST               RCC_AHB3RSTR_FLASHRST_Msk</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span> </div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR1 register  **************/</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa27f33ad73bde5cd6cfc8763e8dfe223"> 6952</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Pos           (0U)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb00e530a3073c366408a20a172f32ea"> 6953</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_TIM2RST_Pos)</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga758376045e59857f9dc6ed7f468e0ec1"> 6954</a></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST               RCC_APB1RSTR1_TIM2RST_Msk</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38fe2a93847f953f6f0fc56c34dddf76"> 6955</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST_Pos           (14U)</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8e807b6dd8ad5174bad9f3650dd86f1"> 6956</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_SPI2RST_Pos)</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac831cc3b5bb764f02a1c907b144e7879"> 6957</a></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST               RCC_APB1RSTR1_SPI2RST_Msk</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38e80521a1c72c93b8746f65dfba1ad3"> 6958</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Pos         (17U)</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3"> 6959</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR1_USART2RST_Pos)</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2041e3692c204790a1a59e658a79d538"> 6960</a></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST             RCC_APB1RSTR1_USART2RST_Msk</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae8ef10452855a9c5e66b7ba1a38fd1f"> 6961</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Pos           (21U)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07d1af736dd0609a32d4e4e901ff93c9"> 6962</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C1RST_Pos)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20f42bffd8d4f73f45e90f46c82f8aa0"> 6963</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST               RCC_APB1RSTR1_I2C1RST_Msk</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d483b88e795c192e5ba68f000b3e64a"> 6964</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST_Pos           (22U)</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab329e61bbba4ee9a36b0cb6a9a168d12"> 6965</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C2RST_Pos)</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf823e6cefe892f2f3f61cc823715f09d"> 6966</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST               RCC_APB1RSTR1_I2C2RST_Msk</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbcd85d25829e16f05b99770864888f0"> 6967</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Pos           (23U)</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga066ecf3af25b719d13e4368775f58160"> 6968</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR1_I2C3RST_Pos)</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacae73446620656acbc07b76e5ca16616"> 6969</a></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST               RCC_APB1RSTR1_I2C3RST_Msk</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga797b42bf82d69748fedd133ba7889bf4"> 6970</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DACRST_Pos            (29U)</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga190899b7df6535712086fb8947530f48"> 6971</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DACRST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR1_DACRST_Pos)</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ac9782d9b8eb1c46217030c7918c241"> 6972</a></span><span class="preprocessor">#define RCC_APB1RSTR1_DACRST                RCC_APB1RSTR1_DACRST_Msk</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b46581e9a8d02c95657ea106302be32"> 6973</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Pos         (31U)</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2af0a2085a4517992d6663c87809948b"> 6974</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR1_LPTIM1RST_Pos)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c97fcae9c4dc38b23b0696850bdb586"> 6975</a></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST             RCC_APB1RSTR1_LPTIM1RST_Msk</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span> </div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR2 register  **************/</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab491896d11848a15cf7c05e81b3c29b9"> 6978</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Pos        (0U)</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2143adec508f5e6c9e8ec950183e195"> 6979</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST_Msk        (0x1UL &lt;&lt; RCC_APB1RSTR2_LPUART1RST_Pos)</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga950e0ebdf443eafb52d4c05a2b6ea666"> 6980</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST            RCC_APB1RSTR2_LPUART1RST_Msk</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ba1ff2bceeb300b4fab156b2b225e62"> 6981</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST_Pos         (5U)</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0bd14050c9b631ea341df4f681d725c"> 6982</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR2_LPTIM2RST_Pos)</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cfe7d437d9aa284b8273d21dd07d289"> 6983</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST             RCC_APB1RSTR2_LPTIM2RST_Msk</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7aee3673ae716a411134394fe8675c6a"> 6984</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM3RST_Pos         (6U)</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae56702fdbb3eee94f3010cfe68d8a904"> 6985</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM3RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR2_LPTIM3RST_Pos)</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21ff6c1495b2d908538633443525328a"> 6986</a></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM3RST             RCC_APB1RSTR2_LPTIM3RST_Msk</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"> 6987</span> </div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb93c28e2b44e753d961ee83fb829ad0"> 6989</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos             (9U)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 6990</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 6991</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST                 RCC_APB2RSTR_ADCRST_Msk</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3439757d01e0c351ad8bc0193e3d90e"> 6992</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos            (11U)</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 6993</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 6994</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                RCC_APB2RSTR_TIM1RST_Msk</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f284f64839f82231c3e375e01105946"> 6995</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos            (12U)</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 6996</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga345f05d3508a9fd5128208761feb29fb"> 6997</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                RCC_APB2RSTR_SPI1RST_Msk</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac07b0f4aae1366a80486993aa71c6237"> 6998</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos          (14U)</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 6999</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 7000</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST              RCC_APB2RSTR_USART1RST_Msk</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00df1ed292f19877098c45a1f4bf189b"> 7001</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos           (17U)</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 7002</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos)</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 7003</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST               RCC_APB2RSTR_TIM16RST_Msk</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6df206ccb83c8ab86b100d5525d732bc"> 7004</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos           (18U)</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be"> 7005</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc7f1df686835ef47013b29e8e37a1c1"> 7006</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST               RCC_APB2RSTR_TIM17RST_Msk</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span> </div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"> 7008</span><span class="comment">/********************  Bit definition for RCC_APB3RSTR register  **************/</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaadade1f8893c466e371f81c563235a8"> 7009</a></span><span class="preprocessor">#define RCC_APB3RSTR_SUBGHZSPIRST_Pos            (0U)</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad09dd819e9627467a15af184c0de93ad"> 7010</a></span><span class="preprocessor">#define RCC_APB3RSTR_SUBGHZSPIRST_Msk            (0x1UL &lt;&lt; RCC_APB3RSTR_SUBGHZSPIRST_Pos) </span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45d4d6b1ef3a1afca20e33182eb11dd0"> 7011</a></span><span class="preprocessor">#define RCC_APB3RSTR_SUBGHZSPIRST                RCC_APB3RSTR_SUBGHZSPIRST_Msk</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"> 7012</span> </div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ****************/</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0114d8249d989c5ab3feac252e30509e"> 7014</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos              (0U)</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab04b66dc0d69d098db894416722e9871"> 7015</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos)  </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae07b00778a51a4e52b911aeccb897aba"> 7016</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                  RCC_AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf754f312ede73c0d5d35e1a08b614f94"> 7017</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos              (1U)</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 7018</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos)  </span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 7019</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                  RCC_AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf126d856db62a1fbd008cf1036d9fee"> 7020</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN_Pos           (2U)</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20f296ea983cfcbdcfeafe076bddae53"> 7021</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN_Msk           (0x1UL &lt;&lt; RCC_AHB1ENR_DMAMUX1EN_Pos)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9140cc8186bf2029d749f886216bf6ba"> 7022</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMAMUX1EN               RCC_AHB1ENR_DMAMUX1EN_Msk</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf0c26180146aedeec41861fd765a05c"> 7023</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos               (12U)</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 7024</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk               (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)   </span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa3d41f31401e812f839defee241df83"> 7025</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN                   RCC_AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span> </div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d154920db80ea031a9d2eb90c9248a4"> 7028</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Pos             (0U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4555512f6767b69cda6eedddc9bc050e"> 7029</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN_Msk             (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOAEN_Pos) </span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bfbb4cc8a71e4f5363da9cdbbe44c8e"> 7030</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN                 RCC_AHB2ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaceada0ae3ae3ac902ae7700c1158b257"> 7031</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Pos             (1U)</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bc11f38a9a05e29db1fdebd880d943a"> 7032</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN_Msk             (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOBEN_Pos) </span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dc3892056d1c4fb4135d34f8991ee61"> 7033</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN                 RCC_AHB2ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e74ec3daf6bfd6c27d552092e828c4"> 7034</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Pos             (2U)</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9e42ed2487f18a13a35b391d38d5f1d"> 7035</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN_Msk             (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOCEN_Pos) </span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9a60540411bf01264cf33d2e21c1d7f"> 7036</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN                 RCC_AHB2ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f92df176f4d27638bf60bb22a8f2bca"> 7037</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN_Pos             (7U)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c4a0bd82d29a4e39bf5ead3bbe26b8e"> 7038</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN_Msk             (0x1UL &lt;&lt; RCC_AHB2ENR_GPIOHEN_Pos) </span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2adba2bde4eee3b85bc4551c18f90113"> 7039</a></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN                 RCC_AHB2ENR_GPIOHEN_Msk</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span> </div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6123b83d7aa1f4653f2e3b8408168af5"> 7042</a></span><span class="preprocessor">#define RCC_AHB3ENR_PKAEN_Pos               (16U)</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c0422d51af0c703adb800a8c9ceabd4"> 7043</a></span><span class="preprocessor">#define RCC_AHB3ENR_PKAEN_Msk               (0x1UL &lt;&lt; RCC_AHB3ENR_PKAEN_Pos)   </span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1c84ae8411820d1e019aba8e4d04f8"> 7044</a></span><span class="preprocessor">#define RCC_AHB3ENR_PKAEN                   RCC_AHB3ENR_PKAEN_Msk</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4944eb93596eba94da77be48c71e2f8"> 7045</a></span><span class="preprocessor">#define RCC_AHB3ENR_AESEN_Pos               (17U)</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb2758900cccacc671782dbe6c915225"> 7046</a></span><span class="preprocessor">#define RCC_AHB3ENR_AESEN_Msk               (0x1UL &lt;&lt; RCC_AHB3ENR_AESEN_Pos)</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga039c4a3599048ff996987805b014e6dd"> 7047</a></span><span class="preprocessor">#define RCC_AHB3ENR_AESEN                   RCC_AHB3ENR_AESEN_Msk</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce2bf3e23e5f996d6ff531ac099aa93"> 7048</a></span><span class="preprocessor">#define RCC_AHB3ENR_RNGEN_Pos               (18U)</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85f178af175cb26d818a9c90b1fd863d"> 7049</a></span><span class="preprocessor">#define RCC_AHB3ENR_RNGEN_Msk               (0x1UL &lt;&lt; RCC_AHB3ENR_RNGEN_Pos)  </span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8a6c1cb6c72d081011365373fa6ce28"> 7050</a></span><span class="preprocessor">#define RCC_AHB3ENR_RNGEN                   RCC_AHB3ENR_RNGEN_Msk</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6159342d04b5c1c4d93d796fef9b3bf"> 7051</a></span><span class="preprocessor">#define RCC_AHB3ENR_HSEMEN_Pos              (19U)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15387f5849a2e91431a487d9bf1be456"> 7052</a></span><span class="preprocessor">#define RCC_AHB3ENR_HSEMEN_Msk              (0x1UL &lt;&lt; RCC_AHB3ENR_HSEMEN_Pos)  </span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga734c7135543d88e422c8e383a0acc254"> 7053</a></span><span class="preprocessor">#define RCC_AHB3ENR_HSEMEN                  RCC_AHB3ENR_HSEMEN_Msk</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40b2ff1f3aa7fa2f18dde10b98916319"> 7054</a></span><span class="preprocessor">#define RCC_AHB3ENR_IPCCEN_Pos              (20U)</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga779320540431b7ad82062e01c54267fc"> 7055</a></span><span class="preprocessor">#define RCC_AHB3ENR_IPCCEN_Msk              (0x1UL &lt;&lt; RCC_AHB3ENR_IPCCEN_Pos)  </span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab078a1498675f499490601641c64404e"> 7056</a></span><span class="preprocessor">#define RCC_AHB3ENR_IPCCEN                  RCC_AHB3ENR_IPCCEN_Msk</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0178f4e7fbca79e6de7bd2d2fc343dc2"> 7057</a></span><span class="preprocessor">#define RCC_AHB3ENR_FLASHEN_Pos             (25U)</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab14b530f48bd021483db50e37fa10d2e"> 7058</a></span><span class="preprocessor">#define RCC_AHB3ENR_FLASHEN_Msk             (0x1UL &lt;&lt; RCC_AHB3ENR_FLASHEN_Pos)   </span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga101ae29bbd0294ac2e855f1a4b99a57b"> 7059</a></span><span class="preprocessor">#define RCC_AHB3ENR_FLASHEN                 RCC_AHB3ENR_FLASHEN_Msk</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span> </div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment">/********************  Bit definition for RCC_APB1ENR1 register  **************/</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11799ecb8ed05c27b1920e1409d5df17"> 7062</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Pos             (0U)</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae497a8de1be77c7bddc50d24d053f976"> 7063</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_TIM2EN_Pos) </span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35c39cf848b783c1173347b3eab56638"> 7064</a></span><span class="preprocessor">#define RCC_APB1ENR1_TIM2EN                 RCC_APB1ENR1_TIM2EN_Msk</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b71cc7518587a157b6e1889e282d71f"> 7065</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Pos           (10U)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae46da9c20326d1966a5b2cec86fc3feb"> 7066</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR1_RTCAPBEN_Pos)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42855c04d6762b8bb38405b272d53c2a"> 7067</a></span><span class="preprocessor">#define RCC_APB1ENR1_RTCAPBEN               RCC_APB1ENR1_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga705f261d727107565fe48ee067f63a5b"> 7068</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Pos             (11U)</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcab16c1a9d657a951e90fa8d6c43828"> 7069</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_WWDGEN_Pos) </span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6baaa6a6e50a3c886060645e721b8059"> 7070</a></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN                 RCC_APB1ENR1_WWDGEN_Msk</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace4dae26bb9441d23ad9c914137f0f45"> 7071</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN_Pos             (14U)</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf16b0b72048819e7bb16d27d861b2e45"> 7072</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_SPI2EN_Pos) </span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeab8cb42b56fe3fb1b489c435792624d"> 7073</a></span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN                 RCC_APB1ENR1_SPI2EN_Msk</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2358079ec087ab6472d319fa5824bd4d"> 7074</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Pos           (17U)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d"> 7075</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR1_USART2EN_Pos) </span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5c4aa6d7faef5906eb6b3041740eeaf"> 7076</a></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN               RCC_APB1ENR1_USART2EN_Msk</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa64bad4eb07716ffdbe957cbd8bb2f72"> 7077</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Pos             (21U)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e7b43762ccbf1f28880397a02e06e01"> 7078</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_I2C1EN_Pos) </span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab649fa70e41eb9598a6e221ded3c103"> 7079</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN                 RCC_APB1ENR1_I2C1EN_Msk</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11e13263f86e14d7c48c6ba497fe48f3"> 7080</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN_Pos             (22U)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3af9b25dc4096d7abb1523cdf097d492"> 7081</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_I2C2EN_Pos) </span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaf3bfa5d58de3af86363d0080af3f77"> 7082</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN                 RCC_APB1ENR1_I2C2EN_Msk</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1934714301456cb5df5183e323ab96b9"> 7083</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Pos             (23U)</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf402ef0571cfe699900a76584d10cb49"> 7084</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR1_I2C3EN_Pos) </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab85b8956a8ca969b2f74152162cb5f42"> 7085</a></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN                 RCC_APB1ENR1_I2C3EN_Msk</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga614114ff23ac59faf3d94619a304358c"> 7086</a></span><span class="preprocessor">#define RCC_APB1ENR1_DACEN_Pos              (29U)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c97c589a766bed7d95b0bb45bd6f4d7"> 7087</a></span><span class="preprocessor">#define RCC_APB1ENR1_DACEN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR1_DACEN_Pos)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf4a600499fdda8c2cbd77c48551272a"> 7088</a></span><span class="preprocessor">#define RCC_APB1ENR1_DACEN                  RCC_APB1ENR1_DACEN_Msk</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57302efec8b59445b289646e467552db"> 7089</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Pos           (31U)</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1"> 7090</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR1_LPTIM1EN_Pos)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99556515f85f947a8d17dff2fc41c6e1"> 7091</a></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN               RCC_APB1ENR1_LPTIM1EN_Msk</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span> </div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="comment">/********************  Bit definition for RCC_APB1ENR2 register  **************/</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dc02143dea9a765097801342a3946e5"> 7094</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Pos          (0U)</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6534a027eaf292d920532060d8bb331"> 7095</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN_Msk         (0x1UL &lt;&lt; RCC_APB1ENR2_LPUART1EN_Pos)</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32d588ba25dd5c68aef752011e77dc24"> 7096</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN              RCC_APB1ENR2_LPUART1EN_Msk</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c37dce15fd0a7737e5b93ad2b51b4e8"> 7097</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN_Pos           (5U)</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae90d6be9c34e3f17e211ad719dec8992"> 7098</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR2_LPTIM2EN_Pos)</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f6f6dcd076ef2dfa6e5824eea79eb6"> 7099</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN               RCC_APB1ENR2_LPTIM2EN_Msk</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga110bd1ef0f4cb517ecbb292116b2d65c"> 7100</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM3EN_Pos           (6U)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8482ee02a1192fd085aadd38add57040"> 7101</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM3EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR2_LPTIM3EN_Pos)</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad4c95d2f646ce8f3500786a7e2adabb"> 7102</a></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM3EN               RCC_APB1ENR2_LPTIM3EN_Msk</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span> </div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  **************/</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647548204c379787e9b5ebe366c76b64"> 7105</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos               (9U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 7106</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_ADCEN_Pos)  </span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae87d8176007c724d3475084779ab261"> 7107</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN                   RCC_APB2ENR_ADCEN_Msk</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b330cc86756aa87e3f7466e82eaf64b"> 7108</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos              (11U)</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 7109</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)  </span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25852ad4ebc09edc724814de967816bc"> 7110</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                  RCC_APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309"> 7111</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos              (12U)</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 7112</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk              (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)  </span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae08a3510371b9234eb96369c91d3552f"> 7113</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                  RCC_APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b"> 7114</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos            (14U)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 7115</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 7116</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN                RCC_APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga859b724e17030dc5efe19ff4be52ebed"> 7117</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos             (17U)</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 7118</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM16EN_Pos) </span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaece1d96f631bcf146e5998314fd90910"> 7119</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN                 RCC_APB2ENR_TIM16EN_Msk</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5668da2c6aba0001d9e4f237ef979d0"> 7120</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos             (18U)</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga978d11590b2379114a036bc62d642e0d"> 7121</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM17EN_Pos) </span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29e566fb62e24640c55693324801d87c"> 7122</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN                 RCC_APB2ENR_TIM17EN_Msk</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span> </div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span><span class="comment">/********************  Bit definition for RCC_APB3ENR register  **************/</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8149dd5d4952f1e7af13283015d6a576"> 7125</a></span><span class="preprocessor">#define RCC_APB3ENR_SUBGHZSPIEN_Pos         (0U)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3120e6127ccbfd9736bcd34f1f3d62f2"> 7126</a></span><span class="preprocessor">#define RCC_APB3ENR_SUBGHZSPIEN_Msk         (0x1UL &lt;&lt; RCC_APB3ENR_SUBGHZSPIEN_Pos)</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2169e53b8728c567122e079b9b44e754"> 7127</a></span><span class="preprocessor">#define RCC_APB3ENR_SUBGHZSPIEN             RCC_APB3ENR_SUBGHZSPIEN_Msk</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span> </div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="comment">/********************  Bit definition for RCC_AHB1SMENR register  ****************/</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae718584e454c6fb9f73ba37fe6be7aff"> 7130</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Pos          (0U)</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a"> 7131</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA1SMEN_Pos)</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24ea798f334e8f107925566ed485f4fa"> 7132</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA1SMEN              RCC_AHB1SMENR_DMA1SMEN_Msk</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee8f7a8895cf17cebb3b751c990c4227"> 7133</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Pos          (1U)</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ed651b012fcff622e029937639280c1"> 7134</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN_Msk          (0x1UL &lt;&lt; RCC_AHB1SMENR_DMA2SMEN_Pos)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81c16367d4b828b224260ed3a9c59d32"> 7135</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2SMEN              RCC_AHB1SMENR_DMA2SMEN_Msk</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37fb5397658dcee6addee0dc4afd3cf3"> 7136</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN_Pos       (2U)</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d92806431df63382b11cca0c66f4097"> 7137</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN_Msk       (0x1UL &lt;&lt; RCC_AHB1SMENR_DMAMUX1SMEN_Pos)</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b169734ea17801cf4a54f41cbed091c"> 7138</a></span><span class="preprocessor">#define RCC_AHB1SMENR_DMAMUX1SMEN           RCC_AHB1SMENR_DMAMUX1SMEN_Msk</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15a6e1e03746d91fe0d05afc5c405b67"> 7139</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Pos           (12U)</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1"> 7140</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN_Msk           (0x1UL &lt;&lt; RCC_AHB1SMENR_CRCSMEN_Pos)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18cd30e2db07ed1781fce4e8e18b328f"> 7141</a></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCSMEN               RCC_AHB1SMENR_CRCSMEN_Msk</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span> </div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="comment">/********************  Bit definition for RCC_AHB2SMENR register  ***************/</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab45aeb135ce4430be6c901a153e153f2"> 7144</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Pos         (0U)</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3039863a420e3704a9e31adc02ade737"> 7145</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN_Msk         (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOASMEN_Pos)</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7c5ac437c8c1e1e29fb49deb9ea0438"> 7146</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN             RCC_AHB2SMENR_GPIOASMEN_Msk</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b89670325e2370a5301ee665b89a51a"> 7147</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Pos         (1U)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8"> 7148</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN_Msk         (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOBSMEN_Pos)</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab733b261d50d090870fea09aefdce06c"> 7149</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN             RCC_AHB2SMENR_GPIOBSMEN_Msk</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cdd682f39ca47f2f2dcb80b455961c3"> 7150</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Pos         (2U)</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dde010421ea24731449699ab57a9f78"> 7151</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN_Msk         (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOCSMEN_Pos)</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17fad7faff60c243315a87b719e70a85"> 7152</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN             RCC_AHB2SMENR_GPIOCSMEN_Msk</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e4184754a654c67b331a47a0ade2026"> 7153</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN_Pos         (7U)</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f3df86eb67978ce5c6cc4497fa7d0e8"> 7154</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN_Msk         (0x1UL &lt;&lt; RCC_AHB2SMENR_GPIOHSMEN_Pos)</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee41825be9f5454ad43b57a46b431ebb"> 7155</a></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN             RCC_AHB2SMENR_GPIOHSMEN_Msk</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span> </div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span><span class="comment">/********************  Bit definition for RCC_AHB3SMENR register  ***************/</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab363422440e0c78acf1cab53f641c7df"> 7158</a></span><span class="preprocessor">#define RCC_AHB3SMENR_PKASMEN_Pos           (16U)</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc0849f8a9dcd99b9bc6c7174eef34c7"> 7159</a></span><span class="preprocessor">#define RCC_AHB3SMENR_PKASMEN_Msk           (0x1UL &lt;&lt; RCC_AHB3SMENR_PKASMEN_Pos) </span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2554e2c8b6beac26e75e1085a750044b"> 7160</a></span><span class="preprocessor">#define RCC_AHB3SMENR_PKASMEN               RCC_AHB3SMENR_PKASMEN_Msk</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae12056960a315f852fa026c25e2c8216"> 7161</a></span><span class="preprocessor">#define RCC_AHB3SMENR_AESSMEN_Pos           (17U)</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d8a0ec87435161c347560e7de852095"> 7162</a></span><span class="preprocessor">#define RCC_AHB3SMENR_AESSMEN_Msk           (0x1UL &lt;&lt; RCC_AHB3SMENR_AESSMEN_Pos) </span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace97624b0868a6bee609fcc1c62badc9"> 7163</a></span><span class="preprocessor">#define RCC_AHB3SMENR_AESSMEN               RCC_AHB3SMENR_AESSMEN_Msk</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86af17f399fdb0d32d3261a4c21ea5f8"> 7164</a></span><span class="preprocessor">#define RCC_AHB3SMENR_RNGSMEN_Pos           (18U)</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d98a855c9368737a83fdb86b4ec708"> 7165</a></span><span class="preprocessor">#define RCC_AHB3SMENR_RNGSMEN_Msk           (0x1UL &lt;&lt; RCC_AHB3SMENR_RNGSMEN_Pos)</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f032fd58dc16bbb9cec1bb86b372675"> 7166</a></span><span class="preprocessor">#define RCC_AHB3SMENR_RNGSMEN               RCC_AHB3SMENR_RNGSMEN_Msk</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47997b3685523f631e8358a10d511259"> 7167</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM1SMEN_Pos         (23U)</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb146baa3ff17d2046d2623728212c1"> 7168</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM1SMEN_Msk         (0x1UL &lt;&lt; RCC_AHB3SMENR_SRAM1SMEN_Pos)</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga394845ffa0153e17bd0a9a006cb96c5d"> 7169</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM1SMEN             RCC_AHB3SMENR_SRAM1SMEN_Msk</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf782f9fa423b743dcd6d9249ae961cbc"> 7170</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM2SMEN_Pos         (24U)</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a7c73b36c001a2261c91b948430a149"> 7171</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM2SMEN_Msk         (0x1UL &lt;&lt; RCC_AHB3SMENR_SRAM2SMEN_Pos)</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4cccd41079756470525097a9d4e170d"> 7172</a></span><span class="preprocessor">#define RCC_AHB3SMENR_SRAM2SMEN             RCC_AHB3SMENR_SRAM2SMEN_Msk</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada02f5c0371373e2c7784c2dcd500bae"> 7173</a></span><span class="preprocessor">#define RCC_AHB3SMENR_FLASHSMEN_Pos         (25U)</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1facafe6f6ae968b727742e2840ed5a"> 7174</a></span><span class="preprocessor">#define RCC_AHB3SMENR_FLASHSMEN_Msk         (0x1UL &lt;&lt; RCC_AHB3SMENR_FLASHSMEN_Pos)</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8682cae3320b0b4e211f394840090e87"> 7175</a></span><span class="preprocessor">#define RCC_AHB3SMENR_FLASHSMEN             RCC_AHB3SMENR_FLASHSMEN_Msk</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span> </div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR1 register  **************/</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cfb3ad9771ad52c00234319658b56b8"> 7178</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Pos         (0U)</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68935395c485fba8fdec3afe05ebe8f8"> 7179</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_TIM2SMEN_Pos)</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d842505bcc0da3025254ddb269a15e9"> 7180</a></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN             RCC_APB1SMENR1_TIM2SMEN_Msk</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96cc7a1470b7e97f319cd048a59b61f8"> 7181</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Pos       (10U)</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7721788665ecad0bd19378d5092dacc9"> 7182</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR1_RTCAPBSMEN_Pos)</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba29b0b1783537b5bb39f16bb5133df2"> 7183</a></span><span class="preprocessor">#define RCC_APB1SMENR1_RTCAPBSMEN           RCC_APB1SMENR1_RTCAPBSMEN_Msk</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae832fbb40bb569a49e87a661684d7a8d"> 7184</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Pos         (11U)</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3efdaf8d838714816da754c9821d9040"> 7185</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_WWDGSMEN_Pos)</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga621a11051c943e47a85362c246fb0ab9"> 7186</a></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN             RCC_APB1SMENR1_WWDGSMEN_Msk</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga357e7a2aad2e331d0ab91e63557b4057"> 7187</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN_Pos         (14U)</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3d09c9ae801ca7257378237ba3d5d5e"> 7188</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_SPI2SMEN_Pos)</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae98961cf211e20217f8c425ee8e3a765"> 7189</a></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN             RCC_APB1SMENR1_SPI2SMEN_Msk</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddc4cccb78af7086bb68d07d65df0d86"> 7190</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Pos       (17U)</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67691a6ace367bfe8e5c7b6423767c1a"> 7191</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR1_USART2SMEN_Pos)</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39f8464422e00d45a0e09935642d4434"> 7192</a></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN           RCC_APB1SMENR1_USART2SMEN_Msk</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d90f46c35237c99d227f3b0067692da"> 7193</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Pos         (21U)</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2fda98dc78cf57c35722090e700416e"> 7194</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C1SMEN_Pos)</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8d6f98a981908753787914859c6a2bd"> 7195</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN             RCC_APB1SMENR1_I2C1SMEN_Msk</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07e48f1fb847391a3db5f63647bc8ba3"> 7196</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN_Pos         (22U)</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c393395f3f540e117ca2586d4cb3155"> 7197</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C2SMEN_Pos)</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66269496ef83e8b8dcd71e6a23b3b32b"> 7198</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN             RCC_APB1SMENR1_I2C2SMEN_Msk</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6b4d47f5f7d464b8e2c54842f914800"> 7199</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Pos         (23U)</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de"> 7200</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN_Msk         (0x1UL &lt;&lt; RCC_APB1SMENR1_I2C3SMEN_Pos)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43d5aa85facd0822ff2cc8c65d360023"> 7201</a></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN             RCC_APB1SMENR1_I2C3SMEN_Msk</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad671ee8e12bdba8a708ec7366b6dd28e"> 7202</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DACSMEN_Pos          (29U)</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74d07c2e1f7fef33d68a1a859a0bb01b"> 7203</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DACSMEN_Msk          (0x1UL &lt;&lt; RCC_APB1SMENR1_DACSMEN_Pos)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga016c38b76fce166ba75608eef5076eed"> 7204</a></span><span class="preprocessor">#define RCC_APB1SMENR1_DACSMEN              RCC_APB1SMENR1_DACSMEN_Msk</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac643448a4a7a47a5161d00eb94e3b0cb"> 7205</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Pos       (31U)</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6df08ba98e00061a10143a0a360127a6"> 7206</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR1_LPTIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864"> 7207</a></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN           RCC_APB1SMENR1_LPTIM1SMEN_Msk</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span> </div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span><span class="comment">/********************  Bit definition for RCC_APB1SMENR2 register  **************/</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47ce2b32584e52066edc5903c3281a97"> 7210</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Pos      (0U)</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94d483fb35f102a4053655e82a32b528"> 7211</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN_Msk      (0x1UL &lt;&lt; RCC_APB1SMENR2_LPUART1SMEN_Pos)</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7123f5546354c6f54a7da556953ea9"> 7212</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN          RCC_APB1SMENR2_LPUART1SMEN_Msk</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99573b4062a1a77fe5b77393876d4e7e"> 7213</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN_Pos       (5U)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef2df5f59330d16dd28f9b60a4618b70"> 7214</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR2_LPTIM2SMEN_Pos)</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47e5500b85c35340cef2f24a2032d793"> 7215</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN           RCC_APB1SMENR2_LPTIM2SMEN_Msk</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d7f802cc7327680a5004321dbd906fd"> 7216</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM3SMEN_Pos       (6U)</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7799fe8a12bc18a4eda48e6aa43fffc3"> 7217</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM3SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR2_LPTIM3SMEN_Pos)</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf8f88d035e2362a6cdcd1ed9b7e4d8"> 7218</a></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM3SMEN           RCC_APB1SMENR2_LPTIM3SMEN_Msk</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span> </div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span><span class="comment">/********************  Bit definition for RCC_APB2SMENR register  **************/</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9d24d493fc07556e05ec8017ecafbc3"> 7221</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Pos           (9U)</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad92e6d75807875991e7ff41f633328b4"> 7222</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Msk           (0x1UL &lt;&lt; RCC_APB2SMENR_ADCSMEN_Pos)</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e4ae13a516accc51c42e7e44c718e5e"> 7223</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN               RCC_APB2SMENR_ADCSMEN_Msk</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga314e3e52efb2f9f0d1d3a425dd782c4b"> 7224</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Pos          (11U)</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a300d39481d05a858e932955e81a22b"> 7225</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_TIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae1e3b41eae334cfbc61cf1eb631d3fb"> 7226</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN              RCC_APB2SMENR_TIM1SMEN_Msk</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85"> 7227</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Pos          (12U)</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9c3a0d28ba25424e20830078024ec02"> 7228</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Msk          (0x1UL &lt;&lt; RCC_APB2SMENR_SPI1SMEN_Pos)</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b9164b500cb287452cfdc01998f95b4"> 7229</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN              RCC_APB2SMENR_SPI1SMEN_Msk</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d781e789b9e8d44e09679e5502bb974"> 7230</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Pos        (14U)</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a58d50d3832c8888a70cba643b79921"> 7231</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Msk        (0x1UL &lt;&lt; RCC_APB2SMENR_USART1SMEN_Pos)</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa74bf90d8f616371bf41191ee161175e"> 7232</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN            RCC_APB2SMENR_USART1SMEN_Msk</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7081b12aa98f41b1c39adbc76708929f"> 7233</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Pos         (17U)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70d56a4298409c5a622f07b8b1109eca"> 7234</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_TIM16SMEN_Pos)</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab05cf574d2f74a687a0516d0e17e4a9a"> 7235</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN             RCC_APB2SMENR_TIM16SMEN_Msk</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46d07e6d410ee79acd596fce63e22213"> 7236</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN_Pos         (18U)</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9403bc76bdeabe82643eaf3ed545dfe4"> 7237</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN_Msk         (0x1UL &lt;&lt; RCC_APB2SMENR_TIM17SMEN_Pos)</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaebe9b401e98efaa7fb9a2b69852f79ad"> 7238</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN             RCC_APB2SMENR_TIM17SMEN_Msk</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span> </div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span><span class="comment">/********************  Bit definition for RCC_APB3SMENR register  **************/</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11b11386e08749b0e88cfb550d728f1e"> 7241</a></span><span class="preprocessor">#define RCC_APB3SMENR_SUBGHZSPISMEN_Pos     (0U)</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5d745d342a7d061b42c66d4761d1008"> 7242</a></span><span class="preprocessor">#define RCC_APB3SMENR_SUBGHZSPISMEN_Msk     (0x1UL &lt;&lt; RCC_APB3SMENR_SUBGHZSPISMEN_Pos)</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad892d0236b62c6f0e4425e986f359b"> 7243</a></span><span class="preprocessor">#define RCC_APB3SMENR_SUBGHZSPISMEN         RCC_APB3SMENR_SUBGHZSPISMEN_Msk</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span> </div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="comment">/********************  Bit definition for RCC_CCIPR register  ******************/</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27723a570f3d85fe192d4af59ebcda96"> 7246</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos             (0U)</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 7247</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32f8412a25c5a3b6dd8c8298caca860c"> 7248</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL                 RCC_CCIPR_USART1SEL_Msk</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 7249</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad47cd43189231fab97390f10ca36708e"> 7250</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos) </span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeea9e7d6c50a746e4438e64d8745fe36"> 7252</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Pos             (2U)</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3"> 7253</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82c3fac770b150f2989fb4c45648aaed"> 7254</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL                 RCC_CCIPR_USART2SEL_Msk</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1490e1fbe2652068968465672856e2a"> 7255</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac25b3af6ced5f74059e46853bb0394ad"> 7256</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos) </span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d032d3d7405a4cb750ac9f5854411d7"> 7258</a></span><span class="preprocessor">#define RCC_CCIPR_I2S2SEL_Pos               (8U)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1173d664cc90305abccf8c1912e9fb3a"> 7259</a></span><span class="preprocessor">#define RCC_CCIPR_I2S2SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_I2S2SEL_Pos) </span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed3a4ff749a2f0d2b1ff8279a1337b42"> 7260</a></span><span class="preprocessor">#define RCC_CCIPR_I2S2SEL                   RCC_CCIPR_I2S2SEL_Msk</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7472212ba22371d4f3b9d4246e42b4c5"> 7261</a></span><span class="preprocessor">#define RCC_CCIPR_I2S2SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_I2S2SEL_Pos) </span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga969c77981f56e4aef89ffbcbd563cb84"> 7262</a></span><span class="preprocessor">#define RCC_CCIPR_I2S2SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_I2S2SEL_Pos) </span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489"> 7264</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Pos            (10U)</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00f7894041a687c5edac21bee3099914"> 7265</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Msk            (0x3UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7ae21eb98c76d77916109c378bd1bfe"> 7266</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL                RCC_CCIPR_LPUART1SEL_Msk</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc899330ac150c5a6c3c491df3cbcd15"> 7267</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_0              (0x1UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de"> 7268</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_1              (0x2UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos) </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3"> 7270</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos               (12U)</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00ba7eb729c4dab340204694c17030e8"> 7271</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)   </span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d6642e349b787f27dba7198f0a93653"> 7272</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL                   RCC_CCIPR_I2C1SEL_Msk</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 7273</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)   </span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e71b9151729a98fa44ac992f06aeda"> 7274</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)   </span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga142b1e0612bc405fe75254faba0c22de"> 7276</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_Pos               (14U)</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga887e19597291a6e6eee9ac54f5379b86"> 7277</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)   </span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1997458797e66d616f898c6be31251"> 7278</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL                   RCC_CCIPR_I2C2SEL_Msk</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de86cec5bfb22251fc71089f81042a4"> 7279</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)   </span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5a9a7eca644074f5340a85bf1ea3645"> 7280</a></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_I2C2SEL_Pos)   </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac96992db07705f3b653003ff1a599d22"> 7282</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Pos               (16U)</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f96c2a69970f3e336311b7c9d712d3"> 7283</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Msk               (0x3UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)   </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd65a0c9c299318e3aaca57539103513"> 7284</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL                   RCC_CCIPR_I2C3SEL_Msk</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0e8aee6feb929026ce03f0e79bfc004"> 7285</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_0                 (0x1UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)   </span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78e9d517a1d55788cd4b9272789106c2"> 7286</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_1                 (0x2UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)   </span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga498636c120c410bc350fb8e40303db08"> 7288</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Pos             (18U)</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68ad40708a0463efa8074707594aa855"> 7289</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9eaab25edaafed6b067b7fdcb982f33"> 7290</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL                 RCC_CCIPR_LPTIM1SEL_Msk</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b"> 7291</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc1b11ae30a53195d0a67e7236b573b2"> 7292</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f7d7b17ba7b99c7fd860d0763a2ff8"> 7294</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_Pos             (20U)</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5f35429cdd315141b77a741958a38ee"> 7295</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32015d8162b6911bdd716324acabfca9"> 7296</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL                 RCC_CCIPR_LPTIM2SEL_Msk</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2046ed52b8ab7758a53e6879451cbc0a"> 7297</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3036b5eb8ec5ee22477c4c733164dca3"> 7298</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_LPTIM2SEL_Pos) </span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f78a89df2d046ec244a297d7c69aa6e"> 7300</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM3SEL_Pos             (22U)</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga181454a69be7346fd92c8a4bdae750c7"> 7301</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM3SEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_LPTIM3SEL_Pos)   </span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5f8f606cbe3599836c408a95108b2d6"> 7302</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM3SEL                 RCC_CCIPR_LPTIM3SEL_Msk</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f48634400b595fe74b932d9b1b743dc"> 7303</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM3SEL_0               (0x1UL &lt;&lt; RCC_CCIPR_LPTIM3SEL_Pos)   </span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a68dbcf72ded1898d8d273dbb57b55f"> 7304</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM3SEL_1               (0x2UL &lt;&lt; RCC_CCIPR_LPTIM3SEL_Pos)   </span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc"> 7306</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Pos                (28U)</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae09eca5ca06c9d3f7e105c19446e700c"> 7307</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)    </span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29b65c3f939aa4de02340b35a065ee29"> 7308</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL                    RCC_CCIPR_ADCSEL_Msk</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a"> 7309</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)    </span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ec606efbea74aa3425b7f911f51fe6c"> 7310</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)    </span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga633189360c20cca695d2563349547659"> 7312</a></span><span class="preprocessor">#define RCC_CCIPR_RNGSEL_Pos                (30U)</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga386f7904e3c55680f28b2220e3d2c59b"> 7313</a></span><span class="preprocessor">#define RCC_CCIPR_RNGSEL_Msk                (0x3UL &lt;&lt; RCC_CCIPR_RNGSEL_Pos)    </span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00561e6b34b0d94e248814e0276a0501"> 7314</a></span><span class="preprocessor">#define RCC_CCIPR_RNGSEL                    RCC_CCIPR_RNGSEL_Msk</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa429032e690ebb6caf45448de5f35e3c"> 7315</a></span><span class="preprocessor">#define RCC_CCIPR_RNGSEL_0                  (0x1UL &lt;&lt; RCC_CCIPR_RNGSEL_Pos)    </span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2e60070f79dc8b06e482fde5968eca0"> 7316</a></span><span class="preprocessor">#define RCC_CCIPR_RNGSEL_1                  (0x2UL &lt;&lt; RCC_CCIPR_RNGSEL_Pos)    </span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga016de845d59f61611054d27511a3fa68"> 7319</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos                  (0U)</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85556465021c4272f4788d52251b29f4"> 7320</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)      </span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead"> 7321</a></span><span class="preprocessor">#define RCC_BDCR_LSEON                      RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d373419116fa0446eee779da5292b02"> 7322</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                 (1U)</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35093bcccacfeda073a2fb815687549c"> 7323</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)     </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c"> 7324</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY                     RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8900b556c097b54266370f197517c2b4"> 7325</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                 (2U)</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 7326</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)     </span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 7327</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP                     RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span> </div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a"> 7329</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                 (3U)</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 7330</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                 (0x3UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)     </span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 7331</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV                     RCC_BDCR_LSEDRV_Msk</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 7332</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_0                   (0x1UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)     </span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 7333</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_1                   (0x2UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)     </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d"> 7335</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Pos               (5U)</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6"> 7336</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Msk               (0x1UL &lt;&lt; RCC_BDCR_LSECSSON_Pos)   </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7322dea74a1902218faade21090a3209"> 7337</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON                   RCC_BDCR_LSECSSON_Msk</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3371131b4dbacbab3f44241f6f05a35d"> 7338</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Pos                (6U)</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d"> 7339</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSECSSD_Pos)    </span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga309cd200707f6f378f1370aa6d777d4e"> 7340</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD                    RCC_BDCR_LSECSSD_Msk</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7a2f99d85fbd26067953bb478b8885f"> 7341</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSEN_Pos               (7U)</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac49b675b814f509f86781547f4751937"> 7342</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSEN_Msk               (0x1UL &lt;&lt; RCC_BDCR_LSESYSEN_Pos)   </span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80ab98c2b924fe595122da7a7369b558"> 7343</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSEN                   RCC_BDCR_LSESYSEN_Msk</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span> </div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d"> 7345</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                 (8U)</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57377b1880634589201dfe8887287e0e"> 7346</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                 (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40"> 7347</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL                     RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 7348</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                   (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 7349</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                   (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00024b4442989a487ff231d092ee6606"> 7351</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSRDY_Pos              (11U)</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53cb4ad5969825be21a82867e91b80b9"> 7352</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSRDY_Msk              (0x1UL &lt;&lt; RCC_BDCR_LSESYSRDY_Pos) </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fa26aeb26754b90d6263c17033d7e71"> 7353</a></span><span class="preprocessor">#define RCC_BDCR_LSESYSRDY                  RCC_BDCR_LSESYSRDY_Msk</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span> </div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d"> 7355</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                  (15U)</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 7356</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                  (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)      </span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 7357</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN                      RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span> </div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e"> 7359</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos                  (16U)</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 7360</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk                  (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)      </span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 7361</a></span><span class="preprocessor">#define RCC_BDCR_BDRST                      RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span> </div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9be80b15f761bb4b08800a27c1edc126"> 7363</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Pos                 (24U)</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga180e546bb330c924e12a1d225562720d"> 7364</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSCOEN_Pos)     </span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab489bcd8bef87f479cdcc3802240aa0a"> 7365</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN                     RCC_BDCR_LSCOEN_Msk</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81519864c39d624341e8e04f1e23a5db"> 7366</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Pos                (25U)</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12720e5ac2ce93d3b16bce539a519299"> 7367</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSCOSEL_Pos)    </span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55399cf055b6581bc74be6059cab2cf0"> 7368</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL                    RCC_BDCR_LSCOSEL_Msk</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span> </div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc156654e34b1b6206760ba8d864c6c8"> 7371</a></span><span class="preprocessor">#define RCC_CSR_LSION_Pos                  (0U)</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe63b332158f8886948205ff9edcf248"> 7372</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                  (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)      </span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 7373</a></span><span class="preprocessor">#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55"> 7374</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                 (1U)</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49a5c93576efd3e5d284351db6125373"> 7375</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                 (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)     </span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb"> 7376</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61f41af14b8bac015a1e50aefc0e1bfe"> 7377</a></span><span class="preprocessor">#define RCC_CSR_LSIPRE_Pos                 (4U)</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35a4230e894a9660d7b41b866afe3a41"> 7378</a></span><span class="preprocessor">#define RCC_CSR_LSIPRE_Msk                 (0x1UL &lt;&lt; RCC_CSR_LSIPRE_Pos)     </span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga643ae9a1dae56b0ff84f42aec7ff17a4"> 7379</a></span><span class="preprocessor">#define RCC_CSR_LSIPRE                     RCC_CSR_LSIPRE_Msk</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span> </div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfed589b26bb6620d959950f9115391b"> 7381</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_Pos              (8U)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga028a2e519dd51f81f858ebd2e82c6cff"> 7382</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_Msk              (0xFUL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0"> 7383</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE                  RCC_CSR_MSISRANGE_Msk</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3baa8c9e82bc503b452df7424d2bec4"> 7384</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_1                (0x4UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd964f489128d72f66b67a078e2aaf1b"> 7385</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_2                (0x5UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fce251b7da2b91fdfaff7c7c6675463"> 7386</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_4                (0x6UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0aee679ac0c83d13430dc45d3b9dd78"> 7387</a></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_8                (0x7UL &lt;&lt; RCC_CSR_MSISRANGE_Pos)  </span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0d182db34cb96cfba297b643e8a6926"> 7389</a></span><span class="preprocessor">#define RCC_CSR_RFRSTF_Pos                  (14U)</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5699c1434933f8b61d5398d39c5a231"> 7390</a></span><span class="preprocessor">#define RCC_CSR_RFRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_RFRSTF_Pos)      </span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5213fe07d0cd6f9c53eb47125d17335b"> 7391</a></span><span class="preprocessor">#define RCC_CSR_RFRSTF                      RCC_CSR_RFRSTF_Msk</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15471f738991f731f2afe03eaba33a28"> 7392</a></span><span class="preprocessor">#define RCC_CSR_RFRST_Pos                   (15U)</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00542691aa23e89367ab5099ca7d6454"> 7393</a></span><span class="preprocessor">#define RCC_CSR_RFRST_Msk                   (0x1UL &lt;&lt; RCC_CSR_RFRST_Pos)       </span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5f78cc02eba88239e86ec785111f1a"> 7394</a></span><span class="preprocessor">#define RCC_CSR_RFRST                       RCC_CSR_RFRST_Msk</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span> </div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae97ee308ed96cdb97bc991b34aa95be4"> 7396</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                    (23U)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 7397</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                    (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)        </span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716"> 7398</a></span><span class="preprocessor">#define RCC_CSR_RMVF                        RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b1819704ca2e1fef6110a610a26288c"> 7399</a></span><span class="preprocessor">#define RCC_CSR_RFILARSTF_Pos               (24U)</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7610c3d079832005cc477819351c5668"> 7400</a></span><span class="preprocessor">#define RCC_CSR_RFILARSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_RFILARSTF_Pos)   </span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa5fd027880cf5e9285c7583ce3fc2c"> 7401</a></span><span class="preprocessor">#define RCC_CSR_RFILARSTF                   RCC_CSR_RFILARSTF_Msk</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74fe64620e45a21f07b5d866909e33cb"> 7402</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                 (25U)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 7403</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos)     </span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14163f80ac0b005217eb318d0639afef"> 7404</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF                     RCC_CSR_OBLRSTF_Msk</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47a45faed934912e57c0dea6d6af8227"> 7405</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                 (26U)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 7406</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)     </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 7407</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF                     RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c08aed9f0628271098706c4b46be813"> 7408</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                 (27U)</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 7409</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)     </span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 7410</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF                     RCC_CSR_BORRSTF_Msk</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02078fdb0a3610702b75d5e05dbb92af"> 7411</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                 (28U)</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 7412</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)     </span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f"> 7413</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                     RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3"> 7414</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                (29U)</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 7415</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)    </span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 7416</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                    RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3b146c508145d8e03143a991615ed81"> 7417</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                (30U)</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 7418</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)    </span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 7419</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                    RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2761b43e9b00d52102efb7375a86e6e0"> 7420</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                (31U)</span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 7421</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)    </span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 7422</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                    RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span> </div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="comment">/********************  Bit definition for RCC_EXTCFGR register  *******************/</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8a45c818d3417d9682e096737b20a8d"> 7425</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_Pos             (0U)</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c56149d72620b6632172238d4436a69"> 7426</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_Msk             (0xFUL &lt;&lt; RCC_EXTCFGR_SHDHPRE_Pos) </span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafda021053538c480065d51be88ca8de5"> 7427</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE                 RCC_EXTCFGR_SHDHPRE_Msk</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad882d68a6ab927faf5501cac9758afaa"> 7428</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_0               (0x1UL &lt;&lt; RCC_EXTCFGR_SHDHPRE_Pos) </span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaada1e5933af17d3df2343fdd0554eef6"> 7429</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_1               (0x2UL &lt;&lt; RCC_EXTCFGR_SHDHPRE_Pos) </span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e81d7410cd6c45d2cbc4e245ae7a22f"> 7430</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_2               (0x4UL &lt;&lt; RCC_EXTCFGR_SHDHPRE_Pos) </span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aba9c288fd1f785319506a5704fecb5"> 7431</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPRE_3               (0x8UL &lt;&lt; RCC_EXTCFGR_SHDHPRE_Pos) </span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga258ae27313c07b5ff721021762967633"> 7433</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_Pos              (4U)</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9434b337ee419cd3b7cb6ffec2119cbf"> 7434</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_Msk              (0xFUL &lt;&lt; RCC_EXTCFGR_C2HPRE_Pos)</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224"> 7435</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE                  RCC_EXTCFGR_C2HPRE_Msk</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3752b1f19ae83616941f0f678199b260"> 7436</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_0                (0x1UL &lt;&lt; RCC_EXTCFGR_C2HPRE_Pos)</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf3085eed86b31885976d3023f24440"> 7437</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_1                (0x2UL &lt;&lt; RCC_EXTCFGR_C2HPRE_Pos)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ca6f7db5c66d2f8a4eebb6d3b3ed9f2"> 7438</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_2                (0x4UL &lt;&lt; RCC_EXTCFGR_C2HPRE_Pos)</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6656593fe38f5610bbf69061902ff4a"> 7439</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPRE_3                (0x8UL &lt;&lt; RCC_EXTCFGR_C2HPRE_Pos)</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae626788ac4cbb5c88d8f452937dcc83c"> 7441</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPREF_Pos            (16U)</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga463492db9868a5336ce77fa8512d9dc1"> 7442</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPREF_Msk            (0x1UL &lt;&lt; RCC_EXTCFGR_SHDHPREF_Pos)</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadba06c67175ec0bfc39daf51751f0101"> 7443</a></span><span class="preprocessor">#define RCC_EXTCFGR_SHDHPREF                RCC_EXTCFGR_SHDHPREF_Msk</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga126bd5ead77ad58addfab853d5466688"> 7444</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPREF_Pos             (17U)</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga610bf642264250153df9c3f527a08018"> 7445</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPREF_Msk             (0x1UL &lt;&lt; RCC_EXTCFGR_C2HPREF_Pos)</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33dca9f8cc601e553b43a14cf8f7201d"> 7446</a></span><span class="preprocessor">#define RCC_EXTCFGR_C2HPREF                 RCC_EXTCFGR_C2HPREF_Msk</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span> </div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span><span class="comment">/********************  Bit definition for RCC_C2AHB1ENR register  ****************/</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad58ed87d2333c2441ef953ffea2c70c3"> 7449</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA1EN_Pos            (0U)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23115a706a26646b60a3ee37b05b990e"> 7450</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA1EN_Msk            (0x1UL &lt;&lt; RCC_C2AHB1ENR_DMA1EN_Pos)</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga770f43f87bb46f0d698718a6f09f5880"> 7451</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA1EN                RCC_C2AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga218cda9bb384904462e1308b82b30436"> 7452</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA2EN_Pos            (1U)</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga035ef6d5823d5fe2837b85b95e9e9bdf"> 7453</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA2EN_Msk            (0x1UL &lt;&lt; RCC_C2AHB1ENR_DMA2EN_Pos)</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga837800b65f02cd9b7767c97ea446120e"> 7454</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMA2EN                RCC_C2AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa31015b6f6a1737df33961a9ddd9e4c"> 7455</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMAMUX1EN_Pos         (2U)</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga291a1807408f9ad8338c91b589717acd"> 7456</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMAMUX1EN_Msk         (0x1UL &lt;&lt; RCC_C2AHB1ENR_DMAMUX1EN_Pos)</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad52d1d76e756ce53098bbfb5e7a1039c"> 7457</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_DMAMUX1EN             RCC_C2AHB1ENR_DMAMUX1EN_Msk</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b651809e283485b801f94e6ad28dbd3"> 7458</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_CRCEN_Pos             (12U)</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b0fb2f282cc1e817eb2f3b1bf15c1c3"> 7459</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_CRCEN_Msk             (0x1UL &lt;&lt; RCC_C2AHB1ENR_CRCEN_Pos)</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70556ca06b7dcb5046189d404614b270"> 7460</a></span><span class="preprocessor">#define RCC_C2AHB1ENR_CRCEN                  RCC_C2AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span> </div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span><span class="comment">/********************  Bit definition for RCC_C2AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad034066563c961cc4c6fd6cd2d040494"> 7463</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOAEN_Pos          (0U)</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3115ba02d95cc771ec56acdd9e287c45"> 7464</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOAEN_Msk          (0x1UL &lt;&lt; RCC_C2AHB2ENR_GPIOAEN_Pos)</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ee76ae03ea3356590ed5beb32848078"> 7465</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOAEN              RCC_C2AHB2ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbf01c3dd3def333766c3ded69a6720c"> 7466</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOBEN_Pos          (1U)</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd1a857cc3e8e810e2323690669edcd6"> 7467</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOBEN_Msk          (0x1UL &lt;&lt; RCC_C2AHB2ENR_GPIOBEN_Pos)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a5bcbcf80a95d6feb2a49f372c4f3b6"> 7468</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOBEN              RCC_C2AHB2ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf92f717ac8d1e9134b0b646bb877e847"> 7469</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOCEN_Pos          (2U)</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga690a9cd086e1e5c1ca85971a2b33e6b9"> 7470</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOCEN_Msk          (0x1UL &lt;&lt; RCC_C2AHB2ENR_GPIOCEN_Pos)</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9da44a75db25cf8d49ee32972b2e8c2e"> 7471</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOCEN              RCC_C2AHB2ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5f5de52fc9da16e82180fa55f3e6bf4"> 7472</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOHEN_Pos          (7U)</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd8743f31e8d1e24d458e937ba710eef"> 7473</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOHEN_Msk          (0x1UL &lt;&lt; RCC_C2AHB2ENR_GPIOHEN_Pos)</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa497328643370b89efbb781d3c41afe2"> 7474</a></span><span class="preprocessor">#define RCC_C2AHB2ENR_GPIOHEN              RCC_C2AHB2ENR_GPIOHEN_Msk</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span> </div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span><span class="comment">/********************  Bit definition for RCC_C2AHB3ENR register  ***************/</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b641d1958c75a4297e567db1d2cd8c8"> 7477</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_PKAEN_Pos            (16U)</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a5be6e2b7919b04b0aa3c438d21370d"> 7478</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_PKAEN_Msk            (0x1UL &lt;&lt; RCC_C2AHB3ENR_PKAEN_Pos) </span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45623f49edff717be0fff7ad672e6919"> 7479</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_PKAEN                RCC_C2AHB3ENR_PKAEN_Msk</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4696fa1e7682e649d31e79e92b9bede1"> 7480</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_AESEN_Pos            (17U)</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30a0711d42e842bbc3356a5808faf3fc"> 7481</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_AESEN_Msk            (0x1UL &lt;&lt; RCC_C2AHB3ENR_AESEN_Pos)</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f52e95e6a7c62c4d06c835ffcb5f1f4"> 7482</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_AESEN                RCC_C2AHB3ENR_AESEN_Msk</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cdb17bbaf9aadac088e36ae97fcfa4c"> 7483</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_RNGEN_Pos            (18U)</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8302c0f22c5b26e2f54a402cad7d498"> 7484</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_RNGEN_Msk            (0x1UL &lt;&lt; RCC_C2AHB3ENR_RNGEN_Pos)</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade4044f8a7ac69487965d131fce1915b"> 7485</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_RNGEN                RCC_C2AHB3ENR_RNGEN_Msk</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b283359af77059c56249061e9ced3f8"> 7486</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_HSEMEN_Pos           (19U)</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf7a4d2d83ac599e96a8d9564b501b74"> 7487</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_HSEMEN_Msk           (0x1UL &lt;&lt; RCC_C2AHB3ENR_HSEMEN_Pos)</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09fa141579765c8c941a6a075838a4b"> 7488</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_HSEMEN               RCC_C2AHB3ENR_HSEMEN_Msk</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cc93b3131025c88f8307e58476f78b7"> 7489</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_IPCCEN_Pos           (20U)</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1c31f25cb6a756b2138a366c871dd70"> 7490</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_IPCCEN_Msk           (0x1UL &lt;&lt; RCC_C2AHB3ENR_IPCCEN_Pos)</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09221eb7fcf2f1e50317bce5d7a8cc0f"> 7491</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_IPCCEN               RCC_C2AHB3ENR_IPCCEN_Msk</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3d588f2e3ea3f6a434412569fc0fa3d"> 7492</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_FLASHEN_Pos          (25U)</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4524f1cf5a9f52a6b016be7ef28e79e5"> 7493</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_FLASHEN_Msk          (0x1UL &lt;&lt; RCC_C2AHB3ENR_FLASHEN_Pos)</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4201ceb5c92e4d733881cf8e43053bca"> 7494</a></span><span class="preprocessor">#define RCC_C2AHB3ENR_FLASHEN              RCC_C2AHB3ENR_FLASHEN_Msk</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span> </div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span><span class="comment">/********************  Bit definition for RCC_C2APB1ENR1 register  **************/</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2210536f006a5d0c196c0801e221d64f"> 7497</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_TIM2EN_Pos          (0U)</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa514c6c1463cf8c33766b2f5929d9110"> 7498</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_TIM2EN_Msk          (0x1UL &lt;&lt; RCC_C2APB1ENR1_TIM2EN_Pos)</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a742146ce462ec0a12c345e9b58eff2"> 7499</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_TIM2EN              RCC_C2APB1ENR1_TIM2EN_Msk</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59beadcb25f9d315976b60292c93c274"> 7500</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_RTCAPBEN_Pos        (10U)</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57540278e26c13affec61ac701203b69"> 7501</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_RTCAPBEN_Msk        (0x1UL &lt;&lt; RCC_C2APB1ENR1_RTCAPBEN_Pos)</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaecc68fa829ef66f877dfbfe7ff7fb5"> 7502</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_RTCAPBEN            RCC_C2APB1ENR1_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11bd563fde5beb8f17a36da1b02cc6fe"> 7503</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_SPI2EN_Pos          (14U)</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25298fc4e22f141b942ec0480e041fab"> 7504</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_SPI2EN_Msk          (0x1UL &lt;&lt; RCC_C2APB1ENR1_SPI2EN_Pos)</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38f927f4bdc0dff24da4be3421ed9e0"> 7505</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_SPI2EN              RCC_C2APB1ENR1_SPI2EN_Msk</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6346f68ef12110f08f9e1957427de811"> 7506</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_USART2EN_Pos        (17U)</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c94e7d87d3b3bd130f124e658d775b4"> 7507</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_USART2EN_Msk        (0x1UL &lt;&lt; RCC_C2APB1ENR1_USART2EN_Pos)</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaee5ebe0e87165144c6d9b125a0cef92"> 7508</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_USART2EN            RCC_C2APB1ENR1_USART2EN_Msk</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf1ea2240bc421ea57da0e67fc2b03c8"> 7509</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C1EN_Pos          (21U)</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf65ec6fab91e98205f07fe91b208dcba"> 7510</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C1EN_Msk          (0x1UL &lt;&lt; RCC_C2APB1ENR1_I2C1EN_Pos)</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c36a69cadc53e993c872e60d2780d35"> 7511</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C1EN              RCC_C2APB1ENR1_I2C1EN_Msk</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2f5a8d68f50c7fdca0c39a780dca78c"> 7512</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C2EN_Pos          (22U)</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga626056f41903a4bcff773f7b4366416f"> 7513</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C2EN_Msk          (0x1UL &lt;&lt; RCC_C2APB1ENR1_I2C2EN_Pos)</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b72e99b76ea1173c6488623feb18e83"> 7514</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C2EN              RCC_C2APB1ENR1_I2C2EN_Msk</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd6ae9a2d31f36e351e0a4bfedffb653"> 7515</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C3EN_Pos          (23U)</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f18501382db93e2fbd184175a714bb6"> 7516</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C3EN_Msk          (0x1UL &lt;&lt; RCC_C2APB1ENR1_I2C3EN_Pos)</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e1d2117e8cae87b75050982b506c491"> 7517</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_I2C3EN              RCC_C2APB1ENR1_I2C3EN_Msk</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7acc1bc2ef25673e014281b1110bfd91"> 7518</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_DACEN_Pos           (29U)</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4dd96e8abdc24ecc268cbeac607e0748"> 7519</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_DACEN_Msk           (0x1UL &lt;&lt; RCC_C2APB1ENR1_DACEN_Pos)</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10408fd8134eae4d6b43d05d953e790f"> 7520</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_DACEN               RCC_C2APB1ENR1_DACEN_Msk</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eb490454f4d60ec46a1b600df2232e9"> 7521</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_LPTIM1EN_Pos        (31U)</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e1c0e7a4403beba98a711582a059c78"> 7522</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_LPTIM1EN_Msk        (0x1UL &lt;&lt; RCC_C2APB1ENR1_LPTIM1EN_Pos)</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14a135771cc8be6286c238b7ad3c64dc"> 7523</a></span><span class="preprocessor">#define RCC_C2APB1ENR1_LPTIM1EN            RCC_C2APB1ENR1_LPTIM1EN_Msk</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span> </div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span><span class="comment">/********************  Bit definition for RCC_C2APB1ENR2 register  **************/</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4126938b24ebd19e416a5d182ff30634"> 7526</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPUART1EN_Pos       (0U)</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9bc4602e7e9793bd27998f500c3b2f4"> 7527</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPUART1EN_Msk       (0x1UL &lt;&lt; RCC_C2APB1ENR2_LPUART1EN_Pos)</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae43bcba1bf6870061578492c5e9a9cff"> 7528</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPUART1EN           RCC_C2APB1ENR2_LPUART1EN_Msk</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga954282d15e5bd025893eeb7d7d044b01"> 7529</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM2EN_Pos        (5U)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0096b53d092108c9635b14e194ee145"> 7530</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM2EN_Msk        (0x1UL &lt;&lt; RCC_C2APB1ENR2_LPTIM2EN_Pos)</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb9158fb7db963b524f163507653e3f1"> 7531</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM2EN            RCC_C2APB1ENR2_LPTIM2EN_Msk</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f6ac16d07ea244f5bd8ba37c94b783"> 7532</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM3EN_Pos        (6U)</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cb1278572cd8921f55baf1616bc80ff"> 7533</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM3EN_Msk        (0x1UL &lt;&lt; RCC_C2APB1ENR2_LPTIM3EN_Pos)</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46eead2ebb23f7c7c4772815b08bf98f"> 7534</a></span><span class="preprocessor">#define RCC_C2APB1ENR2_LPTIM3EN            RCC_C2APB1ENR2_LPTIM3EN_Msk</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span> </div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span><span class="comment">/********************  Bit definition for RCC_C2APB2ENR register  **************/</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69d2f205de64ce995a7a68259a837159"> 7537</a></span><span class="preprocessor">#define RCC_C2APB2ENR_ADCEN_Pos            (9U)</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52b4048627ece66773d133e2640a491e"> 7538</a></span><span class="preprocessor">#define RCC_C2APB2ENR_ADCEN_Msk            (0x1UL &lt;&lt; RCC_C2APB2ENR_ADCEN_Pos)</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad41cfd098a65b08d8c8e1fa19a33763a"> 7539</a></span><span class="preprocessor">#define RCC_C2APB2ENR_ADCEN                RCC_C2APB2ENR_ADCEN_Msk</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3115f36419024d18f023fb6dfa6f8dbf"> 7540</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM1EN_Pos           (11U)</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa807297098ce4746b4406716bd17f504"> 7541</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM1EN_Msk           (0x1UL &lt;&lt; RCC_C2APB2ENR_TIM1EN_Pos)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54cf54f0fc56df920e15911335fa7de5"> 7542</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM1EN               RCC_C2APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38285a7cb97ff878602f37fa2c914123"> 7543</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SPI1EN_Pos           (12U)</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3269571fc32814cafd7b6e758f767581"> 7544</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SPI1EN_Msk           (0x1UL &lt;&lt; RCC_C2APB2ENR_SPI1EN_Pos)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52847a04ddc8bd0cefd577d4d3116e3b"> 7545</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SPI1EN               RCC_C2APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac00be36d135f25900f4b37601ff77752"> 7546</a></span><span class="preprocessor">#define RCC_C2APB2ENR_USART1EN_Pos         (14U)</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafad40400f3550357f87028cf0c7590a0"> 7547</a></span><span class="preprocessor">#define RCC_C2APB2ENR_USART1EN_Msk         (0x1UL &lt;&lt; RCC_C2APB2ENR_USART1EN_Pos)</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cf5e704b55f9da3426005011bc5e107"> 7548</a></span><span class="preprocessor">#define RCC_C2APB2ENR_USART1EN             RCC_C2APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec725720ff6b0270019e566d07bd960c"> 7549</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM16EN_Pos          (17U)</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d55f7c5adbe89c815368677d5c7ae56"> 7550</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM16EN_Msk          (0x1UL &lt;&lt; RCC_C2APB2ENR_TIM16EN_Pos)</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e05111d19230e6b58dc6ec581973fbd"> 7551</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM16EN              RCC_C2APB2ENR_TIM16EN_Msk</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ba70991b3433d3a2be8d6d46c194fe8"> 7552</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM17EN_Pos          (18U)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed336077f5b98a502cedf3d5910c665b"> 7553</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM17EN_Msk          (0x1UL &lt;&lt; RCC_C2APB2ENR_TIM17EN_Pos)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab295318f0a3d0934eaa25074674e01d"> 7554</a></span><span class="preprocessor">#define RCC_C2APB2ENR_TIM17EN              RCC_C2APB2ENR_TIM17EN_Msk</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga898d56b2d9051d7cd994288dea2a17d8"> 7555</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SAI1EN_Pos           (21U)</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9bbab45a3f6dbff07f716d7fa099232b"> 7556</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SAI1EN_Msk           (0x1UL &lt;&lt; RCC_C2APB2ENR_SAI1EN_Pos)</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga414d095137132631a1240f0c2f1c180d"> 7557</a></span><span class="preprocessor">#define RCC_C2APB2ENR_SAI1EN               RCC_C2APB2ENR_SAI1EN_Msk</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span> </div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span><span class="comment">/********************  Bit definition for RCC_C2APB3ENR register  **************/</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa89260356573ac00dd24ff57f5c1cb54"> 7560</a></span><span class="preprocessor">#define RCC_C2APB3ENR_SUBGHZSPIEN_Pos      (0U)</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10bc97d197a9685da23592171959d833"> 7561</a></span><span class="preprocessor">#define RCC_C2APB3ENR_SUBGHZSPIEN_Msk      (0x1UL &lt;&lt; RCC_C2APB3ENR_SUBGHZSPIEN_Pos)</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f6abd0039ce8065fba80d86b90e3baf"> 7562</a></span><span class="preprocessor">#define RCC_C2APB3ENR_SUBGHZSPIEN          RCC_C2APB3ENR_SUBGHZSPIEN_Msk</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span> </div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span><span class="comment">/********************  Bit definition for RCC_C2AHB1SMENR register  ****************/</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga826c1b736dde604551c4f203288ace9d"> 7565</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA1SMEN_Pos       (0U)</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga905e04245faab1675be11177862a53f5"> 7566</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA1SMEN_Msk       (0x1UL &lt;&lt; RCC_C2AHB1SMENR_DMA1SMEN_Pos)</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae90d2b5e289dbc6c25feca36273b8b2c"> 7567</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA1SMEN           RCC_C2AHB1SMENR_DMA1SMEN_Msk</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga940d8149168702299f5d69198731697d"> 7568</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA2SMEN_Pos       (1U)</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24a6532e8940c4cb88643eaf54df5b51"> 7569</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA2SMEN_Msk       (0x1UL &lt;&lt; RCC_C2AHB1SMENR_DMA2SMEN_Pos)</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11586655bea159f1d66475d607ff189b"> 7570</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMA2SMEN           RCC_C2AHB1SMENR_DMA2SMEN_Msk</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cde21fd1951f20df5678aa780ac8351"> 7571</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMAMUX1SMEN_Pos    (2U)</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeab561924125aa05028c7e8276a16615"> 7572</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMAMUX1SMEN_Msk    (0x1UL &lt;&lt; RCC_C2AHB1SMENR_DMAMUX1SMEN_Pos)</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11d40828416052b51f63511fe910633d"> 7573</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_DMAMUX1SMEN        RCC_C2AHB1SMENR_DMAMUX1SMEN_Msk</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf46e663eb11d430866097007c5b3b211"> 7574</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_CRCSMEN_Pos        (12U)</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe3a3c9dfffdf2fce7cf54f006df751a"> 7575</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_CRCSMEN_Msk        (0x1UL &lt;&lt; RCC_C2AHB1SMENR_CRCSMEN_Pos)</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa653b31a1a0b586271b297ab57a69b77"> 7576</a></span><span class="preprocessor">#define RCC_C2AHB1SMENR_CRCSMEN            RCC_C2AHB1SMENR_CRCSMEN_Msk</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span> </div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">/********************  Bit definition for RCC_C2AHB2SMENR register  ***************/</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d2289e70fc69b397c54531a01a64c45"> 7579</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOASMEN_Pos      (0U)</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga967902ea17fb2a3ff3ba76e4b1035aed"> 7580</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOASMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB2SMENR_GPIOASMEN_Pos)</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c52d689695245fe6de16600e7004907"> 7581</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOASMEN          RCC_C2AHB2SMENR_GPIOASMEN_Msk</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c1ee21d0207a4c11a85370b8bc2b3be"> 7582</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOBSMEN_Pos      (1U)</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1882970a534b1f5ef6caa4edcbf2aeff"> 7583</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOBSMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB2SMENR_GPIOBSMEN_Pos)</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b46796756eb7f0b2937f163f9a0e644"> 7584</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOBSMEN          RCC_C2AHB2SMENR_GPIOBSMEN_Msk</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf2f7b38e5737b9798df0231ad84d825"> 7585</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOCSMEN_Pos      (2U)</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6751ab8a107d47bf1a2bf2f37e176b0c"> 7586</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOCSMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB2SMENR_GPIOCSMEN_Pos)</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8419ceb2df62f3deb924d6f69d583f1e"> 7587</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOCSMEN          RCC_C2AHB2SMENR_GPIOCSMEN_Msk</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3099cc1ea25b2bb479f74a71622db766"> 7588</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOHSMEN_Pos      (7U)</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8b492b5921516c9328e857113b4dc4f"> 7589</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOHSMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB2SMENR_GPIOHSMEN_Pos)</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef2db932971801fa19c17ab5c7dcf064"> 7590</a></span><span class="preprocessor">#define RCC_C2AHB2SMENR_GPIOHSMEN          RCC_C2AHB2SMENR_GPIOHSMEN_Msk</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span> </div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span><span class="comment">/********************  Bit definition for RCC_C2AHB3SMENR register  ***************/</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dfe5d0257d1514ce7d7b163899999dc"> 7593</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_PKASMEN_Pos        (16U)</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf050251a4676d5e4bb48717eaec738e1"> 7594</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_PKASMEN_Msk        (0x1UL &lt;&lt; RCC_C2AHB3SMENR_PKASMEN_Pos) </span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacad387ec6fbd9731f397a124d860d4d"> 7595</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_PKASMEN            RCC_C2AHB3SMENR_PKASMEN_Msk</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf54e6f4e258cb9897171fee91ccfce79"> 7596</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_AESSMEN_Pos        (17U)</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga036b141423030f3428051f26bb0d2a0d"> 7597</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_AESSMEN_Msk        (0x1UL &lt;&lt; RCC_C2AHB3SMENR_AESSMEN_Pos)</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7825ccb36161117fd263713b13e4621"> 7598</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_AESSMEN            RCC_C2AHB3SMENR_AESSMEN_Msk</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86e8161c969186b10f12910270fd0a11"> 7599</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_RNGSMEN_Pos        (18U)</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf93f574256f38a9e765da9b06c3813fc"> 7600</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_RNGSMEN_Msk        (0x1UL &lt;&lt; RCC_C2AHB3SMENR_RNGSMEN_Pos)</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad01e52fb65c20005e4f35c8edfb9a34e"> 7601</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_RNGSMEN            RCC_C2AHB3SMENR_RNGSMEN_Msk</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed585ba2e0a718885d8cb6a8b056eec6"> 7602</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM1SMEN_Pos      (23U)</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c0dd84693a23a27129f42d56b93422e"> 7603</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM1SMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB3SMENR_SRAM1SMEN_Pos)</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b4a5907c275da4916fa6f6ee1414c5f"> 7604</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM1SMEN          RCC_C2AHB3SMENR_SRAM1SMEN_Msk</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5503e250933d7535bef37796373b9efa"> 7605</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM2SMEN_Pos      (24U)</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87563785940d8912f23d63ce7a017130"> 7606</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM2SMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB3SMENR_SRAM2SMEN_Pos)</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1a0538dc5d9d7701cdc36733bbc638b"> 7607</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_SRAM2SMEN           RCC_C2AHB3SMENR_SRAM2SMEN_Msk</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83effc5a67bdec0fbda5d3e3d5b7ef5e"> 7608</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_FLASHSMEN_Pos      (25U)</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52169819ca0f1101bcfba4f549343e03"> 7609</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_FLASHSMEN_Msk      (0x1UL &lt;&lt; RCC_C2AHB3SMENR_FLASHSMEN_Pos)</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0d08782879189500a735a334924a80c"> 7610</a></span><span class="preprocessor">#define RCC_C2AHB3SMENR_FLASHSMEN           RCC_C2AHB3SMENR_FLASHSMEN_Msk</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span> </div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="comment">/********************  Bit definition for RCC_C2APB1SMENR1 register  **************/</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7193470602c4a0b0ebd697f8bdbbcd0"> 7613</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_TIM2SMEN_Pos      (0U)</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab13595f47cf6b96d2cec76e944883ae9"> 7614</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_TIM2SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB1SMENR1_TIM2SMEN_Pos)</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8faabe8b3384c5fcb42d618fddd6c6ee"> 7615</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_TIM2SMEN          RCC_C2APB1SMENR1_TIM2SMEN_Msk</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37ec1f3e61b9b0a21fee1deba173391d"> 7616</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_RTCAPBSMEN_Pos    (10U)</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24d962d91032a19ce3d96c8b5f629d5c"> 7617</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_RTCAPBSMEN_Msk    (0x1UL &lt;&lt; RCC_C2APB1SMENR1_RTCAPBSMEN_Pos)</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dd4c514c31e6b188e44d3016f900c8b"> 7618</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_RTCAPBSMEN        RCC_C2APB1SMENR1_RTCAPBSMEN_Msk</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa86c52d54dd9eeec34eccda65afdd593"> 7619</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_SPI2SMEN_Pos      (14U)</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f39d35ecabb162dcd4a518bdfa82aaf"> 7620</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_SPI2SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB1SMENR1_SPI2SMEN_Pos)</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75d8d8d1f8ec13fbd92f7ff8ebf16ae0"> 7621</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_SPI2SMEN          RCC_C2APB1SMENR1_SPI2SMEN_Msk</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c3e8f6c2e2e3d478ea7ec861f2ba196"> 7622</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_USART2SMEN_Pos    (17U)</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90e5763eee3a55e0d6397447200fe676"> 7623</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_USART2SMEN_Msk    (0x1UL &lt;&lt; RCC_C2APB1SMENR1_USART2SMEN_Pos)</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d8e12fcdd749629572ccebccfbb9feb"> 7624</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_USART2SMEN        RCC_C2APB1SMENR1_USART2SMEN_Msk</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4cbb24aac724a9b3ffae3a3e33d751e"> 7625</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C1SMEN_Pos      (21U)</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3493a9f8ae924ec8e346ba2dad85dcdf"> 7626</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C1SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB1SMENR1_I2C1SMEN_Pos)</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac80a5c8ed94cb5f0920e64d9c6f864b"> 7627</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C1SMEN          RCC_C2APB1SMENR1_I2C1SMEN_Msk</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8518a81a866e470ce929d86670fa5857"> 7628</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C2SMEN_Pos      (22U)</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga251a53d5f97aa31f96692d5ad8b9ab44"> 7629</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C2SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB1SMENR1_I2C2SMEN_Pos)</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab908e87f35b4c2c6e4fff57d1cf2eb2a"> 7630</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C2SMEN          RCC_C2APB1SMENR1_I2C2SMEN_Msk</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5213c93c303a09ab1a164092d224c355"> 7631</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C3SMEN_Pos      (23U)</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga707b8e9c67dfa05bf0dc89e2a98e5cfd"> 7632</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C3SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB1SMENR1_I2C3SMEN_Pos)</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga062e23ec655d1d5796e8790e4b4efbdc"> 7633</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_I2C3SMEN          RCC_C2APB1SMENR1_I2C3SMEN_Msk</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13a6b74c0974b9221c21945f72bb3983"> 7634</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_DACSMEN_Pos       (29U)</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacfa64a8ac4a2e9a0f30276a60d6c6d9"> 7635</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_DACSMEN_Msk       (0x1UL &lt;&lt; RCC_C2APB1SMENR1_DACSMEN_Pos)</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga317f3f8c2b5d54c44616e07c977bcddb"> 7636</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_DACSMEN           RCC_C2APB1SMENR1_DACSMEN_Msk</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b3f8984efa1a2b85ddd9122435ccffc"> 7637</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_LPTIM1SMEN_Pos    (31U)</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2dfaea32502ad5e5a1f6c25951d77eb"> 7638</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_LPTIM1SMEN_Msk    (0x1UL &lt;&lt; RCC_C2APB1SMENR1_LPTIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae87a8ea368851b128fcc401b54e4bc5b"> 7639</a></span><span class="preprocessor">#define RCC_C2APB1SMENR1_LPTIM1SMEN        RCC_C2APB1SMENR1_LPTIM1SMEN_Msk</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span> </div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="comment">/********************  Bit definition for RCC_C2APB1SMENR2 register  **************/</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c07224fb9531740fe9e3a89f37936a2"> 7642</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPUART1SMEN_Pos    (0U)</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac07d9ef11d70a5ebec1c65880126fc9a"> 7643</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPUART1SMEN_Msk    (0x1UL &lt;&lt; RCC_C2APB1SMENR2_LPUART1SMEN_Pos)</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad283c2ead3a160cc024467bf6544232e"> 7644</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPUART1SMEN        RCC_C2APB1SMENR2_LPUART1SMEN_Msk</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf15837b74cc2edd7c1000d8dacfe7e32"> 7645</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM2SMEN_Pos     (5U)</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e3ff3fb0f1720b598cb9f6ca8d3bb2d"> 7646</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM2SMEN_Msk     (0x1UL &lt;&lt; RCC_C2APB1SMENR2_LPTIM2SMEN_Pos)</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eec1b1d853985de923facf6272a61b1"> 7647</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM2SMEN         RCC_C2APB1SMENR2_LPTIM2SMEN_Msk</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3f9b71528500dab16f44a856cc69f38"> 7648</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM3SMEN_Pos     (6U)</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5c3b6eb117fff472bf20e14b5800f4b"> 7649</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM3SMEN_Msk     (0x1UL &lt;&lt; RCC_C2APB1SMENR2_LPTIM3SMEN_Pos)</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb1a64bfa8f9d160d50918ff0de31ce"> 7650</a></span><span class="preprocessor">#define RCC_C2APB1SMENR2_LPTIM3SMEN         RCC_C2APB1SMENR2_LPTIM3SMEN_Msk</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span> </div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="comment">/********************  Bit definition for RCC_C2APB2SMENR register  **************/</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf6c43883cb69e7f6d3021be326bfd9e"> 7653</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_ADCSMEN_Pos        (9U)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac193c78f699738ff292b1561faca96d6"> 7654</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_ADCSMEN_Msk        (0x1UL &lt;&lt; RCC_C2APB2SMENR_ADCSMEN_Pos)</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d4df71b332f0bc510d46421d4566f69"> 7655</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_ADCSMEN            RCC_C2APB2SMENR_ADCSMEN_Msk</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72f6080d1de9ae8a8184e1402a5a4866"> 7656</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM1SMEN_Pos       (11U)</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b719ac7b8b315b5ebbd4c313fcc31b6"> 7657</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM1SMEN_Msk       (0x1UL &lt;&lt; RCC_C2APB2SMENR_TIM1SMEN_Pos)</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fd19d8441d01dc3ed61a67e05125c5e"> 7658</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM1SMEN           RCC_C2APB2SMENR_TIM1SMEN_Msk</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga534cee6ee86f7d9466ec3aa527ac7577"> 7659</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_SPI1SMEN_Pos       (12U)</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16d52b6c0b1544a4f1260fed50dfa844"> 7660</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_SPI1SMEN_Msk       (0x1UL &lt;&lt; RCC_C2APB2SMENR_SPI1SMEN_Pos)</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa766166f6c6e2d5975f4c9ca27975158"> 7661</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_SPI1SMEN           RCC_C2APB2SMENR_SPI1SMEN_Msk</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc669cbdaf3249bd0b5f1e50d300e31"> 7662</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_USART1SMEN_Pos     (14U)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d1c53764395a1cec462ae5e3fd791e6"> 7663</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_USART1SMEN_Msk     (0x1UL &lt;&lt; RCC_C2APB2SMENR_USART1SMEN_Pos)</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20b887b1e298963ac3a9d63c47c35998"> 7664</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_USART1SMEN         RCC_C2APB2SMENR_USART1SMEN_Msk</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ed9735b8a528b79c2f8879dba0b5475"> 7665</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM16SMEN_Pos      (17U)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8190d54b5c1d4ae7d028c768194319e"> 7666</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM16SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB2SMENR_TIM16SMEN_Pos)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59dbda8326e0d43782cb2fdb87ed699e"> 7667</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM16SMEN          RCC_C2APB2SMENR_TIM16SMEN_Msk</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga697e195696990fa795f26df77fc7e620"> 7668</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM17SMEN_Pos      (18U)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b6951647118ef7eb94ff0bc2cb7d27"> 7669</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM17SMEN_Msk      (0x1UL &lt;&lt; RCC_C2APB2SMENR_TIM17SMEN_Pos)</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1249db376b771a171f2638ea1b1ef57a"> 7670</a></span><span class="preprocessor">#define RCC_C2APB2SMENR_TIM17SMEN          RCC_C2APB2SMENR_TIM17SMEN_Msk</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span> </div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><span class="comment">/********************  Bit definition for RCC_C2APB3SMENR register  **************/</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae12cb1168d6377d6630b636476f59ae6"> 7673</a></span><span class="preprocessor">#define RCC_C2APB3SMENR_SUBGHZSPISMEN_Pos  (0U)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8efb1b62faf7abb0bb17bf980082a32f"> 7674</a></span><span class="preprocessor">#define RCC_C2APB3SMENR_SUBGHZSPISMEN_Msk  (0x1UL &lt;&lt; RCC_C2APB3SMENR_SUBGHZSPISMEN_Pos)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03e9153a887d58582daba79802604e1e"> 7675</a></span><span class="preprocessor">#define RCC_C2APB3SMENR_SUBGHZSPISMEN      RCC_C2APB3SMENR_SUBGHZSPISMEN_Msk</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span> </div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"> 7678</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="comment">/*</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="comment"> * @brief Specific device feature definitions</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><span class="comment"> */</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5ee87b845c2f084d56f3e6b400e7f00"> 7685</a></span><span class="preprocessor">#define RNG_VER_3_2</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span> </div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2013ef5a17240897df5b7bf00b7b290"> 7688</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Pos         (2U)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 7689</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Msk         (0x1UL &lt;&lt; RNG_CR_RNGEN_Pos)                   </span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 7690</a></span><span class="preprocessor">#define RNG_CR_RNGEN             RNG_CR_RNGEN_Msk</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d1a529728903ae8659aa26f869f6537"> 7691</a></span><span class="preprocessor">#define RNG_CR_IE_Pos            (3U)</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 7692</a></span><span class="preprocessor">#define RNG_CR_IE_Msk            (0x1UL &lt;&lt; RNG_CR_IE_Pos)                      </span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 7693</a></span><span class="preprocessor">#define RNG_CR_IE                RNG_CR_IE_Msk</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a1a4e767f1958bcce1ed0a8520511f5"> 7694</a></span><span class="preprocessor">#define RNG_CR_CED_Pos           (5U)</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad88c05386f3c90522a77ddd2c44d0a4"> 7695</a></span><span class="preprocessor">#define RNG_CR_CED_Msk           (0x1UL &lt;&lt; RNG_CR_CED_Pos)                     </span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga939fb7e756abc6c84d5f296a80a58716"> 7696</a></span><span class="preprocessor">#define RNG_CR_CED               RNG_CR_CED_Msk</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf73d623b2262c9672d3f2195db62156"> 7697</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG3_Pos   (8U)</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91a04dc7166f97386a7093bd2da51c7f"> 7698</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG3_Msk   (0xFUL &lt;&lt; RNG_CR_RNG_CONFIG3_Pos)              </span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9bd247d554dcdae22290ad3f03f4f1e"> 7699</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG3       RNG_CR_RNG_CONFIG3_Msk</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga431aca8de9097a69e53e01bb6324c802"> 7700</a></span><span class="preprocessor">#define RNG_CR_NISTC_Pos         (12U)</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga390aba08e6d93f0fab26690354489af4"> 7701</a></span><span class="preprocessor">#define RNG_CR_NISTC_Msk         (0x1UL &lt;&lt; RNG_CR_NISTC_Pos)                   </span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab7b5b11136e1898f68611cde2534b0f"> 7702</a></span><span class="preprocessor">#define RNG_CR_NISTC             RNG_CR_NISTC_Msk</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32c4358a9eb19585e9c8033d0bba9e04"> 7703</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG2_Pos   (13U)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga437a211b15f8489de54807ec1acfb6b9"> 7704</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG2_Msk   (0x7UL &lt;&lt; RNG_CR_RNG_CONFIG2_Pos)              </span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b0eefb862fa874af0c94fed351abace"> 7705</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG2       RNG_CR_RNG_CONFIG2_Msk</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81a14431f71a0fac5b193b3c43c0143f"> 7706</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_Pos        (16U)</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5f670d51b5caa513fce24841af422d3"> 7707</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_Msk        (0xFUL &lt;&lt; RNG_CR_CLKDIV_Pos)                  </span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bcbf8d356e20c915b26f77dc02f8fd0"> 7708</a></span><span class="preprocessor">#define RNG_CR_CLKDIV            RNG_CR_CLKDIV_Msk</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga593d66fd2efecf1f0e42686602f56073"> 7709</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_0          (0x1UL &lt;&lt; RNG_CR_CLKDIV_Pos)                  </span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f9e536b44f16691bd667aeb772655d8"> 7710</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_1          (0x2UL &lt;&lt; RNG_CR_CLKDIV_Pos)                  </span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72a013efc42b47a3ad70784adcffdee8"> 7711</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_2          (0x4UL &lt;&lt; RNG_CR_CLKDIV_Pos)                  </span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22f23930051262622547034a6d1701e7"> 7712</a></span><span class="preprocessor">#define RNG_CR_CLKDIV_3          (0x8UL &lt;&lt; RNG_CR_CLKDIV_Pos)                  </span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f2ea788ed3ec0ea153448db1a490f45"> 7713</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG1_Pos   (20U)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0347b1446d0f61a949ee2ecc262e5a39"> 7714</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG1_Msk   (0x3FUL &lt;&lt; RNG_CR_RNG_CONFIG1_Pos)             </span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87e0bc7b267a7a3a81129c6a58803945"> 7715</a></span><span class="preprocessor">#define RNG_CR_RNG_CONFIG1       RNG_CR_RNG_CONFIG1_Msk</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga491f61b6c1539f1a7d1431ed93ca7c8c"> 7716</a></span><span class="preprocessor">#define RNG_CR_CONDRST_Pos       (30U)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1494f75637b432ef11d938f04dfff2f"> 7717</a></span><span class="preprocessor">#define RNG_CR_CONDRST_Msk       (0x1UL &lt;&lt; RNG_CR_CONDRST_Pos)                 </span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f5ed59022928fafd90feb253f102d8"> 7718</a></span><span class="preprocessor">#define RNG_CR_CONDRST           RNG_CR_CONDRST_Msk</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga059ce6eea3aa6335644553e9724787ae"> 7719</a></span><span class="preprocessor">#define RNG_CR_CONFIGLOCK_Pos    (31U)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga430eefc807d33b69351af70500a847d8"> 7720</a></span><span class="preprocessor">#define RNG_CR_CONFIGLOCK_Msk    (0x1UL &lt;&lt; RNG_CR_CONFIGLOCK_Pos)              </span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50d47277c0e379e271dd18cbdf9e7371"> 7721</a></span><span class="preprocessor">#define RNG_CR_CONFIGLOCK        RNG_CR_CONFIGLOCK_Msk</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span> </div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17cb7add2587efeea18a208c76d73727"> 7724</a></span><span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 7725</a></span><span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1UL &lt;&lt; RNG_SR_DRDY_Pos)                         </span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 7726</a></span><span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga164b5050473dff67a5cd6ca400bb5a89"> 7727</a></span><span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga699d24eb133814c5be46fe6e588cc093"> 7728</a></span><span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1UL &lt;&lt; RNG_SR_CECS_Pos)                         </span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 7729</a></span><span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51e0238194c400f9c6ac0b34826e55eb"> 7730</a></span><span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 7731</a></span><span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1UL &lt;&lt; RNG_SR_SECS_Pos)                         </span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5562bc13afe295893dc3997a4917fee2"> 7732</a></span><span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga341c152f61c352b96fb0c3c245e3d958"> 7733</a></span><span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 7734</a></span><span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1UL &lt;&lt; RNG_SR_CEIS_Pos)                         </span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 7735</a></span><span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecf22f4de968dc9aa29d55760ebdb980"> 7736</a></span><span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d78e80e064c7746b98ed89304aab367"> 7737</a></span><span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1UL &lt;&lt; RNG_SR_SEIS_Pos)                         </span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 7738</a></span><span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span> </div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="comment">/********************  Bits definition for RNG_DR register  *******************/</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga627ead841131c575a054e1a2beab8206"> 7741</a></span><span class="preprocessor">#define RNG_DR_RNDATA_Pos        (0U)</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab80a22a8f111a40e41b068180da05e55"> 7742</a></span><span class="preprocessor">#define RNG_DR_RNDATA_Msk        (0xFFFFFFFFUL &lt;&lt; RNG_DR_RNDATA_Pos)       </span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed022b60786e643a22c2ccfaf15ce821"> 7743</a></span><span class="preprocessor">#define RNG_DR_RNDATA            RNG_DR_RNDATA_Msk</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span> </div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span><span class="comment">/********************  Bits definition for RNG_HTCR register  *****************/</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfbeb64161b71e74008a73abf1b9d9d6"> 7746</a></span><span class="preprocessor">#define RNG_HTCR_HTCFG_Pos       (0U)</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d9e4249540ed3d7e694cc23f9a00f1e"> 7747</a></span><span class="preprocessor">#define RNG_HTCR_HTCFG_Msk       (0xFFFFFFFFUL &lt;&lt; RNG_HTCR_HTCFG_Pos)      </span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c36eeaccc9db7003dad3de4ac2c0f4d"> 7748</a></span><span class="preprocessor">#define RNG_HTCR_HTCFG           RNG_HTCR_HTCFG_Msk</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span> </div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2920dc4e941e569491e856c74f655a73"> 7756</a></span><span class="preprocessor">#define RTC_TR_PM_Pos                (22U)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 7757</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                (0x1UL &lt;&lt; RTC_TR_PM_Pos)                  </span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 7758</a></span><span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26458edfa3da49a421547e540b7fef0c"> 7759</a></span><span class="preprocessor">#define RTC_TR_HT_Pos                (20U)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 7760</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                (0x3UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad42435e015e9f5052245c366ae08d655"> 7761</a></span><span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 7762</a></span><span class="preprocessor">#define RTC_TR_HT_0                  (0x1UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 7763</a></span><span class="preprocessor">#define RTC_TR_HT_1                  (0x2UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1412e72836e362ccfe5a927b7760fd14"> 7764</a></span><span class="preprocessor">#define RTC_TR_HU_Pos                (16U)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 7765</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                (0xFUL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8211df481853649722383e0d8fb06d5"> 7766</a></span><span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddad920d5681960fa702b988ef1f82be"> 7767</a></span><span class="preprocessor">#define RTC_TR_HU_0                  (0x1UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 7768</a></span><span class="preprocessor">#define RTC_TR_HU_1                  (0x2UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 7769</a></span><span class="preprocessor">#define RTC_TR_HU_2                  (0x4UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 7770</a></span><span class="preprocessor">#define RTC_TR_HU_3                  (0x8UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf169c6a3845063073e546f372e90a61a"> 7771</a></span><span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 7772</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 7773</a></span><span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 7774</a></span><span class="preprocessor">#define RTC_TR_MNT_0                 (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 7775</a></span><span class="preprocessor">#define RTC_TR_MNT_1                 (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 7776</a></span><span class="preprocessor">#define RTC_TR_MNT_2                 (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5d682cf0198141f2a323981ec266173"> 7777</a></span><span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 7778</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84e86f4fc04232fd0294966434708e06"> 7779</a></span><span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad91d7700822050a352e53aff372a697b"> 7780</a></span><span class="preprocessor">#define RTC_TR_MNU_0                 (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 7781</a></span><span class="preprocessor">#define RTC_TR_MNU_1                 (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 7782</a></span><span class="preprocessor">#define RTC_TR_MNU_2                 (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 7783</a></span><span class="preprocessor">#define RTC_TR_MNU_3                 (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga641ca04f0ccdab58ac9fe27211719a66"> 7784</a></span><span class="preprocessor">#define RTC_TR_ST_Pos                (4U)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3ae841c3e4f90face971c95f1228419"> 7785</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                (0x7UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 7786</a></span><span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 7787</a></span><span class="preprocessor">#define RTC_TR_ST_0                  (0x1UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 7788</a></span><span class="preprocessor">#define RTC_TR_ST_1                  (0x2UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 7789</a></span><span class="preprocessor">#define RTC_TR_ST_2                  (0x4UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5251e75005627144d7a044045484ca"> 7790</a></span><span class="preprocessor">#define RTC_TR_SU_Pos                (0U)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 7791</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                (0xFUL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga747711823db36121b78c0eebb6140ca1"> 7792</a></span><span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 7793</a></span><span class="preprocessor">#define RTC_TR_SU_0                  (0x1UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6eef03c1de3719d801c970eec53e7500"> 7794</a></span><span class="preprocessor">#define RTC_TR_SU_1                  (0x2UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 7795</a></span><span class="preprocessor">#define RTC_TR_SU_2                  (0x4UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 7796</a></span><span class="preprocessor">#define RTC_TR_SU_3                  (0x8UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee7ed9c50764bdf02c200c9acf963609"> 7799</a></span><span class="preprocessor">#define RTC_DR_YT_Pos                (20U)</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 7800</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                (0xFUL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 7801</a></span><span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 7802</a></span><span class="preprocessor">#define RTC_DR_YT_0                  (0x1UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 7803</a></span><span class="preprocessor">#define RTC_DR_YT_1                  (0x2UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 7804</a></span><span class="preprocessor">#define RTC_DR_YT_2                  (0x4UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e7cf7875d489f89d949178e0294d555"> 7805</a></span><span class="preprocessor">#define RTC_DR_YT_3                  (0x8UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062"> 7806</a></span><span class="preprocessor">#define RTC_DR_YU_Pos                (16U)</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261de093e10c99df510d650bea7b65bb"> 7807</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                (0xFUL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 7808</a></span><span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 7809</a></span><span class="preprocessor">#define RTC_DR_YU_0                  (0x1UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb0b5f7684e31cb1665a848b91601249"> 7810</a></span><span class="preprocessor">#define RTC_DR_YU_1                  (0x2UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01f200469dbc8159adc3b4f25375b601"> 7811</a></span><span class="preprocessor">#define RTC_DR_YU_2                  (0x4UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 7812</a></span><span class="preprocessor">#define RTC_DR_YU_3                  (0x8UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga751a29a9ead0d70b6104bd366b7ab6af"> 7813</a></span><span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 7814</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f46c349f75a31973e094729fe96543f"> 7815</a></span><span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30cb803b191670a41aea89a91e53fe61"> 7816</a></span><span class="preprocessor">#define RTC_DR_WDU_0                 (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 7817</a></span><span class="preprocessor">#define RTC_DR_WDU_1                 (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 7818</a></span><span class="preprocessor">#define RTC_DR_WDU_2                 (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d26f621d89bd024ff988b5ecab316ab"> 7819</a></span><span class="preprocessor">#define RTC_DR_MT_Pos                (12U)</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5358d94c842b122b8bd260a855afb483"> 7820</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                (0x1UL &lt;&lt; RTC_DR_MT_Pos)                  </span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 7821</a></span><span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5781bd4d99f08d25b2741a43c0e694a4"> 7822</a></span><span class="preprocessor">#define RTC_DR_MU_Pos                (8U)</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 7823</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                (0xFUL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 7824</a></span><span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 7825</a></span><span class="preprocessor">#define RTC_DR_MU_0                  (0x1UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 7826</a></span><span class="preprocessor">#define RTC_DR_MU_1                  (0x2UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47a14479cfe6791d300b9a556d158abe"> 7827</a></span><span class="preprocessor">#define RTC_DR_MU_2                  (0x4UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a420b221dec229c053295c44bcac1b1"> 7828</a></span><span class="preprocessor">#define RTC_DR_MU_3                  (0x8UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a"> 7829</a></span><span class="preprocessor">#define RTC_DR_DT_Pos                (4U)</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47c3834615b1c186a5122c0735e03e09"> 7830</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                (0x3UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52e40cec8161ee20176d92d547fef350"> 7831</a></span><span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 7832</a></span><span class="preprocessor">#define RTC_DR_DT_0                  (0x1UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546b218e45c1297e39a586204268cf9d"> 7833</a></span><span class="preprocessor">#define RTC_DR_DT_1                  (0x2UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4689a554a699f3df0a5939efdbebb94d"> 7834</a></span><span class="preprocessor">#define RTC_DR_DU_Pos                (0U)</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 7835</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                (0xFUL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 7836</a></span><span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 7837</a></span><span class="preprocessor">#define RTC_DR_DU_0                  (0x1UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 7838</a></span><span class="preprocessor">#define RTC_DR_DU_1                  (0x2UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 7839</a></span><span class="preprocessor">#define RTC_DR_DU_2                  (0x4UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad54e249241aebdda778618f35dce9f66"> 7840</a></span><span class="preprocessor">#define RTC_DR_DU_3                  (0x8UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7"> 7843</a></span><span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e04530ca01c9863f847c09f51f64304"> 7844</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFFFFFUL &lt;&lt; RTC_SSR_SS_Pos)          </span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 7845</a></span><span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span> </div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span><span class="comment">/********************  Bits definition for RTC_ICSR register  ******************/</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50176e9aad653ce5f16828a686a4cd5c"> 7848</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF_Pos         (16U)</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fc6870c1bb5190ae962bc6fe0767b54"> 7849</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF_Msk         (0x1UL &lt;&lt; RTC_ICSR_RECALPF_Pos)           </span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7330d8e1bf26d8feba7281a69360a24"> 7850</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4ec241b9fa48c2fc982436acdd1754f"> 7851</a></span><span class="preprocessor">#define RTC_ICSR_BCDU_Pos            (10U)</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e87b1054f7d6d31d0316610dd1d3adf"> 7852</a></span><span class="preprocessor">#define RTC_ICSR_BCDU_Msk            (0x7UL &lt;&lt; RTC_ICSR_BCDU_Pos)              </span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3be04ccd06ecb73337fbd19d2f45302"> 7853</a></span><span class="preprocessor">#define RTC_ICSR_BCDU                RTC_ICSR_BCDU_Msk</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47ddab747991ee6bc8f8d37bc992cc20"> 7854</a></span><span class="preprocessor">#define RTC_ICSR_BCDU_0              (0x1UL &lt;&lt; RTC_ICSR_BCDU_Pos)              </span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8f98a8acd48d640e0397dfaf6711c9f"> 7855</a></span><span class="preprocessor">#define RTC_ICSR_BCDU_1              (0x2UL &lt;&lt; RTC_ICSR_BCDU_Pos)              </span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5faaa650ca92652bab813e51a143510c"> 7856</a></span><span class="preprocessor">#define RTC_ICSR_BCDU_2              (0x4UL &lt;&lt; RTC_ICSR_BCDU_Pos)              </span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d342bca9545a97cbeb15feef0a44d7f"> 7857</a></span><span class="preprocessor">#define RTC_ICSR_BIN_Pos             (8U)</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga962f17dbed64aef82f75e587237e3dee"> 7858</a></span><span class="preprocessor">#define RTC_ICSR_BIN_Msk             (0x3UL &lt;&lt; RTC_ICSR_BIN_Pos)               </span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa339d405bf40e0930be28682b0405a65"> 7859</a></span><span class="preprocessor">#define RTC_ICSR_BIN                 RTC_ICSR_BIN_Msk</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6f0904f5c4f495878cb156fd9381204"> 7860</a></span><span class="preprocessor">#define RTC_ICSR_BIN_0               (0x1UL &lt;&lt; RTC_ICSR_BIN_Pos)               </span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad886bee901cd3a7377c6e00d7cbb175a"> 7861</a></span><span class="preprocessor">#define RTC_ICSR_BIN_1               (0x2UL &lt;&lt; RTC_ICSR_BIN_Pos)               </span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed522c953adf878e7de8a4ee40c77b27"> 7862</a></span><span class="preprocessor">#define RTC_ICSR_INIT_Pos            (7U)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga076ecc3440d5d0779a7e753e29ac926c"> 7863</a></span><span class="preprocessor">#define RTC_ICSR_INIT_Msk            (0x1UL &lt;&lt; RTC_ICSR_INIT_Pos)              </span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2237e7a42cee007a2619d3b330f4da98"> 7864</a></span><span class="preprocessor">#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4160e0bca02137c4125d8a420fcae95"> 7865</a></span><span class="preprocessor">#define RTC_ICSR_INITF_Pos           (6U)</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c75b70ae25fadedf156679b7c1f54f3"> 7866</a></span><span class="preprocessor">#define RTC_ICSR_INITF_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITF_Pos)             </span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga924a779262e796d444ee731b37055e48"> 7867</a></span><span class="preprocessor">#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cc3f013ee9718ae69dd861c899a78a7"> 7868</a></span><span class="preprocessor">#define RTC_ICSR_RSF_Pos             (5U)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaead30cc12241f79f3c83a3a751d67fb7"> 7869</a></span><span class="preprocessor">#define RTC_ICSR_RSF_Msk             (0x1UL &lt;&lt; RTC_ICSR_RSF_Pos)               </span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga271ed3f5bed03ab8a770cccb6647358b"> 7870</a></span><span class="preprocessor">#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32c0d3a3ca75b3e47d19ec237f07ac26"> 7871</a></span><span class="preprocessor">#define RTC_ICSR_INITS_Pos           (4U)</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga710097f165af57b70e8bf5569c207a52"> 7872</a></span><span class="preprocessor">#define RTC_ICSR_INITS_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITS_Pos)             </span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a9c92642fb82b05bcf144d455facf2e"> 7873</a></span><span class="preprocessor">#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1b13041150c5a3fa4ca1e9b7b6882b1"> 7874</a></span><span class="preprocessor">#define RTC_ICSR_SHPF_Pos            (3U)</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad828a4fea03ed6b0814754612bdbe55"> 7875</a></span><span class="preprocessor">#define RTC_ICSR_SHPF_Msk            (0x1UL &lt;&lt; RTC_ICSR_SHPF_Pos)              </span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51a9b5897c45588cbb494d9bc3b39387"> 7876</a></span><span class="preprocessor">#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17987642401a314f72e2415d10485fa1"> 7877</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF_Pos           (2U)</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b8844955c31310a194adcc869f93536"> 7878</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF_Msk           (0x1UL &lt;&lt; RTC_ICSR_WUTWF_Pos)             </span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5694e6cd5c02911c3128555910debb80"> 7879</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span> </div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8240c029696ad91531c3fec1ef1e7fe"> 7882</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f883861bb963a097885c5773f3c0b15"> 7883</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 7884</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga234f46098c91b34aa12502d70cdb93bf"> 7885</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga776acde6c1789c37371eb440492825ab"> 7886</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 7887</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span> </div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7651fbee7e05b947c7ed81e392368b"> 7890</a></span><span class="preprocessor">#define RTC_WUTR_WUTOCLR_Pos         (16U)</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93996984c4f75c28a06a588cee78e0d0"> 7891</a></span><span class="preprocessor">#define RTC_WUTR_WUTOCLR_Msk         (0xFFFFUL &lt;&lt; RTC_WUTR_WUTOCLR_Pos)        </span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15f1c5539ddc691253da6c14fc6abc2e"> 7892</a></span><span class="preprocessor">#define RTC_WUTR_WUTOCLR             RTC_WUTR_WUTOCLR_Msk</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae50a0fcd154d36aa0b506a875e8d100e"> 7893</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Pos             (0U)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 7894</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk             (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 7895</a></span><span class="preprocessor">#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span> </div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcff87e504709eb31156bb980f8d800f"> 7898</a></span><span class="preprocessor">#define RTC_CR_OUT2EN_Pos            (31U)</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1e09851eac67b59b566fa6441300795"> 7899</a></span><span class="preprocessor">#define RTC_CR_OUT2EN_Msk            (0x1UL &lt;&lt; RTC_CR_OUT2EN_Pos)              </span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17707eb6fa39c0b51d394b5a0e9c144e"> 7900</a></span><span class="preprocessor">#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         </span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb10ba165961aa26608a5df7c063fcb2"> 7901</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9fff27a46194cf7e54c5ea9e71ccaf8"> 7902</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL &lt;&lt; RTC_CR_TAMPALRM_TYPE_Pos)       </span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga892e6abf4b08f178e932c3ca2aa4f391"> 7903</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  </span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9598152eafcb76c4bc6a8aa2e7c6eaf8"> 7904</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Pos       (29U)</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7bb33cdcb9312219a2a26a247935c47"> 7905</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL &lt;&lt; RTC_CR_TAMPALRM_PU_Pos)         </span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga352a9cb8aec3a7a72a1fe42522d60a7e"> 7906</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    </span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1335a4ec133e9130fc231e7c4ec96307"> 7907</a></span><span class="preprocessor">#define RTC_CR_TAMPOE_Pos            (26U)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cdda7d78995d333a42e9436d5781882"> 7908</a></span><span class="preprocessor">#define RTC_CR_TAMPOE_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPOE_Pos)              </span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dec31097c149b56a79149ba888e2dfa"> 7909</a></span><span class="preprocessor">#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         </span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7b6f0a7ee505af1b1c7c24eb2be3984"> 7910</a></span><span class="preprocessor">#define RTC_CR_TAMPTS_Pos            (25U)</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga714da5ae67763afbbf7370bcfe17c5f5"> 7911</a></span><span class="preprocessor">#define RTC_CR_TAMPTS_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPTS_Pos)              </span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9951b9b5ab363c7c68e6b95418be1f5"> 7912</a></span><span class="preprocessor">#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         </span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfe2238e3fe7714652026804af576d1f"> 7913</a></span><span class="preprocessor">#define RTC_CR_ITSE_Pos              (24U)</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae780c849bc9af9fb23d805fa41d6ec4f"> 7914</a></span><span class="preprocessor">#define RTC_CR_ITSE_Msk              (0x1UL &lt;&lt; RTC_CR_ITSE_Pos)                </span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b"> 7915</a></span><span class="preprocessor">#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           </span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12e2706cb9754f06d60cb87d3ec364ac"> 7916</a></span><span class="preprocessor">#define RTC_CR_COE_Pos               (23U)</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 7917</a></span><span class="preprocessor">#define RTC_CR_COE_Msk               (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 7918</a></span><span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c"> 7919</a></span><span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb684c910bd8e726378e0b51732f952f"> 7920</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 7921</a></span><span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 7922</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 7923</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga013304c1d6002a7c9ec57de637def511"> 7924</a></span><span class="preprocessor">#define RTC_CR_POL_Pos               (20U)</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 7925</a></span><span class="preprocessor">#define RTC_CR_POL_Msk               (0x1UL &lt;&lt; RTC_CR_POL_Pos)                 </span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 7926</a></span><span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3ae962f1f8c748682a3136ea5ab76e1"> 7927</a></span><span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 7928</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)               </span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 7929</a></span><span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd9f44a96fafedd6c89600a0a14fe87f"> 7930</a></span><span class="preprocessor">#define RTC_CR_BKP_Pos               (18U)</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 7931</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk               (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                 </span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e7a474de1a01816bc9d9b6fa7272289"> 7932</a></span><span class="preprocessor">#define RTC_CR_BKP                   RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7614f35a94291525f1dd8cc8f41f960f"> 7933</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62402c843252c70670b4b6c9ffec5880"> 7934</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 7935</a></span><span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab04a33865dc30af95c633750711fc6d0"> 7936</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 7937</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 7938</a></span><span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82db8f745799c761201a13235132a700"> 7939</a></span><span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 7940</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf376dffb9f2777ef275f23410e35600d"> 7941</a></span><span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1432b0a0a031fe1143d153fe3073d7d2"> 7942</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Pos             (14U)</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 7943</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk             (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e0a1419830a16667cea4f6454913226"> 7944</a></span><span class="preprocessor">#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad21245a52288246fbca5b954f38c65e8"> 7945</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos            (13U)</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e79f603f18cfbc266cc55162b739260"> 7946</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 7947</a></span><span class="preprocessor">#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd69cebbc7fc4a81655a7e53a7284b70"> 7948</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 7949</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9138f75267bd93f8de6738225217d583"> 7950</a></span><span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884"> 7951</a></span><span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 7952</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 7953</a></span><span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf919254119ed634798f3b936dc01e66d"> 7954</a></span><span class="preprocessor">#define RTC_CR_WUTE_Pos              (10U)</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 7955</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 7956</a></span><span class="preprocessor">#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae534f6bb5933c05bc2b63aa70907bfb2"> 7957</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Pos             (9U)</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 7958</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 7959</a></span><span class="preprocessor">#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b"> 7960</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 7961</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 7962</a></span><span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07cfe46e6e2f7e1b24044b8a1db3dec1"> 7963</a></span><span class="preprocessor">#define RTC_CR_SSRUIE_Pos            (7U)</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11ee814f70b0ea838a22d2a80ca84c88"> 7964</a></span><span class="preprocessor">#define RTC_CR_SSRUIE_Msk            (0x1UL &lt;&lt; RTC_CR_SSRUIE_Pos)              </span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf20ad2421dd28e8359f7d0623cab7a66"> 7965</a></span><span class="preprocessor">#define RTC_CR_SSRUIE                RTC_CR_SSRUIE_Msk</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga262f18e12c214c9f172860b3a1234f0e"> 7966</a></span><span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6634873135b509b3a483abcbd1e0f347"> 7967</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                 </span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 7968</a></span><span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace008c8514db9131ae301e7577979130"> 7969</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 7970</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 7971</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae970d1c321c777685111e4a4f70ce44c"> 7972</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 7973</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga646ef1071cacc2d30bbef5597c817021"> 7974</a></span><span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18a34610d5a2a22e66b027341ac6191b"> 7975</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 7976</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 7977</a></span><span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad30da1c2029c23889c4dd29ee8fa7eea"> 7978</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos           (0U)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 7979</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk           (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 7980</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 7981</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0             (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 7982</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1             (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad247ac722f6900744cdc16f8f45ed923"> 7983</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2             (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8567138f5a3dddde68b6cdda56e41846"> 7986</a></span><span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 7987</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)               </span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d21f29da0e92b2744719aab37278b07"> 7988</a></span><span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span> </div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="comment">/********************  Bits definition for RTC_CALR register  *****************/</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5458d41d3893259a7c1adcb12626552d"> 7991</a></span><span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 7992</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)              </span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b13b9724302c25fbca76684f5968528"> 7993</a></span><span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c"> 7994</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 7995</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 7996</a></span><span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ac54a062e43b815b226acdb30888ca9"> 7997</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 7998</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e3f4cfc489f57c1b4c10c656fcf3e28"> 7999</a></span><span class="preprocessor">#define RTC_CALR_LPCAL               RTC_CALR_LPCAL_Msk</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92afb25b6a5b1e58b8a558cc7be51447"> 8000</a></span><span class="preprocessor">#define RTC_CALR_LPCAL_Pos           (12U)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6ebf22c67c63382b41ffb3cae443e5f"> 8001</a></span><span class="preprocessor">#define RTC_CALR_LPCAL_Msk           (0x1UL &lt;&lt; RTC_CALR_LPCAL_Pos)             </span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70857526590d6f7e25d9551187105583"> 8002</a></span><span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga702670ae12e1600fea81ef41ea485fd6"> 8003</a></span><span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 8004</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 8005</a></span><span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 8006</a></span><span class="preprocessor">#define RTC_CALR_CALM_0              (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 8007</a></span><span class="preprocessor">#define RTC_CALR_CALM_1              (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 8008</a></span><span class="preprocessor">#define RTC_CALR_CALM_2              (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9146fbef6a53896f3160c89ed651b90"> 8009</a></span><span class="preprocessor">#define RTC_CALR_CALM_3              (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 8010</a></span><span class="preprocessor">#define RTC_CALR_CALM_4              (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc4966c71cab83be4069e0566222d375"> 8011</a></span><span class="preprocessor">#define RTC_CALR_CALM_5              (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae240b185d0c9c6e314a456627e6e4834"> 8012</a></span><span class="preprocessor">#define RTC_CALR_CALM_6              (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8880325073e167137366402f15d5683"> 8013</a></span><span class="preprocessor">#define RTC_CALR_CALM_7              (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 8014</a></span><span class="preprocessor">#define RTC_CALR_CALM_8              (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0fdeb64a850c9840a1c140203e61d2f"> 8017</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga145edd31d622a96121168d7f54af1f63"> 8018</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fee932563d21382db9ecad458356af2"> 8019</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318"> 8020</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 8021</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 8022</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span> </div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6"> 8025</a></span><span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga844125f323c84655caa5d09de90d676a"> 8026</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 8027</a></span><span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           </span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379"> 8028</a></span><span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c592f62a64ad486af67101a02badba"> 8029</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5765274cda5284899563191cb505235a"> 8030</a></span><span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b682daaa79917786d55c2bf44a80325"> 8031</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 8032</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab82c3482dd42a99d0a28d52cfb89be11"> 8033</a></span><span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 8034</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 8035</a></span><span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 8036</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 8037</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 8038</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 8039</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae41110f902c7d1b538021d157da48a23"> 8040</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 8041</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9743a3843868c712945a7c408183ad73"> 8042</a></span><span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 8043</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf30459ae8455ad0fb382dd866446c83"> 8044</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 8045</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada4e4f24245be3e28d06c606bb1bd9e8"> 8046</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga989ebeea3d902970e5189c667f08dd57"> 8047</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64b186af486822cc015cfec613f5cba9"> 8048</a></span><span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 8049</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 8050</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 8051</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 8052</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a4e53ced662f212e19f30ccf60fdf74"> 8053</a></span><span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 8054</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 8055</a></span><span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 8056</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga807073dc98612721530a79df5b5c265a"> 8057</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee05d278bdd457b4f61d797e45520d13"> 8058</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24f2a25eab6521118adf40765216cfe4"> 8059</a></span><span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf868c2dda50075428856aa7551f712c4"> 8060</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 8061</a></span><span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8990f4d1d493012289778e854c52e97e"> 8062</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 8063</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 8064</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 8065</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"> 8067</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac365337a0d8e54ad40e3d4abeba10d33"> 8068</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9022409e82c29cf18da7efe49032caf"> 8069</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 8070</a></span><span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          </span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 8071</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 8072</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f2add59486679cc53f521c139d72852"> 8073</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b1a8d81075b72d48e99990de9a22f98"> 8074</a></span><span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 8075</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7bce43482443f2038a8eebc681067dd7"> 8076</a></span><span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30556fea7362882afb160a1108ef0539"> 8077</a></span><span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 8078</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 8079</a></span><span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 8080</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49093134e4ead8b4990e5e1628db0692"> 8081</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 8082</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad67666c54ef1be79a500484a5e755827"> 8083</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02d8e7630640b836002e20b25726e7f8"> 8084</a></span><span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 8085</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 8086</a></span><span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81e02a917946bddaa027a04538576533"> 8087</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 8088</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c"> 8089</a></span><span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 8090</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace7ca73ebca21ed3a17315f06757042a"> 8091</a></span><span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 8092</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa43ed53b8109ff32755885127ba987ce"> 8093</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 8094</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 8095</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac381e2fe1c99a95a6a41f1845d6f207f"> 8098</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 8099</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)        </span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 8100</a></span><span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          </span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span> </div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb"> 8103</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ade8f686276ed4761f3741cd928b500"> 8104</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 8105</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd589f750a310c033dafdab213642649"> 8106</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccf0424c522933862730917c9c79f81b"> 8107</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 8108</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4d605cd74901b7544c8a6cc9f446436"> 8109</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b864018e7de62c954d6fff34bde926f"> 8110</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 8111</a></span><span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 8112</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 8113</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622"> 8114</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f818fa2666247ad93611752020097b1"> 8115</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 8116</a></span><span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 8117</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 8118</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 8119</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 8120</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4744abec80afe01487c6133d9325f47b"> 8121</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 8122</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 8123</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85bfa4c2296c553269373a411323b21f"> 8124</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 8125</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab68dc30427951b19aecf399b0ae2900"> 8126</a></span><span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2"> 8127</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 8128</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 8129</a></span><span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 8130</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab50f98903ad0183c52c40375d45d4d77"> 8131</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914c62bbd3ce817fd1d6f871ed894222"> 8132</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 8133</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga491fda42cfad244596737347fe157142"> 8134</a></span><span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga756c2c137f6d1f89bba95347245b014c"> 8135</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2068b4116fca73a63b1c98f51902acef"> 8136</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 8137</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 8138</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae87ea1c4a907654aa4565047647afa30"> 8139</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe0fda62acb0b820b859291e4b45e409"> 8140</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 8141</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee274022f516021cba28dede0ff60450"> 8142</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 8143</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 8144</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 8145</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 8146</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf766f39637efe114b38a1aceb352328d"> 8147</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4fd9dea59596ad989af2bce818b1b93"> 8148</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 8149</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22d67ff770aa27509d79afde1865c845"> 8150</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 8151</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 8152</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc164d7ff70842858281cfaff5f29374"> 8153</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 8154</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbad0bb69a65557c15042154b66eab52"> 8155</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga838b33a3595df6fe68152bb31f812beb"> 8156</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8862250866a358ff3095852f45a160c1"> 8157</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83d9812296958846b0fd24484b205ebd"> 8158</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 8159</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b623884457edb89f48a2a100aff183a"> 8160</a></span><span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 8161</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 8162</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 8163</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30f4084231cdc1f72bec8c63dac981a3"> 8164</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37bf69143ae7921782d1baa390c1c866"> 8165</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 8166</a></span><span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf99585af681202a201178f8156dffe"> 8167</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 8168</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga485a8c274aa56f705dc1363484d7085f"> 8169</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 8170</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e05049e458b4f751f0caeba13fa3d7b"> 8173</a></span><span class="preprocessor">#define RTC_ALRMASSR_SSCLR_Pos       (31U)</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2592fc3584f9ffd9b2343223a40a9142"> 8174</a></span><span class="preprocessor">#define RTC_ALRMASSR_SSCLR_Msk       (0x1UL &lt;&lt; RTC_ALRMASSR_SSCLR_Pos)         </span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13a3b78ff4abb4ed79450ad67cc6705e"> 8175</a></span><span class="preprocessor">#define RTC_ALRMASSR_SSCLR           RTC_ALRMASSR_SSCLR_Msk</span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97b73051e1ea4d40a4877f9580c2eb63"> 8176</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77d71d0606814b6d20253a645bdb5936"> 8177</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0x3FUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 8178</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 8179</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbdb202f388835593843f480c3b3af57"> 8180</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 8181</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 8182</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafad644abdc92aa8681faa640167bf122"> 8183</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_4        (0x10UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a50d464153b10422f4a2501b5a2fd02"> 8184</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_5        (0x20UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5c69419fc862f5012e842942dd755be"> 8185</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadba25e1519a8aa3222912425ae4c4229"> 8186</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 8187</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span> </div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2383d51761039ce9b70e6a33bfde165a"> 8190</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 8191</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga934df96e83f72268528e62c55c03b50d"> 8192</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac975a5ed682b832e8600dba67aa9ad37"> 8193</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 8194</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 8195</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade6a75b6e4614f322bf046e07cabc022"> 8196</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 8197</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 8198</a></span><span class="preprocessor">#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 8199</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0              (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabeb8410cfd578e600049846a694dc00d"> 8200</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1              (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga553d2edb82ee8d85c71f795276bb4bba"> 8201</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 8202</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 8203</a></span><span class="preprocessor">#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 8204</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0              (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 8205</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1              (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 8206</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2              (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8551995a404be9f58511ea22dca71f1a"> 8207</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3              (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2424f9d237a98722a6276d7effa078b7"> 8208</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 8209</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 8210</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b091bf9f116760614f434cd54a8132e"> 8211</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 8212</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 8213</a></span><span class="preprocessor">#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbe2cd364c4d4701876832245cf20ce1"> 8214</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 8215</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 8216</a></span><span class="preprocessor">#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 8217</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0              (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 8218</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1              (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5880949c342cf52cc4596e73dc1f84e"> 8219</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16f950667f6001e8b23b88b355cc072a"> 8220</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 8221</a></span><span class="preprocessor">#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 8222</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0              (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 8223</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1              (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 8224</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2              (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae538b44aa24031a294442dc47f6849f5"> 8225</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3              (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga757c08763995ee18cb34d7dd04a8f2d0"> 8226</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 8227</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga124c24eb148681777758f1298776f5a1"> 8228</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga995f7d294d4b202db6a6c06c0c40b325"> 8229</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 8230</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05e2ef0960c04023b98a104202f44571"> 8231</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 8232</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56977652001bc709e4c37fce5647eb40"> 8233</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 8234</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec1334e452f9f973603fa7de232ec93"> 8235</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14ee879ec288fff19824ee589b54972b"> 8236</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 8237</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 8238</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 8239</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 8240</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 8241</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga46564dcbbf9eec8854fa091155045f90"> 8242</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 8243</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa472193eb2ace80c95874c850236b489"> 8244</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5"> 8245</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 8246</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 8247</a></span><span class="preprocessor">#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 8248</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0              (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 8249</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1              (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 8250</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2              (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef14da4012b4e250c549154393537c3b"> 8251</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 8252</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 8253</a></span><span class="preprocessor">#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 8254</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0              (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 8255</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1              (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 8256</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2              (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 8257</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3              (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8709fd991a2553ae0da5afc84a0ee174"> 8260</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SSCLR_Pos       (31U)</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga835d26685ca0d6ace9bb5c79094ec55f"> 8261</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SSCLR_Msk       (0x1UL &lt;&lt; RTC_ALRMBSSR_SSCLR_Pos)         </span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87b525a75b9b335a7906f505c9d4c272"> 8262</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SSCLR           RTC_ALRMBSSR_SSCLR_Msk</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bedfef79d265b81f561e7f2c5a6249a"> 8263</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 8264</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk      (0x3FUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 8265</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 8266</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 8267</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 8268</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf017c71fc7eb34519de3945a028677b"> 8269</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0401de63b77bb0399184b5416507af06"> 8270</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_4        (0x10UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4776562303444b771820c7bd873e4a8b"> 8271</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_5        (0x20UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f2a25c58bddba6df25d75825eff3f76"> 8272</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 8273</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33ae74f38392431aa631d397a7e7c305"> 8274</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span> </div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span><span class="comment">/********************  Bits definition for RTC_SR register  *******************/</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab771340c759c8de0946e2584bd987374"> 8277</a></span><span class="preprocessor">#define RTC_SR_SSRUF_Pos             (6U)</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01d673f9aa6265d6c955c4de9084a01a"> 8278</a></span><span class="preprocessor">#define RTC_SR_SSRUF_Msk             (0x1UL &lt;&lt; RTC_SR_SSRUF_Pos)               </span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdbd8603fca808763541fd80ea473aed"> 8279</a></span><span class="preprocessor">#define RTC_SR_SSRUF                 RTC_SR_SSRUF_Msk</span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga465a7af4efbcfba11a655a4aa31cfee1"> 8280</a></span><span class="preprocessor">#define RTC_SR_ITSF_Pos              (5U)</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae81891aaef2c521eded8936e0679291e"> 8281</a></span><span class="preprocessor">#define RTC_SR_ITSF_Msk              (0x1UL &lt;&lt; RTC_SR_ITSF_Pos)                </span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga051aaf50556af76e42bc4dd4e4638c12"> 8282</a></span><span class="preprocessor">#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab93a5efd62091459bba0dc124118208c"> 8283</a></span><span class="preprocessor">#define RTC_SR_TSOVF_Pos             (4U)</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf8d82295ff10ce4d17b6ffaaa4f881e"> 8284</a></span><span class="preprocessor">#define RTC_SR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_SR_TSOVF_Pos)               </span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2e28555498ebc7a3adaa36d0a8ce034"> 8285</a></span><span class="preprocessor">#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74bf968b86cf3d5a193b9ac2c29e48d4"> 8286</a></span><span class="preprocessor">#define RTC_SR_TSF_Pos               (3U)</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63fa320df04dd6aaa354e6b126d438c6"> 8287</a></span><span class="preprocessor">#define RTC_SR_TSF_Msk               (0x1UL &lt;&lt; RTC_SR_TSF_Pos)                 </span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7865113a9ca4faf8697aa627263cee39"> 8288</a></span><span class="preprocessor">#define RTC_SR_TSF                   RTC_SR_TSF_Msk</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga209d901c04142c5c4ce7f735837872c2"> 8289</a></span><span class="preprocessor">#define RTC_SR_WUTF_Pos              (2U)</span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d04ef6108b6dc8e83b8fdd4a2750ca3"> 8290</a></span><span class="preprocessor">#define RTC_SR_WUTF_Msk              (0x1UL &lt;&lt; RTC_SR_WUTF_Pos)                </span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga565cba919762e70a1b454088efd8b1d6"> 8291</a></span><span class="preprocessor">#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c7492a36d99bde2ed3c4dccaf63bd55"> 8292</a></span><span class="preprocessor">#define RTC_SR_ALRBF_Pos             (1U)</span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1123177d64462e844b9c7f164b7de7c2"> 8293</a></span><span class="preprocessor">#define RTC_SR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRBF_Pos)               </span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8259e3d637a017694fe4f3da856935c"> 8294</a></span><span class="preprocessor">#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3c2c59753defddeca43e3c8d24e433a"> 8295</a></span><span class="preprocessor">#define RTC_SR_ALRAF_Pos             (0U)</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cb46128a8239337e94bbfac6690a0af"> 8296</a></span><span class="preprocessor">#define RTC_SR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRAF_Pos)               </span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38b04b7a9446308cba84f39750d3baa0"> 8297</a></span><span class="preprocessor">#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span> </div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><span class="comment">/********************  Bits definition for RTC_MISR register  *****************/</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9300d1c68a27b6d799e499fd91709eec"> 8300</a></span><span class="preprocessor">#define RTC_MISR_SSRUMF_Pos          (6U)</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58d9ae85355e773779d80263e06466e0"> 8301</a></span><span class="preprocessor">#define RTC_MISR_SSRUMF_Msk          (0x1UL &lt;&lt; RTC_MISR_SSRUMF_Pos)            </span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54522f8ed45b86bcdd4d256193ca09ca"> 8302</a></span><span class="preprocessor">#define RTC_MISR_SSRUMF              RTC_MISR_SSRUMF_Msk</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8263ba3c5adbb4961d2f71e5b70c058a"> 8303</a></span><span class="preprocessor">#define RTC_MISR_ITSMF_Pos           (5U)</span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c52bfbe4e94b40097306250c3ce42e7"> 8304</a></span><span class="preprocessor">#define RTC_MISR_ITSMF_Msk           (0x1UL &lt;&lt; RTC_MISR_ITSMF_Pos)             </span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae02773c131960b4ea7475826c66b299b"> 8305</a></span><span class="preprocessor">#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09c8c7907f21ae6b5ca21cc07dce2c24"> 8306</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF_Pos          (4U)</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7557aba50812f83d7e3d64efc2b0e22"> 8307</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF_Msk          (0x1UL &lt;&lt; RTC_MISR_TSOVMF_Pos)            </span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad19476acd98d995ca756b10d69efa0f2"> 8308</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga685343741e9e0532c2b01e177aef712a"> 8309</a></span><span class="preprocessor">#define RTC_MISR_TSMF_Pos            (3U)</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8dd591b72d4d45b04420d10a71acd75"> 8310</a></span><span class="preprocessor">#define RTC_MISR_TSMF_Msk            (0x1UL &lt;&lt; RTC_MISR_TSMF_Pos)              </span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0a16f21d19b5309e896a2bd3f6186c6"> 8311</a></span><span class="preprocessor">#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk</span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16c7ea91b99c4a0af4b9cc146ffecfb6"> 8312</a></span><span class="preprocessor">#define RTC_MISR_WUTMF_Pos           (2U)</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab71ca623f558f420eeba943e8644047d"> 8313</a></span><span class="preprocessor">#define RTC_MISR_WUTMF_Msk           (0x1UL &lt;&lt; RTC_MISR_WUTMF_Pos)             </span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cc34e442f8c4ac7c265e0a0612e427d"> 8314</a></span><span class="preprocessor">#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae91deba66095810be3699329adb07b42"> 8315</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF_Pos          (1U)</span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32836d22c582dca1dc6dfd782b90772f"> 8316</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRBMF_Pos)            </span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4065ac6def0b83a06c36826215aa8441"> 8317</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dc7029de1c88893ea5ad44f1539d821"> 8318</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF_Pos          (0U)</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8ad43f9def2d370536f8ef8a067fc04"> 8319</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRAMF_Pos)            </span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78f69a35969eedc5c6b838b7e34ade57"> 8320</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span> </div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span><span class="comment">/********************  Bits definition for RTC_SCR register  ******************/</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2145c84456b4642590761d5290679d8"> 8323</a></span><span class="preprocessor">#define RTC_SCR_CSSRUF_Pos           (6U)</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga539d819aba60e8fbf530b02d7fe9c7e2"> 8324</a></span><span class="preprocessor">#define RTC_SCR_CSSRUF_Msk           (0x1UL &lt;&lt; RTC_SCR_CSSRUF_Pos)             </span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad33d71846cc222265ab3b2d2548cfc1f"> 8325</a></span><span class="preprocessor">#define RTC_SCR_CSSRUF               RTC_SCR_CSSRUF_Msk</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdd2ccf0f8cb2b36368c889092b46ca6"> 8326</a></span><span class="preprocessor">#define RTC_SCR_CITSF_Pos            (5U)</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga100b31a68264780c2c717f050041c85a"> 8327</a></span><span class="preprocessor">#define RTC_SCR_CITSF_Msk            (0x1UL &lt;&lt; RTC_SCR_CITSF_Pos)              </span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga375ec23d31dff4d3fdf77bfc79b8744d"> 8328</a></span><span class="preprocessor">#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7cf4a0915e43c36cf38100e7d212168"> 8329</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF_Pos           (4U)</span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae360137d8b42a9ab4dbe5ec5908a859"> 8330</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF_Msk           (0x1UL &lt;&lt; RTC_SCR_CTSOVF_Pos)             </span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae158f920db6192a5cea298c413eaa638"> 8331</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaddacdefbeab0f3c1dc8b5f35e33b12"> 8332</a></span><span class="preprocessor">#define RTC_SCR_CTSF_Pos             (3U)</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d68e3c17ff48feb447a27e1be75b3c2"> 8333</a></span><span class="preprocessor">#define RTC_SCR_CTSF_Msk             (0x1UL &lt;&lt; RTC_SCR_CTSF_Pos)               </span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf0454cf14feb21eea98dde44587346"> 8334</a></span><span class="preprocessor">#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae582b4de4e95680fd5380ddccb3179a1"> 8335</a></span><span class="preprocessor">#define RTC_SCR_CWUTF_Pos            (2U)</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab69e8ae28c1b4ab6c572fad95afdd943"> 8336</a></span><span class="preprocessor">#define RTC_SCR_CWUTF_Msk            (0x1UL &lt;&lt; RTC_SCR_CWUTF_Pos)              </span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b90f9a88cae4496854e72899c27b71b"> 8337</a></span><span class="preprocessor">#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5256f5a312640a5b3fbb85bc193b383"> 8338</a></span><span class="preprocessor">#define RTC_SCR_CALRBF_Pos           (1U)</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f3ba328a0b2f55206a006575b7df4e1"> 8339</a></span><span class="preprocessor">#define RTC_SCR_CALRBF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRBF_Pos)             </span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd1312fe3012372d9559db7a11150343"> 8340</a></span><span class="preprocessor">#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d1d090c911dc85319b1c277b9eaafe"> 8341</a></span><span class="preprocessor">#define RTC_SCR_CALRAF_Pos           (0U)</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaab8e18576cf9f38319bef566fc76b9"> 8342</a></span><span class="preprocessor">#define RTC_SCR_CALRAF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRAF_Pos)             </span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8689ea45bac4bd6c90fb459de3c59e2d"> 8343</a></span><span class="preprocessor">#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span> </div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span><span class="comment">/********************  Bits definition for RTC_ALRABINR register  ******************/</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac010586ba3b749a383e7538571b737a"> 8346</a></span><span class="preprocessor">#define RTC_ALRABINR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga291e0f6e82135295e3d029892718edbb"> 8347</a></span><span class="preprocessor">#define RTC_ALRABINR_SS_Msk          (0xFFFFFFFFUL &lt;&lt; RTC_ALRABINR_SS_Pos)     </span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac31dc4e9a730d573be0ea165503c001e"> 8348</a></span><span class="preprocessor">#define RTC_ALRABINR_SS              RTC_ALRABINR_SS_Msk</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span> </div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="comment">/********************  Bits definition for RTC_ALRBBINR register  ******************/</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08506b8aba79d5b01f27acf519b82487"> 8351</a></span><span class="preprocessor">#define RTC_ALRBBINR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64da3ea00a7cd521212a2fb595026fe9"> 8352</a></span><span class="preprocessor">#define RTC_ALRBBINR_SS_Msk          (0xFFFFFFFFUL &lt;&lt; RTC_ALRBBINR_SS_Pos)     </span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad144d8d4966c7ef120c85fb4ad3c280b"> 8353</a></span><span class="preprocessor">#define RTC_ALRBBINR_SS              RTC_ALRBBINR_SS_Msk</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span> </div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"> 8355</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a"> 8361</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07233629d8982af09168080501d30522"> 8362</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                </span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 8363</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd3274c0dce6293370773c5050f9c4be"> 8364</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95caab18b821909a9547771f9316e2b0"> 8365</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                </span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 8366</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27567886a2c76d088e01ad16851cdb71"> 8367</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab94621170d4ce16d6e7f2310461df97d"> 8368</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                </span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 8369</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6a71c219a81b476e66c3579d72120b9"> 8371</a></span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec378749f03998b5d2769c3d83deef23"> 8372</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga261af22667719a32b3ce566c1e261936"> 8373</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa364b123cf797044094cc229330ce321"> 8374</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 8375</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 8376</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5515b536f82c1d91a64bd534030284"> 8378</a></span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 8379</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                 </span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 8380</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga982b564879d1dc60a3be787409df0c27"> 8381</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 8382</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)            </span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 8383</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad99cf4909aa9307e01f61645451a9d0e"> 8384</a></span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)</span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 8385</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                 </span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 8386</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab2909290fab17ee930afc335811f574c"> 8387</a></span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43417092a8ed735def35b386a251a7bb"> 8388</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                 </span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e236047e05106cf1ba7929766311382"> 8389</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b"> 8390</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02d6321808ed988c60d703e062d58b64"> 8391</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)              </span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 8392</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e0d520a4bc6e5d181cfab0156888df5"> 8393</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 8394</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1UL &lt;&lt; SPI_CR1_CRCL_Pos)                </span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3828b6114d16fada0dea07b902377a5c"> 8395</a></span><span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7"> 8396</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaebbf9ed4a9723901f5414654f151d816"> 8397</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)             </span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 8398</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac"> 8399</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 8400</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)               </span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 8401</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2975c27caad9e31aad719d78d591ac1d"> 8402</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 8403</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)              </span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga378953916b7701bd49f063c0366b703f"> 8404</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711"> 8405</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 8406</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)            </span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 8407</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3079c4eebd0aef7bd22817bb99f21021"> 8410</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 8411</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)             </span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf23c590d98279634af05550702a806da"> 8412</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24ae89d7e48296566cd18fb7495a2c81"> 8413</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 8414</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)             </span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3eee671793983a3bd669c9173b2ce210"> 8415</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0d0f5f51a5804e1a204bf1643516896"> 8416</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 8417</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                </span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae94612b95395eff626f5f3d7d28352dd"> 8418</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f3d219a0dd2637fb87e10a081f4a298"> 8419</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 8420</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1UL &lt;&lt; SPI_CR2_NSSP_Pos)                </span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 8421</a></span><span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa192ac1c1066c8867a6fec7de630d222"> 8422</a></span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 8423</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                 </span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e3f41fa2150831afaac191046087f2"> 8424</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7"> 8425</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 8426</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)               </span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 8427</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2e1e16fa6007b96880333d0321c5971"> 8428</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 8429</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)              </span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 8430</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01e9b00dc195c10d1baefd0687ab9262"> 8431</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 8432</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)               </span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 8433</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d99d892c07e86bdec0167e55afefea2"> 8434</a></span><span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 8435</a></span><span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFUL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad72d3bea8f7b00a3aed164205560883e"> 8436</a></span><span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c8b0bd4da867611af0da029844516da"> 8437</a></span><span class="preprocessor">#define SPI_CR2_DS_0                (0x1UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6a617224e715578574d6ecd4218624e"> 8438</a></span><span class="preprocessor">#define SPI_CR2_DS_1                (0x2UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadab568575d59e159d7b607216a02c802"> 8439</a></span><span class="preprocessor">#define SPI_CR2_DS_2                (0x4UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 8440</a></span><span class="preprocessor">#define SPI_CR2_DS_3                (0x8UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8140a279ef9c9bcbf108177185b95ee7"> 8441</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 8442</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1UL &lt;&lt; SPI_CR2_FRXTH_Pos)               </span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e02994914afef4270508bc3219db477"> 8443</a></span><span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19fb6b0a429f5c9c32744b957921fb2b"> 8444</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 8445</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMARX_Pos)              </span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 8446</a></span><span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81e7407f185f89e5c5a82a7aa8141002"> 8447</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae17aed0276aab29fd9f996bfd02db3ce"> 8448</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMATX_Pos)              </span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 8449</a></span><span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga306a27b203d1275f848f2767d76c9e3b"> 8452</a></span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 8453</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                 </span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 8454</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92e10388eb117c22b63994b491d9ec9d"> 8455</a></span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee9564d438c48424c767347324a2eb03"> 8456</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                  </span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 8457</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5b742da8b06539f6119d020885a6e0c"> 8458</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 8459</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)               </span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 8460</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93586e3966e74b1df8dbda75e68b26f0"> 8461</a></span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 8462</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                  </span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13d3292e963499c0e9a36869909229e6"> 8463</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga411b6a4aa85d06e425050130f82db35c"> 8464</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 8465</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)               </span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69e543fa9584fd636032a3ee735f750b"> 8466</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73"> 8467</a></span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3db9b07f317546b9f724067956b07e9c"> 8468</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                 </span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaa043349833dc7b8138969c64f63adf"> 8469</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be"> 8470</a></span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 8471</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                  </span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8d902302c5eb81ce4a57029de281232"> 8472</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8313629719f8dc81536dd8faa824e6c8"> 8473</a></span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 8474</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                  </span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 8475</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0e70677f5775a55044111eb83e1ba6"> 8476</a></span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 8477</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                  </span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace2c7cac9431231663af42e6f5aabce6"> 8478</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f440bc7e9a34e9094268fe763eeb53a"> 8479</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 8480</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60df84101c523802832c4d1a2895d665"> 8481</a></span><span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa71097020570fca9a40525ab885006c6"> 8482</a></span><span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 8483</a></span><span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac66cece750fe7dcf3edf1bbb432c16c5"> 8484</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 8485</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17880f1e186033ebc6917c008a623371"> 8486</a></span><span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39582c6501a37d23965a05094b45b960"> 8487</a></span><span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaecd73445c075217abe6443b3788d702"> 8488</a></span><span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f"> 8491</a></span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf50021b52352481a497f21c72c33e966"> 8492</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                </span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 8493</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac"> 8496</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67c234978a817dee4fc561201b3ef056"> 8497</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)        </span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae968658ab837800723eafcc21af10247"> 8498</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129"> 8501</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 8502</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)         </span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 8503</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a0e6e24778c36e45838350d052916d1"> 8506</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 8507</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)         </span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c69dc721e89e40056999b64572dff09"> 8508</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ea301a1a44423c53d2d388a9c7677bd"> 8511</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 8512</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)           </span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c362b3d703698a7891f032f6b29056f"> 8513</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66"> 8514</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbffb30650c0d4c84232813213271169"> 8515</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 8516</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 8517</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6e940d195fa1633cb1b23414f00412"> 8518</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d"> 8519</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 8520</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 8521</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d794bb7f4327025db354ad26bf83986"> 8522</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 8523</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a822a80be3a51524b42491248f8031f"> 8524</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeba0a45703463dfe05334364bdacbe8"> 8525</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 8526</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf486d8ce50abc465f372b6fcc7a0704d"> 8527</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 8528</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)         </span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 8529</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c7f5184bc8db838c594b07965e81619"> 8530</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 8531</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 8532</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 8533</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 8534</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga967de848b594a623b10019d912266ed3"> 8535</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 8536</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)            </span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 8537</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga443830d47e0ebc5e0141dad4a7d43978"> 8538</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 8539</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)          </span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 8540</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae4f01c11a1364ad5c130d956d395ec7"> 8541</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dc65165d65e19f30514bf67a9ccfcac"> 8542</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)         </span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 8543</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa"> 8546</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 8547</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)           </span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 8548</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfb7274ed8833e66663a995ca074c1d9"> 8549</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 8550</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)               </span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 8551</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1219b3f0097930dd635f434a019d38c6"> 8552</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 8553</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)             </span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 8554</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span><span class="comment">/*                     Tamper and backup register (TAMP)                      */</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"> 8559</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"> 8561</span><span class="comment">/********************  Bits definition for TAMP_CR1 register  *****************/</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc6e19c5e983f911969fc145510a295a"> 8562</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Pos          (0U)</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4f438ad40ce76bf67fbb7531be73a11"> 8563</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP1E_Pos)            </span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1748f790cfef882104296b61031f205c"> 8564</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb"> 8565</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Pos          (1U)</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ab4195eedc91a7953dfe5fc443b8bd2"> 8566</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP2E_Pos)            </span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd29dbf6023df48f66962f9817f9b7ac"> 8567</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8457f72dd50841be61a3e363e3fbc691"> 8568</a></span><span class="preprocessor">#define TAMP_CR1_TAMP3E_Pos          (2U)</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9e9ae2d1b2eb45773c93ac4d551b407"> 8569</a></span><span class="preprocessor">#define TAMP_CR1_TAMP3E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP3E_Pos)            </span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56354c0ec55dd7a3955fe6ae29d1f638"> 8570</a></span><span class="preprocessor">#define TAMP_CR1_TAMP3E              TAMP_CR1_TAMP3E_Msk</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34d3c1119dd5c940403221fe822fa4fb"> 8571</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Pos         (18U)</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae567ccc24fd2c2c1d975f0926b12ac5b"> 8572</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP3E_Pos)           </span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4381d30702543c8b4e98701fa65e844f"> 8573</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga076e1eb05c9c313be2e7697c8b8c0bb6"> 8574</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Pos         (20U)</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga764a22fd71999a00b7560a3f1b4cfb40"> 8575</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP5E_Pos)           </span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58793f51f8b8116aee207b93046dbbb4"> 8576</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2996eb42ebc116fd15df07ebd8fca8c"> 8577</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Pos         (21U)</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fc3b51a89e9951baaf1b6cbc3271582"> 8578</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP6E_Pos)           </span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20a6d0580f0587735433a4dae3745fa4"> 8579</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66543c576702c33ec38c9297291bb280"> 8580</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP8E_Pos         (23U)</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb10fa8fdb9d12e70b626d66701cd65"> 8581</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP8E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP8E_Pos)           </span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7bb77a962be863e6462ef097caeb766"> 8582</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP8E             TAMP_CR1_ITAMP8E_Msk</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span> </div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span><span class="comment">/********************  Bits definition for TAMP_CR2 register  *****************/</span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ed5e8aa6257bddd497a1207adc4abde"> 8585</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafca897cf2862140894c71f8d5d3cca8f"> 8586</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP1NOERASE_Pos)      </span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4c7f085ee768fa6eb0f212f022087fa"> 8587</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d7a4f90cfeea34250853f1cf70102be"> 8588</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga737e125303dba4862b8180c96641677d"> 8589</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP2NOERASE_Pos)      </span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf70de8d09978068be03521b7085d61c3"> 8590</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b2c4f4978c26ef276c1d0ba43aca8f5"> 8591</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE_Pos    (2U)</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee61f6037bc62f7ac2f8057ddea6bff8"> 8592</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP3NOERASE_Pos)      </span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4acad4554c92cf9078a784d6738317de"> 8593</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3NOERASE        TAMP_CR2_TAMP3NOERASE_Msk</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07d947f93551568a9c8221c9062e13ca"> 8594</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK_Pos        (16U)</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef2bd0fd3dfa008b56c26b232bd782aa"> 8595</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP1MSK_Pos)          </span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77069215dfbb87ad3c7920b2526645b8"> 8596</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3df4f28aceb075a692b893585243668e"> 8597</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK_Pos        (17U)</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga395734d1d0f27e0b4f8f552ac7d0f400"> 8598</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP2MSK_Pos)          </span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga921281dcf55af10990f3e96723f76c50"> 8599</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk</span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2578e18d44d612e4340195a201273b6b"> 8600</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3MSK_Pos        (18U)</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b6cc0299b6d5e08caf3b50222bcc1dd"> 8601</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3MSK_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP3MSK_Pos)          </span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5cb02f5e5e3afe7843f8327cb52cd2"> 8602</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3MSK            TAMP_CR2_TAMP3MSK_Msk</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24a6d931239b2fb60b84e0c42bda73e8"> 8603</a></span><span class="preprocessor">#define TAMP_CR2_BKERASE_Pos         (23U)</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8728f88f77655bbc988c65d82fe491ff"> 8604</a></span><span class="preprocessor">#define TAMP_CR2_BKERASE_Msk         (0x1UL &lt;&lt; TAMP_CR2_BKERASE_Pos)           </span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ab9db203df3cd96d395c4c106b3fb50"> 8605</a></span><span class="preprocessor">#define TAMP_CR2_BKERASE             TAMP_CR2_BKERASE_Msk</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37984bf229397f49d929a4c021b8676d"> 8606</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Pos        (24U)</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf47bded665f1738281a4beaa66b2231b"> 8607</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP1TRG_Pos)          </span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga182facc5faa307d2985439e818db2c4a"> 8608</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac69c3e27b4eba44a4ef561aec11de1e8"> 8609</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Pos        (25U)</span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga432bb06fe25ba898b65faa339babdda4"> 8610</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP2TRG_Pos)          </span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga810f591823cfca2dbcddd2e94f6bb8da"> 8611</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08df17fb976050f5012a01b3b1069da1"> 8612</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG_Pos        (26U)</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace6551082280b48ed78eecbfcf1ffdf7"> 8613</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP3TRG_Pos)          </span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e27bd9d6db0fc7e7d044332b87cb420"> 8614</a></span><span class="preprocessor">#define TAMP_CR2_TAMP3TRG            TAMP_CR2_TAMP3TRG_Msk</span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span> </div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span><span class="comment">/********************  Bits definition for TAMP_CR3 register  *****************/</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dd3fb87513ef976b0a75030edcb6c85"> 8617</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP3NOER_Pos      (2U)</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b8f1298b723a2a9ddfba8ed312a9161"> 8618</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP3NOER_Msk      (0x1UL &lt;&lt; TAMP_CR3_ITAMP3NOER_Pos)        </span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5584078be3880fdcec7f650ef58ef5e1"> 8619</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP3NOER          TAMP_CR3_ITAMP3NOER_Msk</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7545790ddaca7a171c9f36ee18ec4dc4"> 8620</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP5NOER_Pos      (4U)</span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9107e2b6b5f34d910c29d695bcf0b7a"> 8621</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP5NOER_Msk      (0x1UL &lt;&lt; TAMP_CR3_ITAMP5NOER_Pos)        </span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa566a62cd334bf6e6f85e604da142279"> 8622</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP5NOER          TAMP_CR3_ITAMP5NOER_Msk</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc07ffc8d35bf09c4902b3a7554b1bc"> 8623</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP6NOER_Pos      (5U)</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac63f9ec1919346f3eff6339ccadff25d"> 8624</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP6NOER_Msk      (0x1UL &lt;&lt; TAMP_CR3_ITAMP6NOER_Pos)        </span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga498fd600860a374b9573613a03a8e51b"> 8625</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP6NOER          TAMP_CR3_ITAMP6NOER_Msk</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5adaabedddf31ec20e3f24800ff7e99"> 8626</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP8NOER_Pos      (7U)</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa22e4036800db3cd63d98f919cf371e8"> 8627</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP8NOER_Msk      (0x1UL &lt;&lt; TAMP_CR3_ITAMP8NOER_Pos)        </span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e51ca0c66b95309e57f96d7c99a2928"> 8628</a></span><span class="preprocessor">#define TAMP_CR3_ITAMP8NOER          TAMP_CR3_ITAMP8NOER_Msk</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span> </div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"> 8630</span><span class="comment">/********************  Bits definition for TAMP_FLTCR register  ***************/</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga552f83ca0bb591050b3b62f0ba1b9624"> 8631</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d57c65e1bcbc78263afc4a2a5b58cf2"> 8632</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)        </span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga074273c1ea0ed65de0f9ad0cddc2cc15"> 8633</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3667d4ea6dfd4223425d3c648332902d"> 8634</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_0        (0x1UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)        </span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfcb433cb1df98fe4643ee7650819fe1"> 8635</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_1        (0x2UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)        </span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga624f5675e876069ce2864841fb5799a3"> 8636</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_2        (0x4UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)        </span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01a8acf6caa091f7890fcd9de80e13ba"> 8637</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Pos       (3U)</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabdce9e2efbb31a8979d187b2ec5430ab"> 8638</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL &lt;&lt; TAMP_FLTCR_TAMPFLT_Pos)         </span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4336408e093aa80a7a4e8f6331586537"> 8639</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23c756d1b062398ab07eb91427199ab3"> 8640</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_0         (0x1UL &lt;&lt; TAMP_FLTCR_TAMPFLT_Pos)         </span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e8c46e0b2a808d4ce1f23ec7eff9fba"> 8641</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_1         (0x2UL &lt;&lt; TAMP_FLTCR_TAMPFLT_Pos)         </span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga139c98eed035088153494907225a1469"> 8642</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b23afddc14e563941ff31262aeef6c3"> 8643</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL &lt;&lt; TAMP_FLTCR_TAMPPRCH_Pos)        </span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aded2a3edef720b3fde44adc2a16967"> 8644</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbb3d83271e00ddbd2394b30314d8af4"> 8645</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_0        (0x1UL &lt;&lt; TAMP_FLTCR_TAMPPRCH_Pos)        </span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2641bd7a30e8897cd60dc4981ff1060c"> 8646</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_1        (0x2UL &lt;&lt; TAMP_FLTCR_TAMPPRCH_Pos)        </span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cea92a942ae34823531dd06a370bbf5"> 8647</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)</span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1c4e6c9b994d4f42afb15065483a0d2"> 8648</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL &lt;&lt; TAMP_FLTCR_TAMPPUDIS_Pos)       </span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafce860f7de28618278c7c3624ef1f1b0"> 8649</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"> 8650</span> </div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span><span class="comment">/********************  Bits definition for TAMP_IER register  *****************/</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga563ca75045b17aa28b4c28587a908aa7"> 8652</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Pos         (0U)</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e852ad37be831c5d07114ab03f967c3"> 8653</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP1IE_Pos)           </span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga792642e651d3a7ad078dd4676bd7e5a0"> 8654</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk</span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga638f2e8e074c8cfb30c9aff0e5214902"> 8655</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Pos         (1U)</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga219f1e26007d38201bfa11c2bb329c00"> 8656</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP2IE_Pos)           </span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bd83e8aa3da0e87d56f872593efab75"> 8657</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk</span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee759cc67eaae21825dcd39aa1fe8d6a"> 8658</a></span><span class="preprocessor">#define TAMP_IER_TAMP3IE_Pos         (2U)</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga542093696bc087b9ad0ece1c9cd76ed5"> 8659</a></span><span class="preprocessor">#define TAMP_IER_TAMP3IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP3IE_Pos)           </span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga618d85eaea4a5d7ed03912e591f45618"> 8660</a></span><span class="preprocessor">#define TAMP_IER_TAMP3IE             TAMP_IER_TAMP3IE_Msk</span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf2ed0f0f4533fd0bcc361c28b164aee"> 8661</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Pos        (18U)</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4968f4685ed249df061f4d998bc0fc7b"> 8662</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP3IE_Pos)          </span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54c9a70f2b95745866f4cc2cfc32a0b4"> 8663</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0ced3bcf2fafafd50954338b8c843fa"> 8664</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Pos        (20U)</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga282cfc6b87a867f67b4d3ac63c0be0be"> 8665</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP5IE_Pos)          </span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ee1a0931de53ecd43cce3e6fd1f23a2"> 8666</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac52167e9473ac0989bdf548afe28c548"> 8667</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Pos        (21U)</span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6b7ba3c3b98d438333fc29a0b6b3c0"> 8668</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP6IE_Pos)          </span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bd2ed81bffe206520efe169fa5425eb"> 8669</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9541ec20f97b30bcbe24bb6fa764b17"> 8670</a></span><span class="preprocessor">#define TAMP_IER_ITAMP8IE_Pos        (23U)</span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca11c57ec806210953e07aaaf3e76306"> 8671</a></span><span class="preprocessor">#define TAMP_IER_ITAMP8IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP8IE_Pos)          </span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5a80d50ea12dc9bb7ae6169c35fa3d5"> 8672</a></span><span class="preprocessor">#define TAMP_IER_ITAMP8IE            TAMP_IER_ITAMP8IE_Msk</span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"> 8673</span> </div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span><span class="comment">/********************  Bits definition for TAMP_SR register  *****************/</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99b68119407a9c8a3d734e10e24e38a1"> 8675</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F_Pos           (0U)</span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac56e9c3f88039b25514fba1485e105b9"> 8676</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP1F_Pos)             </span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53d8c6348c70f7cb1b77ec230a7b327a"> 8677</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc1b6e14d4b39af465b42aa576e32b8f"> 8678</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F_Pos           (1U)</span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ee435293813e8d028dbb67f09ea3927"> 8679</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP2F_Pos)            </span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba906cb02b9c301a234c1d1056631931"> 8680</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a45ae73fbde2638fe00cbdc2ff0b44e"> 8681</a></span><span class="preprocessor">#define TAMP_SR_TAMP3F_Pos           (2U)</span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2da4496d7015437ca3279ac484086d62"> 8682</a></span><span class="preprocessor">#define TAMP_SR_TAMP3F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP3F_Pos)             </span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1dded47351f57f61e86ced4056ec9a"> 8683</a></span><span class="preprocessor">#define TAMP_SR_TAMP3F               TAMP_SR_TAMP3F_Msk</span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3637fe38f0ebb86d165844f79f2a82cc"> 8684</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Pos          (18U)</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b68fe2c935c236ed1134a3253bd5887"> 8685</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP3F_Pos)           </span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6add27bfd767ad4703d5a19db9f9a9dc"> 8686</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b54273b4a53daf411ab87b1e856adaf"> 8687</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Pos          (20U)</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73591b34246e4f3856d6872c6ba764b3"> 8688</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP5F_Pos)           </span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1edccee40c1de260277d8f61641e5aa5"> 8689</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk</span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c4f9355ceb746b93e8194ddc317b679"> 8690</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Pos          (21U)</span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacef43ca61cb3e23a9141e59f23234d26"> 8691</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP6F_Pos)           </span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d5aa1aa48dca53d1c0926b4bdc43158"> 8692</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4144c54c5b462682810e943f56794914"> 8693</a></span><span class="preprocessor">#define TAMP_SR_ITAMP8F_Pos          (23U)</span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cfe19d7e21918af7173a700f2ccd3a3"> 8694</a></span><span class="preprocessor">#define TAMP_SR_ITAMP8F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP8F_Pos)           </span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e1023f279ca7e2b1f688150f4520668"> 8695</a></span><span class="preprocessor">#define TAMP_SR_ITAMP8F              TAMP_SR_ITAMP8F_Msk</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span> </div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span><span class="comment">/********************  Bits definition for TAMP_MISR register  ************ *****/</span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b76cd32cf982d8de01dac8ecff55cd8"> 8698</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Pos        (0U)</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18e7e8100fbc679cb3e2ed5dbc02060b"> 8699</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP1MF_Pos)          </span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ae14e657e3d53a1db6d475d9508779d"> 8700</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk</span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6aa273ab1e3c8a226ea129ad18f206de"> 8701</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Pos        (1U)</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae86e506c162b59201f135f3992cde63f"> 8702</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP2MF_Pos)          </span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c5f07af28e21d97c6c93c7d7ce43d6c"> 8703</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk</span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga157375dcaf7339823cef76d408dcb1bd"> 8704</a></span><span class="preprocessor">#define TAMP_MISR_TAMP3MF_Pos        (2U)</span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a35cf7e5586c0ae889747997c02ebcc"> 8705</a></span><span class="preprocessor">#define TAMP_MISR_TAMP3MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP3MF_Pos)          </span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6654825c200a097b8bcf65a11ec78a9a"> 8706</a></span><span class="preprocessor">#define TAMP_MISR_TAMP3MF            TAMP_MISR_TAMP3MF_Msk</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad05d42a1d01dadd0335e064358b98d70"> 8707</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Pos       (18U)</span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad325e225877c2a14781b2233d11d2a15"> 8708</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP3MF_Pos)           </span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71276de1250fe722d9c08b175c79a1eb"> 8709</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea8a0cf371cba6f3cba9b12ad7b5fd43"> 8710</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Pos       (20U)</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41a3a2912836d3b475cac6a5f5c921ce"> 8711</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP5MF_Pos)           </span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf7a105fab26bd19c7e2958a7241341a"> 8712</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk</span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea5cd161bcb46233f3891b81376d1256"> 8713</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Pos       (21U)</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac524ca79653c89e34c8e1d9a0144f1c5"> 8714</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP6MF_Pos)           </span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf466559b3e08103d70f2b2fea4592b3"> 8715</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a3e3081d88ffb896896e385932146d"> 8716</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP8MF_Pos       (23U)</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86a6002e72f52ee2c5f14129a3da1ad1"> 8717</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP8MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP8MF_Pos)           </span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5de0fcb2bfae81a4c7998af6aa14f4f6"> 8718</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP8MF           TAMP_MISR_ITAMP8MF_Msk</span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span> </div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"> 8720</span><span class="comment">/********************  Bits definition for TAMP_SMISR register  ************ *****/</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4db8c24fc7fd1a55f8022c0b4e3fbb59"> 8721</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP1MF_Pos       (0U)</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga750c3cf44fc0cbb1cc2d9cc2578fadf9"> 8722</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP1MF_Msk       (0x1UL &lt;&lt; TAMP_SMISR_TAMP1MF_Pos)         </span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga249a8a9ee7fdf48555dfd43f1d71c780"> 8723</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP1MF           TAMP_SMISR_TAMP1MF_Msk</span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1798648c1859719c7ed9bc1019afb316"> 8724</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP2MF_Pos       (1U)</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga800bfacee531a761337fce38164eb2b3"> 8725</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP2MF_Msk       (0x1UL &lt;&lt; TAMP_SMISR_TAMP2MF_Pos)         </span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55aa3791b169d78c384a339f2bdc008a"> 8726</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP2MF           TAMP_SMISR_TAMP2MF_Msk</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13fef97f11b79701a5a20f2b71923f39"> 8727</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP3MF_Pos       (2U)</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3b108216c7c6601bd8a975b32b2e156"> 8728</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP3MF_Msk       (0x1UL &lt;&lt; TAMP_SMISR_TAMP3MF_Pos)         </span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga266faf1a8515a00c1a286dee229e26cb"> 8729</a></span><span class="preprocessor">#define TAMP_SMISR_TAMP3MF           TAMP_SMISR_TAMP3MF_Msk</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24bf28404ced22e5edbbafd24cd9a5b4"> 8730</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP3MF_Pos      (18U)</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfd295b0d300ee1a83d7f09e078b7a3f"> 8731</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP3MF_Msk      (0x1UL &lt;&lt; TAMP_SMISR_ITAMP3MF_Pos)        </span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9298131c9148a9ee02cec8db15f2da5"> 8732</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP3MF          TAMP_SMISR_ITAMP3MF_Msk</span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff4bc56222196fde3377d0ac960cee6a"> 8733</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP5MF_Pos      (20U)</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaeba5334f2365def864057a32c1cbed6"> 8734</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP5MF_Msk      (0x1UL &lt;&lt; TAMP_SMISR_ITAMP5MF_Pos)        </span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f43b2dfef7e5631139c364187ca8998"> 8735</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP5MF          TAMP_SMISR_ITAMP5MF_Msk</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15b01da0210300ab2af39c9bf193e46f"> 8736</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP6MF_Pos      (21U)</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09450f0c565e40d75411a24dcc8b62c9"> 8737</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP6MF_Msk      (0x1UL &lt;&lt; TAMP_SMISR_ITAMP6MF_Pos)        </span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac52ce4a3ba8eb513d9d0f85230f58a2f"> 8738</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP6MF          TAMP_SMISR_ITAMP6MF_Msk</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a8df6738bcaf1cba02a5778ab934f8b"> 8739</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP8MF_Pos      (23U)</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabade5e3b71d28a45f9b21518f95eb3f3"> 8740</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP8MF_Msk      (0x1UL &lt;&lt; TAMP_SMISR_ITAMP8MF_Pos)        </span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5680a5a446920df25293bbca9aefe83"> 8741</a></span><span class="preprocessor">#define TAMP_SMISR_ITAMP8MF          TAMP_SMISR_ITAMP8MF_Msk</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"> 8742</span> </div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="comment">/********************  Bits definition for TAMP_SCR register  *****************/</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5cabdb97033da5e346566afbfc8291d"> 8744</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Pos         (0U)</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga701877f32c5f1f851c084138388b1225"> 8745</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP1F_Pos)           </span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33fe4cb087eaea6d219f5a9ef1ec39d6"> 8746</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa23a2820c97dbd9215f89573f994e76f"> 8747</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Pos         (1U)</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a7c982b6b1ce61b44e025e81935acc2"> 8748</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP2F_Pos)           </span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab50cab65b61650a424ced4f7939004e9"> 8749</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac87874695da5567b7a4ab61961e687a2"> 8750</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP3F_Pos         (2U)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf79919a6841b87cae5e105875aebce4"> 8751</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP3F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP3F_Pos)           </span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa15caf198f37d9e2936a82dcf6ddf5f5"> 8752</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP3F             TAMP_SCR_CTAMP3F_Msk</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga593453784e0284d3d0f51a093fd954ed"> 8753</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Pos        (18U)</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac59e2ece4d3d12beb483c3f50e7090f2"> 8754</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP3F_Pos)          </span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga954c4f053670a7e20299b7bec7f62b91"> 8755</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d10a431933093933b8012077d16f9df"> 8756</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Pos        (20U)</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e4a564630b1d1061dd1ce19ec1d91d3"> 8757</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP5F_Pos)          </span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga470c6b070a4e6d5f92199a2a9b92f310"> 8758</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk</span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61fb772c94bbd4b0d3fedf5b0cc6606d"> 8759</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Pos        (21U)</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc391a375a4afc0ab8dcbe8254c7d20b"> 8760</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP6F_Pos)          </span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9337b38b253a0898ed68cb95affa61c"> 8761</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59e106a74ff41a8b24d4ad8c95183325"> 8762</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP8F_Pos        (23U)</span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde055259b2b1d426247ebf17cd919bf"> 8763</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP8F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP8F_Pos)          </span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga101351590abc4f412479f0bc8d6db226"> 8764</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP8F            TAMP_SCR_CITAMP8F_Msk</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span> </div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="comment">/********************  Bits definition for TAMP_COUNTR register  ***************/</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf36929dac8ef936f6e69273536b697"> 8767</a></span><span class="preprocessor">#define TAMP_COUNTR_Pos               (0U)</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14f9f28cafc46b82ffe646dc200fefb0"> 8768</a></span><span class="preprocessor">#define TAMP_COUNTR_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_COUNTR_Pos)        </span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d625c69291857ebda4026e1f5a33a02"> 8769</a></span><span class="preprocessor">#define TAMP_COUNTR                   TAMP_COUNTR_Msk</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span> </div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"> 8771</span><span class="comment">/********************  Bits definition for TAMP_BKP0R register  ***************/</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e842be843f6091f68fc193334dc06ea"> 8772</a></span><span class="preprocessor">#define TAMP_BKP0R_Pos               (0U)</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8306c6fb239b55d710249707d2c1a942"> 8773</a></span><span class="preprocessor">#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP0R_Pos)          </span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea260442c7008c59673a7229eeac24ac"> 8774</a></span><span class="preprocessor">#define TAMP_BKP0R                   TAMP_BKP0R_Msk</span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span> </div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span><span class="comment">/********************  Bits definition for TAMP_BKP1R register  ****************/</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1f19ce93435ad7abb303d8a32ff5bf0"> 8777</a></span><span class="preprocessor">#define TAMP_BKP1R_Pos               (0U)</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26b065f9e5d20e6e24c2cb15bfa83d16"> 8778</a></span><span class="preprocessor">#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP1R_Pos)          </span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e032ee44727d64dcb4e2c852e41d3f8"> 8779</a></span><span class="preprocessor">#define TAMP_BKP1R                   TAMP_BKP1R_Msk</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span> </div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span><span class="comment">/********************  Bits definition for TAMP_BKP2R register  ****************/</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56f6f4b804f75f7098546735a10d1b0a"> 8782</a></span><span class="preprocessor">#define TAMP_BKP2R_Pos               (0U)</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3ba4d9e980b03c556f748eb858b2dea"> 8783</a></span><span class="preprocessor">#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP2R_Pos)          </span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa85f99284579c57ae926488413dd7a3f"> 8784</a></span><span class="preprocessor">#define TAMP_BKP2R                   TAMP_BKP2R_Msk</span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"> 8785</span> </div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"> 8786</span><span class="comment">/********************  Bits definition for TAMP_BKP3R register  ****************/</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72cc57a94eadc8e98bb27b49ed4ec54f"> 8787</a></span><span class="preprocessor">#define TAMP_BKP3R_Pos               (0U)</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3db497a8d742ce7a2b1c6a5acbda0dd"> 8788</a></span><span class="preprocessor">#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP3R_Pos)          </span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4e328f8371a8a2842ae849ca03b4536"> 8789</a></span><span class="preprocessor">#define TAMP_BKP3R                   TAMP_BKP3R_Msk</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span> </div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span><span class="comment">/********************  Bits definition for TAMP_BKP4R register  ****************/</span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4850ae24ae56f1a3465d1b256f1c7d8a"> 8792</a></span><span class="preprocessor">#define TAMP_BKP4R_Pos               (0U)</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c184fa06f1a80f8c524e107b58c6369"> 8793</a></span><span class="preprocessor">#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP4R_Pos)          </span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4"> 8794</a></span><span class="preprocessor">#define TAMP_BKP4R                   TAMP_BKP4R_Msk</span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span> </div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"> 8796</span><span class="comment">/********************  Bits definition for TAMP_BKP5R register  ****************/</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga432d1a56082d41382c19fa5005279bc5"> 8797</a></span><span class="preprocessor">#define TAMP_BKP5R_Pos               (0U)</span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb02d5eb3cba8907c579e6ca26bfa93"> 8798</a></span><span class="preprocessor">#define TAMP_BKP5R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP5R_Pos)          </span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a29d8fc58033275d11dc34a30d69307"> 8799</a></span><span class="preprocessor">#define TAMP_BKP5R                   TAMP_BKP5R_Msk</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span> </div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span><span class="comment">/********************  Bits definition for TAMP_BKP6R register  ****************/</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407a6a2cfbeeb75f09f02d068595c2d0"> 8802</a></span><span class="preprocessor">#define TAMP_BKP6R_Pos               (0U)</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga98a6bfeb20b367e33ddc6f4f3cbbedd3"> 8803</a></span><span class="preprocessor">#define TAMP_BKP6R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP6R_Pos)          </span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76fed567a127204f1aea3274d74ba081"> 8804</a></span><span class="preprocessor">#define TAMP_BKP6R                   TAMP_BKP6R_Msk</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"> 8805</span> </div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span><span class="comment">/********************  Bits definition for TAMP_BKP7R register  ****************/</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e998338da53cd80548575bb598aa253"> 8807</a></span><span class="preprocessor">#define TAMP_BKP7R_Pos               (0U)</span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d756e59d100054357a3ba006992e729"> 8808</a></span><span class="preprocessor">#define TAMP_BKP7R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP7R_Pos)          </span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ce78c717b38cdaa0d547f8da84c0c3f"> 8809</a></span><span class="preprocessor">#define TAMP_BKP7R                   TAMP_BKP7R_Msk</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"> 8810</span> </div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span><span class="comment">/********************  Bits definition for TAMP_BKP8R register  ****************/</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade9a75c2183cae0ca65bf85cff2767c0"> 8812</a></span><span class="preprocessor">#define TAMP_BKP8R_Pos               (0U)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9f8f52646cf8aa32976d691fe1793b8"> 8813</a></span><span class="preprocessor">#define TAMP_BKP8R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP8R_Pos)          </span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga926290a576a05624248a2d278a76563a"> 8814</a></span><span class="preprocessor">#define TAMP_BKP8R                   TAMP_BKP8R_Msk</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span> </div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="comment">/********************  Bits definition for TAMP_BKP9R register  ****************/</span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa17a93ec83dddf41ab5a3ce9399999d3"> 8817</a></span><span class="preprocessor">#define TAMP_BKP9R_Pos               (0U)</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c24f46a1b89b04bfd88e267530cc471"> 8818</a></span><span class="preprocessor">#define TAMP_BKP9R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP9R_Pos)          </span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cbd8fead29185925bd54105fdd17b88"> 8819</a></span><span class="preprocessor">#define TAMP_BKP9R                   TAMP_BKP9R_Msk</span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span> </div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="comment">/********************  Bits definition for TAMP_BKP10R register  ***************/</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b39d1c333ab6fd20bd84ee6755e0ff6"> 8822</a></span><span class="preprocessor">#define TAMP_BKP10R_Pos              (0U)</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93129f05a17232935462a71ecf079bf2"> 8823</a></span><span class="preprocessor">#define TAMP_BKP10R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP10R_Pos)         </span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac25c4c04ecbf2a5cc6d495a8d5c7d92f"> 8824</a></span><span class="preprocessor">#define TAMP_BKP10R                  TAMP_BKP10R_Msk</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span> </div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span><span class="comment">/********************  Bits definition for TAMP_BKP11R register  ***************/</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39572d74bb41aa9438fbea9869129c78"> 8827</a></span><span class="preprocessor">#define TAMP_BKP11R_Pos              (0U)</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70b33193ba0e282bdf91930caea258d8"> 8828</a></span><span class="preprocessor">#define TAMP_BKP11R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP11R_Pos)         </span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ff7c0c35b05012280231362e7144af0"> 8829</a></span><span class="preprocessor">#define TAMP_BKP11R                  TAMP_BKP11R_Msk</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"> 8830</span> </div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span><span class="comment">/********************  Bits definition for TAMP_BKP12R register  ***************/</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dda1b75b888686df598f94504819071"> 8832</a></span><span class="preprocessor">#define TAMP_BKP12R_Pos              (0U)</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b08bd727937792be91a5d9964870395"> 8833</a></span><span class="preprocessor">#define TAMP_BKP12R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP12R_Pos)         </span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b04727b658fab27cb73afcd95e00fb9"> 8834</a></span><span class="preprocessor">#define TAMP_BKP12R                  TAMP_BKP12R_Msk</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"> 8835</span> </div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"> 8836</span><span class="comment">/********************  Bits definition for TAMP_BKP13R register  ***************/</span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f69bac0770da39580e9a6c9bda18c88"> 8837</a></span><span class="preprocessor">#define TAMP_BKP13R_Pos              (0U)</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b50c86c351d48dcafe8393ed7ac4180"> 8838</a></span><span class="preprocessor">#define TAMP_BKP13R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP13R_Pos)         </span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dd146232e5af9fcab54d6e56a4a0692"> 8839</a></span><span class="preprocessor">#define TAMP_BKP13R                  TAMP_BKP13R_Msk</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span> </div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span><span class="comment">/********************  Bits definition for TAMP_BKP14R register  ***************/</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38f6d721a19c246d0c7e059ed6947a1d"> 8842</a></span><span class="preprocessor">#define TAMP_BKP14R_Pos              (0U)</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga487d16e2cafd6a1155be52bc29c74c91"> 8843</a></span><span class="preprocessor">#define TAMP_BKP14R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP14R_Pos)         </span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa536b685b0c7a0afd2de31711370ff5b"> 8844</a></span><span class="preprocessor">#define TAMP_BKP14R                  TAMP_BKP14R_Msk</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"> 8845</span> </div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"> 8846</span><span class="comment">/********************  Bits definition for TAMP_BKP15R register  ***************/</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35e09ce1ebfa5ec7b8e1ac392d5da270"> 8847</a></span><span class="preprocessor">#define TAMP_BKP15R_Pos              (0U)</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac525490e1f27ea7c59729574d8d1f1f6"> 8848</a></span><span class="preprocessor">#define TAMP_BKP15R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP15R_Pos)         </span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga145d949e4c47b5ae9c6a981098351e51"> 8849</a></span><span class="preprocessor">#define TAMP_BKP15R                  TAMP_BKP15R_Msk</span></div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"> 8850</span> </div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"> 8851</span><span class="comment">/********************  Bits definition for TAMP_BKP16R register  ***************/</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca92a31fcc464bb6dc103ae30bdd6663"> 8852</a></span><span class="preprocessor">#define TAMP_BKP16R_Pos              (0U)</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c817416a4540cb334c247924a563ce3"> 8853</a></span><span class="preprocessor">#define TAMP_BKP16R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP16R_Pos)         </span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae184bb57d798aba900c582b13381df7a"> 8854</a></span><span class="preprocessor">#define TAMP_BKP16R                  TAMP_BKP16R_Msk</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span> </div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span><span class="comment">/********************  Bits definition for TAMP_BKP17R register  ***************/</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20b0562f849248a1e55566ec328c73b3"> 8857</a></span><span class="preprocessor">#define TAMP_BKP17R_Pos              (0U)</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a9933673730f553212b64c182352da6"> 8858</a></span><span class="preprocessor">#define TAMP_BKP17R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP17R_Pos)         </span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga447b1499df11ded47105c42580093e83"> 8859</a></span><span class="preprocessor">#define TAMP_BKP17R                  TAMP_BKP17R_Msk</span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"> 8860</span> </div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span><span class="comment">/********************  Bits definition for TAMP_BKP18R register  ***************/</span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab22fa94dbbee013dab7e7a16046c6fde"> 8862</a></span><span class="preprocessor">#define TAMP_BKP18R_Pos              (0U)</span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf4b18dd557b2d2f793bc498c13c3c3b"> 8863</a></span><span class="preprocessor">#define TAMP_BKP18R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP18R_Pos)         </span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0aeaa5f8b275434e560ceb43520f1974"> 8864</a></span><span class="preprocessor">#define TAMP_BKP18R                  TAMP_BKP18R_Msk</span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"> 8865</span> </div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"> 8866</span><span class="comment">/********************  Bits definition for TAMP_BKP19R register  ***************/</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac169fec7a2e2d5fc84359ac832fadcfe"> 8867</a></span><span class="preprocessor">#define TAMP_BKP19R_Pos              (0U)</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84132b0f4063d68305e8e64596540fca"> 8868</a></span><span class="preprocessor">#define TAMP_BKP19R_Msk              (0xFFFFFFFFUL &lt;&lt; TAMP_BKP19R_Pos)         </span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0b1ecff64cbc64ad3861a585aafacff"> 8869</a></span><span class="preprocessor">#define TAMP_BKP19R                  TAMP_BKP19R_Msk</span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"> 8870</span> </div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"> 8871</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"> 8872</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"> 8873</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"> 8874</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"> 8875</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"> 8876</span><span class="comment">/*****************  Bit definition for SYSCFG_MEMRMP register  (SYSCFG memory remap register) ***********************************/</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20a445ef41a942b3ec617cfce8297931"> 8877</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos              (0U)</span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 8878</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk              (0x7UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)           </span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c05039ec67573c00da29f58b914f258"> 8879</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE                  SYSCFG_MEMRMP_MEM_MODE_Msk                      </span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30d5f406535f94faea2e7f924d50201b"> 8880</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0                (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)           </span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 8881</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1                (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)           </span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42eb2e54640311449d074871dc352819"> 8882</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2                (0x4UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)           </span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"> 8884</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  (SYSCFG configuration register 1) ****************************************************************/</span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1899e756148f7c17d240ef52344a184f"> 8885</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Pos                (8U)</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb31e569eae913f4707024e66fde991"> 8886</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR1_BOOSTEN_Pos)             </span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga948471b86a4c7bf56000670b10b203ab"> 8887</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN                    SYSCFG_CFGR1_BOOSTEN_Msk                        </span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga826fba242f6edc42c0c6895d42f5c2b0"> 8888</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos            (16U)</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1"> 8889</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB6_FMP_Pos)         </span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae"> 8890</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP                SYSCFG_CFGR1_I2C_PB6_FMP_Msk                    </span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1"> 8891</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos            (17U)</span></div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac594ec163e1f4c32fce0d01c8ec73187"> 8892</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB7_FMP_Pos)         </span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c"> 8893</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP                SYSCFG_CFGR1_I2C_PB7_FMP_Msk                    </span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf79aa03fbdd4e3c09c11c4a8c59440ab"> 8894</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos            (18U)</span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d"> 8895</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB8_FMP_Pos)         </span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa82a8f51624e4fa343996c0d6166c2"> 8896</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP                SYSCFG_CFGR1_I2C_PB8_FMP_Msk                    </span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a527d4fff85610f26103ebf330047c5"> 8897</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos            (19U)</span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga988f9843b6c6d9a38ec09b30193f1037"> 8898</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB9_FMP_Pos)         </span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbc009692a61536e59a135d5a6b63afc"> 8899</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP                SYSCFG_CFGR1_I2C_PB9_FMP_Msk                    </span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e370599c91d80625491b2e3ad7669f6"> 8900</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Pos               (20U)</span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaea318d04aaef50492a399bd5a8e3ac4"> 8901</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Msk               (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C1_FMP_Pos)            </span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6"> 8902</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP                   SYSCFG_CFGR1_I2C1_FMP_Msk                       </span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88009c154ecd16c483f8d2a4af002dce"> 8903</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Pos               (21U)</span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga789d8696c461275e1679e60953dd5cab"> 8904</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Msk               (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C2_FMP_Pos)            </span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga465e2f2a75b970e887cd2c8fb0b11e54"> 8905</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP                   SYSCFG_CFGR1_I2C2_FMP_Msk                       </span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ee1eec1b9b688bc7601eb9c6cf7ed0c"> 8906</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Pos               (22U)</span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadd593ab3a28fd7074715d3b8194fa27f"> 8907</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP_Msk               (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C3_FMP_Pos)            </span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6d532c7b92bc3454f375f1792062a7a"> 8908</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C3_FMP                   SYSCFG_CFGR1_I2C3_FMP_Msk                       </span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  (External interrupt configuration register 1) ********************************/</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8"> 8911</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos                (0U)</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 8912</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)             </span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 8913</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                    SYSCFG_EXTICR1_EXTI0_Msk                        </span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e187825ececb74bc0dc9bb16a22e8af"> 8914</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos                (4U)</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 8915</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)             </span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 8916</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                    SYSCFG_EXTICR1_EXTI1_Msk                        </span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga283584ecd69e2dfd310b2b09d1028457"> 8917</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos                (8U)</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1383ce11441c048c62e317e78eff0545"> 8918</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)             </span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 8919</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                    SYSCFG_EXTICR1_EXTI2_Msk                        </span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08a505d92a83c5fc8d5d0c8202119f61"> 8920</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos                (12U)</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 8921</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)             </span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 8922</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                    SYSCFG_EXTICR1_EXTI3_Msk                        </span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 8927</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 8928</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB                 (0x00000001U)   </span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 8929</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC                 (0x00000002U)   </span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 8934</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a11fce288d19546c76257483e0dcb6"> 8935</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB                 (0x00000010U)   </span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae45a8c814b13fa19f157364dc715c08a"> 8936</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC                 (0x00000020U)   </span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 8941</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 8942</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB                 (0x00000100U)   </span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 8943</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC                 (0x00000200U)   </span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45ed24773c389f4477944c2c43d106c0"> 8948</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga652183838bb096717551bf8a1917c257"> 8949</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB                 (0x00001000U)   </span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 8950</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC                 (0x00002000U)   </span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"> 8952</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  (External interrupt configuration register 2) ********************************/</span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2d0b453a61771de5591f5eb58ccb174"> 8953</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos                (0U)</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 8954</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)             </span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2a57b4872977812e60d521268190e1e"> 8955</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                    SYSCFG_EXTICR2_EXTI4_Msk                        </span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade15c38da4f70df1a360337abac37314"> 8956</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos                (4U)</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa47b595915b1cd571357a04f31c79656"> 8957</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)             </span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 8958</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                    SYSCFG_EXTICR2_EXTI5_Msk                        </span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab355e39e166c83c356999c3da7fd7893"> 8959</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos                (8U)</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 8960</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)             </span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 8961</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                    SYSCFG_EXTICR2_EXTI6_Msk                        </span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa503d2cda916e0b9d0f621317c3f1601"> 8962</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos                (12U)</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 8963</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)             </span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga638ea3bb014752813d064d37b3388950"> 8964</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                    SYSCFG_EXTICR2_EXTI7_Msk                        </span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51147f1747daf48dbcfad03285ae8889"> 8969</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 8970</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB                 (0x00000001U)   </span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga14ac312beeb19d3bb34a552546477613"> 8971</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC                 (0x00000002U)   </span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 8976</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 8977</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB                 (0x00000010U)   </span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 8978</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC                 (0x00000020U)   </span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 8983</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 8984</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB                 (0x00000100U)   </span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 8985</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC                 (0x00000200U)   </span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 8990</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab18d324986b18858f901febbcc2a57b7"> 8991</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB                 (0x00001000U)   </span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  (External interrupt configuration register 3) ********************************/</span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035"> 8994</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos                (0U)</span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab693b7e686ba5646959113dd6b408673"> 8995</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)             </span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 8996</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                    SYSCFG_EXTICR3_EXTI8_Msk                        </span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f6d994a483df2e705db0343cb88fb53"> 8997</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos                (4U)</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 8998</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk                (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)             </span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga002462e4c233adc6dd502de726994575"> 8999</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                    SYSCFG_EXTICR3_EXTI9_Msk                        </span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d6efb981e6435ae15643e438196ffba"> 9000</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos               (8U)</span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1803c2719fb53533547496e02c8b07d4"> 9001</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk               (0x7UL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)            </span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 9002</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                   SYSCFG_EXTICR3_EXTI10_Msk                       </span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29b9c2241040cf831bbb18391cda402c"> 9003</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos               (12U)</span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 9004</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk               (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)            </span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 9005</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                   SYSCFG_EXTICR3_EXTI11_Msk                       </span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 9010</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 9011</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB                 (0x00000001U)   </span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 9016</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA                 (0x00000000U)   </span></div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 9017</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB                 (0x00000010U)   </span></div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25acdbb9e916c440c41a060d861130ee"> 9022</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 9023</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB                (0x00000100U)   </span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 9028</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 9029</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB                (0x00001000U)   </span></div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"> 9031</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  (External interrupt configuration register 4) *********************************/</span></div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81bcb273eca8dad24924a1402c31411e"> 9032</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos               (0U)</span></div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 9033</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk               (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)            </span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 9034</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                   SYSCFG_EXTICR4_EXTI12_Msk                       </span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc"> 9035</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos               (4U)</span></div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafaf1614a726586aeefae87ca1d803656"> 9036</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk               (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)            </span></div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 9037</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                   SYSCFG_EXTICR4_EXTI13_Msk                       </span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga525a67279d0e7f222fd770de959a96d5"> 9038</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos               (8U)</span></div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 9039</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk               (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)            </span></div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde06df3ec6e357374820a5a615991aa"> 9040</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                   SYSCFG_EXTICR4_EXTI14_Msk                       </span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa2d829ebf74fc207970f57a960bd8b4a"> 9041</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos               (12U)</span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 9042</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk               (0x7UL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)            </span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 9043</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                   SYSCFG_EXTICR4_EXTI15_Msk                       </span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 9048</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad8b00a462533a83c75c588340a2fa710"> 9049</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB                (0x00000001U)   </span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 9054</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 9055</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB                (0x00000010U)   </span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 9056</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC                (0x00000020U)   </span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 9061</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 9062</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB                (0x00000100U)   </span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 9063</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC                (0x00000200U)   </span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 9068</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA                (0x00000000U)   </span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 9069</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB                (0x00001000U)   </span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49778592caef3a176ee82c9b83e25148"> 9070</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC                (0x00002000U)   </span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"> 9072</span><span class="comment">/*****************  Bit definition for SYSCFG_SCSR register  (SYSCFG SRAM control and status register) **********************************************************/</span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e7235a9c0e313c5944333419912e138"> 9073</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER_Pos                 (0U)</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa93fe4e059073d97382b75b4dff9fbfa"> 9074</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER_Msk                 (0x1UL &lt;&lt; SYSCFG_SCSR_SRAM2ER_Pos)               </span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2980c87d46dca95c2670581abee8e3c"> 9075</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAM2ER                     SYSCFG_SCSR_SRAM2ER_Msk                          </span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f9826ae61f097892e4d66ba9de60000"> 9076</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAMBSY_Pos                 (1U)</span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24dbf2e2de3bd78f62b7284857f18c42"> 9077</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAMBSY_Msk                 (0x1UL &lt;&lt; SYSCFG_SCSR_SRAMBSY_Pos)              </span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10c2cd41bfae3186f6611e02a03fd565"> 9078</a></span><span class="preprocessor">#define SYSCFG_SCSR_SRAMBSY                     SYSCFG_SCSR_SRAMBSY_Msk                         </span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8377468779db2965ad609787ec2e2fd8"> 9079</a></span><span class="preprocessor">#define SYSCFG_SCSR_PKASRAMBSY_Pos              (8U)</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcd57ab768421730e7fb4a529876a1e7"> 9080</a></span><span class="preprocessor">#define SYSCFG_SCSR_PKASRAMBSY_Msk              (0x1UL &lt;&lt; SYSCFG_SCSR_PKASRAMBSY_Pos)           </span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga378c3b64e5e7deba02f5804d759b4fea"> 9081</a></span><span class="preprocessor">#define SYSCFG_SCSR_PKASRAMBSY                  SYSCFG_SCSR_PKASRAMBSY_Msk                      </span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"> 9083</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  (SYSCFG configuration register 2) *****************************************************************/</span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360c802b41e1bc7fa89de9319e296d73"> 9084</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Pos                    (0U)</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1fc0165248de4dad33629111e39a048"> 9085</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Msk                    (0x1UL &lt;&lt; SYSCFG_CFGR2_CLL_Pos)                 </span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37867c85a6455883bf60424879a281f4"> 9086</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL                        SYSCFG_CFGR2_CLL_Msk                            </span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga588495646475add997a5175ea2f87234"> 9087</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Pos                    (1U)</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51c8e9869fb0f6f6fa266974085ac312"> 9088</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Msk                    (0x1UL &lt;&lt; SYSCFG_CFGR2_SPL_Pos)                 </span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbf387c6e12d90c012dd85636c5dc31b"> 9089</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL                        SYSCFG_CFGR2_SPL_Msk                            </span></div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d196bde1810d3915573a0a7c422ade7"> 9090</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Pos                   (2U)</span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0db1bfa9007424bbd53c468e0accd23d"> 9091</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL_Msk                   (0x1UL &lt;&lt; SYSCFG_CFGR2_PVDL_Pos)                </span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8ca8fa7bb3ae856eb5fc3102cc0ff21"> 9092</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL                       SYSCFG_CFGR2_PVDL_Msk                           </span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa719052c0d5d3f901424ce0809e085ed"> 9093</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Pos                   (3U)</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0"> 9094</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Msk                   (0x1UL &lt;&lt; SYSCFG_CFGR2_ECCL_Pos)                </span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9"> 9095</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL                       SYSCFG_CFGR2_ECCL_Msk                           </span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6d49969c9310a2cede78a3636ef4d8d"> 9096</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Pos                    (8U)</span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84b73007bdcf65cdd09998fca7d298bc"> 9097</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Msk                    (0x1UL &lt;&lt; SYSCFG_CFGR2_SPF_Pos)                 </span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga155014fba33b6dc281892ec1ff27e4da"> 9098</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF                        SYSCFG_CFGR2_SPF_Msk                            </span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"> 9100</span><span class="comment">/*****************  Bit definition for SYSCFG_SWPR register  (SYSCFG SRAM2 write protection register) ***********************************************************/</span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf961bd413520b207e886da0996a75c58"> 9101</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Pos                   (0U)</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf802b94d62a0daa17fe5f980fbd438db"> 9102</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE0_Pos)                </span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02e369a9d753a147d6edbc6561847bab"> 9103</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE0                       SYSCFG_SWPR_PAGE0_Msk                           </span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9691fb4c5cb629d6d39f62f958e368a"> 9104</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Pos                   (1U)</span></div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ba1c5a48173a67e9f1dcb153edb05dd"> 9105</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE1_Pos)                </span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga65f465abe61aeb9d54f96f61a26dbcba"> 9106</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE1                       SYSCFG_SWPR_PAGE1_Msk                           </span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93905c78be84b80f4d3a87aa9c32697b"> 9107</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Pos                   (2U)</span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8eeb2331d466e56ee5db2aa409a91312"> 9108</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE2_Pos)                </span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1ab048295a0b4ee0900e91a41dc68fa"> 9109</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE2                       SYSCFG_SWPR_PAGE2_Msk                           </span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05a9ab27638468d845008862f39d67b1"> 9110</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Pos                   (3U)</span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf31208298db0b202aee95c46df7d0db"> 9111</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE3_Pos)                </span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga978517b95be487a0b51c54cb04a5e1e4"> 9112</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE3                       SYSCFG_SWPR_PAGE3_Msk                           </span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b6dd5ede211a9405113effc420b53de"> 9113</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Pos                   (4U)</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ab43b0ce28bfc0eeb65002f726c1f04"> 9114</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE4_Pos)                </span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2436f2c3268b8cc74c1f92c8130fb6a7"> 9115</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE4                       SYSCFG_SWPR_PAGE4_Msk                           </span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59f5163db5db933322d80c28a432867f"> 9116</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Pos                   (5U)</span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf7ab83da2b8c807c41959ef54620db"> 9117</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE5_Pos)                </span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd9ab12f7ddde4d8932a2581ffac341f"> 9118</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE5                       SYSCFG_SWPR_PAGE5_Msk                           </span></div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f791ad0ca55c5f085ec397185849876"> 9119</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Pos                   (6U)</span></div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga071c82ee34adb960c2ef6ffd00b13e4f"> 9120</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE6_Pos)                </span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63c45b97c76927de3be62599c6057d5c"> 9121</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE6                       SYSCFG_SWPR_PAGE6_Msk                           </span></div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fc3f122fddd7b99efe453eb1a80f167"> 9122</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Pos                   (7U)</span></div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaa18355d5dbdf8b060abd9fdbba7c00"> 9123</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE7_Pos)                </span></div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga910f8ca93c564c395a4292ef88b0cfc3"> 9124</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE7                       SYSCFG_SWPR_PAGE7_Msk                           </span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9142d1b12a83339f40ba0b9c1d96db4c"> 9125</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Pos                   (8U)</span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75a4f5604474ba3496ae88d94e748b3c"> 9126</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE8_Pos)                </span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81415c135dbdf0e231976ea32e46c9ab"> 9127</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE8                       SYSCFG_SWPR_PAGE8_Msk                           </span></div>
<div class="line"><a id="l09128" name="l09128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20b5948721e9dd03b1813898bc54b99e"> 9128</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Pos                   (9U)</span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75c6309282309bb6073fef76637a3dc7"> 9129</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9_Msk                   (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE9_Pos)                </span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e3b118edf79214c51c85b761ee65b8e"> 9130</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE9                       SYSCFG_SWPR_PAGE9_Msk                           </span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49064e62540de2ec6d096cdb5460dad7"> 9131</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10_Pos                  (10U)</span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f90155839e3d3aa76b76afa731cd089"> 9132</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE10_Pos)               </span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga048c2339b904f6441a46d8c6453455d5"> 9133</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE10                      SYSCFG_SWPR_PAGE10_Msk                          </span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a7e30b74ea6a3613614c075f48ca7e0"> 9134</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11_Pos                  (11U)</span></div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5732b25b90d05f6d95cb877f49aee62"> 9135</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE11_Pos)               </span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5270bddc08a881712b88e5f437567f31"> 9136</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE11                      SYSCFG_SWPR_PAGE11_Msk                          </span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75f1ac905f280ceecb9bd9f6212bde7e"> 9137</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12_Pos                  (12U)</span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7087e05033a9836e33422761ac482046"> 9138</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE12_Pos)               </span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f08edc0a4ad0a2282f50596afe77ac8"> 9139</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE12                      SYSCFG_SWPR_PAGE12_Msk                          </span></div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6f741054bb199cf9007a345e9894fb0"> 9140</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13_Pos                  (13U)</span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a433f3826b730688dfa1973225c60d8"> 9141</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE13_Pos)               </span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fa7360a8bec9a1cdcd1625aac70cf6e"> 9142</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE13                      SYSCFG_SWPR_PAGE13_Msk                          </span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1029eb26434c9d3a707087fd06b42c5"> 9143</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14_Pos                  (14U)</span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20213b03f596a6dc496a49368ca9f3cb"> 9144</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE14_Pos)               </span></div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e6eadeeb74de0fd0f0f0a56257e8a4b"> 9145</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE14                      SYSCFG_SWPR_PAGE14_Msk                          </span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ad980f04cb0eae96c7e8e1bde0c6337"> 9146</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15_Pos                  (15U)</span></div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b16ebcd98ecb80d17ccfe3b3626f5f2"> 9147</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE15_Pos)               </span></div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6acf9084f1f326f9febba1cc1109d883"> 9148</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE15                      SYSCFG_SWPR_PAGE15_Msk                          </span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52f495a001ef5e9d8797ab8101312b0e"> 9149</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE16_Pos                  (16U)</span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85f6f90d61ab931d2d4b67bedff3d9a7"> 9150</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE16_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE16_Pos)               </span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7d8bc8852e7da4ae6d0088ae7e55b91"> 9151</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE16                      SYSCFG_SWPR_PAGE16_Msk                          </span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35252a10c83c8d49d2b1b5581a26765f"> 9152</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE17_Pos                  (17U)</span></div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87fef78893f9931688ad1c7aba187b90"> 9153</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE17_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE17_Pos)               </span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a806574288dcddf5e7b84786cd47231"> 9154</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE17                      SYSCFG_SWPR_PAGE17_Msk                          </span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3f906a083fe01e6b4d39384508cac63"> 9155</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE18_Pos                  (18U)</span></div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f3884e60c845be484189f84f88ec7d8"> 9156</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE18_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE18_Pos)               </span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1713eb14791147c42baef2f6903dd807"> 9157</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE18                      SYSCFG_SWPR_PAGE18_Msk                          </span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57d10774a1a807f43d67d9b2bed1171b"> 9158</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE19_Pos                  (19U)</span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b14d261440f76ea7cb16e74a56d1dff"> 9159</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE19_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE19_Pos)               </span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa565ec0de8151438994e9eebd13e0548"> 9160</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE19                      SYSCFG_SWPR_PAGE19_Msk                          </span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4770f35b74eeb1505d4a3dba71516500"> 9161</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE20_Pos                  (20U)</span></div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabde06181bd9db94f2815eb5e9d5f5eb2"> 9162</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE20_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE20_Pos)               </span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5b16c3f1a0fad4042413bfc2c35b1be"> 9163</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE20                      SYSCFG_SWPR_PAGE20_Msk                          </span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ae97189233515cbb67f6ed644889718"> 9164</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE21_Pos                  (21U)</span></div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad240ddcb9cbe9d4b627313b9d7a77ca4"> 9165</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE21_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE21_Pos)               </span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaa3df1e7cb6574ff5c73b9f66a160f6"> 9166</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE21                      SYSCFG_SWPR_PAGE21_Msk                          </span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga658f1eeadc57acc03731c013f7e37a0e"> 9167</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE22_Pos                  (22U)</span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9e9671bead83a650aeb4424eba8cb23"> 9168</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE22_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE22_Pos)               </span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e0124bb6ca1ab92a0903aa269e220a3"> 9169</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE22                      SYSCFG_SWPR_PAGE22_Msk                          </span></div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf15596f3cc14dad803e41244b79ef5eb"> 9170</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE23_Pos                  (23U)</span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ad6161018b18e09bf827694973fd716"> 9171</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE23_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE23_Pos)               </span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa51b4ac2de2452a3c1c4c8c11cf64d62"> 9172</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE23                      SYSCFG_SWPR_PAGE23_Msk                          </span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16e92a59e848d6000465ad0f67c5d30d"> 9173</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE24_Pos                  (24U)</span></div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab509c0f7f07eb58e1f8df00ee9e90885"> 9174</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE24_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE24_Pos)               </span></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac50051410eec710dfc7e121f872adb4"> 9175</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE24                      SYSCFG_SWPR_PAGE24_Msk                          </span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32a367b3f8e28ad5b373082e96036355"> 9176</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE25_Pos                  (25U)</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadea7b1f3ad191d05b4ed74609432f6b4"> 9177</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE25_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE25_Pos)               </span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d6d7bbb2f1ef9a0531e544b7c37cb3"> 9178</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE25                      SYSCFG_SWPR_PAGE25_Msk                          </span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac275ff192458da0418dc55cafc08f84"> 9179</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE26_Pos                  (26U)</span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48e39832a94d82fe7db0a299c090bceb"> 9180</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE26_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE26_Pos)               </span></div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd0e7733bcc420917f170f665d29435b"> 9181</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE26                      SYSCFG_SWPR_PAGE26_Msk                          </span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada54e5c0b09de0c20adc9af8ef88c82a"> 9182</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE27_Pos                  (27U)</span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f6b93d8eb471f385597386871151405"> 9183</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE27_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE27_Pos)               </span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ebce7402eb39f201226227aaf0cea78"> 9184</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE27                      SYSCFG_SWPR_PAGE27_Msk                          </span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ac7594c8636ba42e024f4e41fd42f9"> 9185</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE28_Pos                  (28U)</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7474bcca745c717b9c2abfb9c0256037"> 9186</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE28_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE28_Pos)               </span></div>
<div class="line"><a id="l09187" name="l09187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6352f816d398979661db82f1cbd1de34"> 9187</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE28                      SYSCFG_SWPR_PAGE28_Msk                          </span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf51364e3ce0a5b2198b8a89d3f7192e8"> 9188</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE29_Pos                  (29U)</span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41f37306bd1a03770d61853b8bfcd21a"> 9189</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE29_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE29_Pos)               </span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fa534ab64f683a27becadf2af2f80f0"> 9190</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE29                      SYSCFG_SWPR_PAGE29_Msk                          </span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87ce001581f0b03233a9df6115b5e54b"> 9191</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE30_Pos                  (30U)</span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cea20bcdd2685bd293ac39fca852b49"> 9192</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE30_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE30_Pos)               </span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac88442a67eee93208d4485bdf1370f00"> 9193</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE30                      SYSCFG_SWPR_PAGE30_Msk                          </span></div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7975f9ee7fef59411023c4c6bae22ab"> 9194</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE31_Pos                  (31U)</span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9ae18bdae6978a65bf218c4966ee602"> 9195</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE31_Msk                  (0x1UL &lt;&lt; SYSCFG_SWPR_PAGE31_Pos)               </span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dcf0fe89f64583950463de6c50d97b9"> 9196</a></span><span class="preprocessor">#define SYSCFG_SWPR_PAGE31                      SYSCFG_SWPR_PAGE31_Msk                          </span></div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"> 9198</span><span class="comment">/*****************  Bit definition for SYSCFG_SKR register  (SYSCFG SRAM2 key register) *************************************************************************/</span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae037dfc5f97f7b07c07881ff2133cbe"> 9199</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY_Pos                      (0U)</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e7c1b594125b1e9b0b112bfcaf3bcc4"> 9200</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY_Msk                      (0xFFUL &lt;&lt; SYSCFG_SKR_KEY_Pos)                  </span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67abbc594d34875b851dfaf9cb97e4ff"> 9201</a></span><span class="preprocessor">#define SYSCFG_SKR_KEY                          SYSCFG_SKR_KEY_Msk                              </span></div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"> 9203</span><span class="comment">/*****************  Bit definition for SYSCFG_IMR1 register (Interrupt masks control and status register on CPU1 - part 1) *******************************************/</span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac23e278b51e9cf6dc28841856c35bd65"> 9204</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSTAMPTAMPLSECSSIM_Pos    (0U)</span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d06ab6f41cf2920ee05eca36b767950"> 9205</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSTAMPTAMPLSECSSIM_Msk    (0x1UL &lt;&lt; SYSCFG_IMR1_RTCSTAMPTAMPLSECSSIM_Pos) </span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf20894a989f7bd310db9c6b69222ffcc"> 9206</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSTAMPTAMPLSECSSIM        SYSCFG_IMR1_RTCSTAMPTAMPLSECSSIM_Msk            </span></div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga256a3bcc975b8697d77f660d507580c1"> 9207</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSSRUIM_Pos               (2U)</span></div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac425cee46ffa8150fe84c71388811bc6"> 9208</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSSRUIM_Msk               (0x1UL &lt;&lt; SYSCFG_IMR1_RTCSSRUIM_Pos)            </span></div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga975845e54285820a9d639b78c3ca64d6"> 9209</a></span><span class="preprocessor">#define SYSCFG_IMR1_RTCSSRUIM                   SYSCFG_IMR1_RTCSSRUIM_Msk                       </span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8af28349abdc5edd74c7d7744a5ac7b"> 9210</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI5IM_Pos                 (21U)</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25e72fb942c7161cd0f52fef5935ecc4"> 9211</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI5IM_Msk                 (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI5IM_Pos)            </span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3b2f6aa5105c97f2cc75846df8f780b"> 9212</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI5IM                     SYSCFG_IMR1_EXTI5IM_Msk                       </span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19f4e52b8c162afd1c1c3fc5cff3a45f"> 9213</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI6IM_Pos                 (22U)</span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e69ea3cea4984e13e89d119dcfcbb3c"> 9214</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI6IM_Msk                 (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI6IM_Pos)            </span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab130a8aa3b0629f6715fbfb6971ee709"> 9215</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI6IM                     SYSCFG_IMR1_EXTI6IM_Msk                       </span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52c0aa12024e2f20dd8f0efde9fda534"> 9216</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI7IM_Pos                 (23U)</span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffc11ef9071db251e9e9990d1e651b53"> 9217</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI7IM_Msk                 (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI7IM_Pos)            </span></div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac9d24e18f13a74ddc83d13a7a6a05c6b"> 9218</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI7IM                     SYSCFG_IMR1_EXTI7IM_Msk                       </span></div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52049593e0624dbe57ecbe852064513b"> 9219</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI8IM_Pos                 (24U)</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71e52c8d95598e5809b81508ef626243"> 9220</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI8IM_Msk                 (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI8IM_Pos)            </span></div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga983d8edfd08381be18b2cefd74f37041"> 9221</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI8IM                     SYSCFG_IMR1_EXTI8IM_Msk                       </span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfd4d772ab2c589da8bf91faddd17a1d"> 9222</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI9IM_Pos                 (25U)</span></div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1161ed50e420722b7ce2d0f4947c09c4"> 9223</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI9IM_Msk                 (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI9IM_Pos)            </span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cb5b7403fbdc297992e211d603bf9c7"> 9224</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI9IM                     SYSCFG_IMR1_EXTI9IM_Msk                       </span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f9e3fda0a6a909e02781dba6688ee6f"> 9225</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI10IM_Pos                (26U)</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9f48da9741c874e18d82c284c8108a5"> 9226</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI10IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI10IM_Pos)           </span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1056880310bc8a1dcf63c596e457307d"> 9227</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI10IM                    SYSCFG_IMR1_EXTI10IM_Msk                      </span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d14d883e50002baa69b4dd0d908e0d7"> 9228</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI11IM_Pos                (27U)</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacce86b86f9d3bd6f05a14c46921dc6a0"> 9229</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI11IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI11IM_Pos)           </span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4d05d909e271d0c83df93e21711850f"> 9230</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI11IM                    SYSCFG_IMR1_EXTI11IM_Msk                      </span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga021dacec55f69da203065f23a5230d9b"> 9231</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI12IM_Pos                (28U)</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa1a9db92e9edeed899c88181e014eb3"> 9232</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI12IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI12IM_Pos)           </span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f80409092bb08af5774fe5e938cea67"> 9233</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI12IM                    SYSCFG_IMR1_EXTI12IM_Msk                      </span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b2ec3912ef20969f805421a04f6d7db"> 9234</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI13IM_Pos                (29U)</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga305627625550e55d370ee2aaff6032ef"> 9235</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI13IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI13IM_Pos)           </span></div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54064a443493bd1e1a2d232b9bab4c2c"> 9236</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI13IM                    SYSCFG_IMR1_EXTI13IM_Msk                      </span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf599e7dbe0240d5abe5dea2a925f3914"> 9237</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI14IM_Pos                (30U)</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8badc5f5b1b3f68f7a4c2fdd06693e50"> 9238</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI14IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI14IM_Pos)           </span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0043db792cce97526166983205c0f7b"> 9239</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI14IM                    SYSCFG_IMR1_EXTI14IM_Msk                      </span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e12e3f524a559b957c4383cb10af4a1"> 9240</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI15IM_Pos                (31U)</span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88f607b563a2ccdcf0e7c870cd62976f"> 9241</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI15IM_Msk                (0x1UL &lt;&lt; SYSCFG_IMR1_EXTI15IM_Pos)           </span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga932aef63dbabc32ba33226cc3d571588"> 9242</a></span><span class="preprocessor">#define SYSCFG_IMR1_EXTI15IM                    SYSCFG_IMR1_EXTI15IM_Msk                      </span></div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"> 9244</span><span class="comment">/*****************  Bit definition for SYSCFG_IMR2 register (Interrupt masks control and status register on CPU1 - part 2) *******************************************/</span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga173be378f6cd9db4cfaad94eaeadc935"> 9245</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVM3IM_Pos                  (18U)</span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ed4f2c40225dd14b618663bfd456414"> 9246</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVM3IM_Msk                  (0x1UL &lt;&lt; SYSCFG_IMR2_PVM3IM_Pos)             </span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaceb8b0410e4816cea10d725d293a457f"> 9247</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVM3IM                      SYSCFG_IMR2_PVM3IM_Msk                        </span></div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f5b81a38b92327288c8b2e365bdbd7e"> 9248</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVDIM_Pos                   (20U)</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga010366910f5aa076de242aaaedf7234e"> 9249</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVDIM_Msk                   (0x1UL &lt;&lt; SYSCFG_IMR2_PVDIM_Pos)              </span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6682672047f046277365dbbe2ec63e4b"> 9250</a></span><span class="preprocessor">#define SYSCFG_IMR2_PVDIM                       SYSCFG_IMR2_PVDIM_Msk                         </span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"> 9252</span><span class="comment">/*****************  Bit definition for SYSCFG_C2IMR1 register (Interrupt masks control and status register on CPU2 - part 1) *******************************************/</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab65fc400bf4886a50b96d9d32a5df1c0"> 9253</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM_Pos  (0U)</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8063bd0e28712083164677ba5b2a503f"> 9254</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM_Msk  (0x1U &lt;&lt; SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM_Pos)</span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1cf6e9fa96f780b449f724746f526ab3"> 9255</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM      SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM_Msk          </span><span class="comment">/* !&lt; Enabling of interrupt from RTC TimeStamp, RTC Tampers                                                                                                      and LSE Clock Security System to CPU2                            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5d6ca14805e5153f73767082876e82"> 9256</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCALARMIM_Pos            (1U)</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a55f4af50255f93b3085e0c513a0013"> 9257</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCALARMIM_Msk            (0x1UL &lt;&lt; SYSCFG_C2IMR1_RTCALARMIM_Pos)         </span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad90085d93df1fd3c60e08ee4b4301d75"> 9258</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCALARMIM                SYSCFG_C2IMR1_RTCALARMIM_Msk                    </span></div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeee06262a689f8409015b02c8d64b009"> 9259</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSSRUIM_Pos             (2U)</span></div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga407d90a54f51edb2007650c0277ec2ed"> 9260</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSSRUIM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR1_RTCSSRUIM_Pos)          </span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa40c4d2d6d79951cff402d82f2ca5fca"> 9261</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCSSRUIM                 SYSCFG_C2IMR1_RTCSSRUIM_Msk                     </span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga436d2df2baa55596fb76100b5016e295"> 9262</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCWKUPIM_Pos             (3U)</span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91e02c06d1a7b7db90facb60bd031ae2"> 9263</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCWKUPIM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR1_RTCWKUPIM_Pos)          </span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7b158806a5e9ca64a161196ac2a515f"> 9264</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RTCWKUPIM                 SYSCFG_C2IMR1_RTCWKUPIM_Msk                     </span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48caf1673cfb25d324df83ba7f50eb09"> 9265</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RCCIM_Pos                 (5U)</span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga262414a83f93964d42d1409190b6e5a8"> 9266</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RCCIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR1_RCCIM_Pos)              </span></div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8307aee6b18eeb89440ec5aa05941559"> 9267</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_RCCIM                     SYSCFG_C2IMR1_RCCIM_Msk                         </span></div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga932685840de5483ca46e47c050bfbc76"> 9268</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_FLASHIM_Pos               (6U)</span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga080fe70662e8257140030620cdd19c67"> 9269</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_FLASHIM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_FLASHIM_Pos)            </span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fc9f59ee893611b5b9281c0c1bc0d68"> 9270</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_FLASHIM                   SYSCFG_C2IMR1_FLASHIM_Msk                       </span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47d9384a244ab2458497b51001466d45"> 9271</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_PKAIM_Pos                 (8U)</span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga277cd56e16c3b9b1f6f7635f94627e3d"> 9272</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_PKAIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR1_PKAIM_Pos)              </span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga56871f5ed3837d54762be7532f942dcd"> 9273</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_PKAIM                     SYSCFG_C2IMR1_PKAIM_Msk                         </span></div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca164e2db39b9a74c4fd22c89b0204e7"> 9274</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_AESIM_Pos                 (10U)</span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3c5378ff9f6161e9e1dde3a82bd0d11"> 9275</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_AESIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR1_AESIM_Pos)              </span></div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d1b5d607645bd78f636b26319b8eb3f"> 9276</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_AESIM                     SYSCFG_C2IMR1_AESIM_Msk                         </span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab00056f6ec62aaa09af45ab26d63f3c3"> 9277</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_COMPIM_Pos                (11U)</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a8365a4fd57255f99e0e2d83bb9339f"> 9278</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_COMPIM_Msk                (0x1UL &lt;&lt; SYSCFG_C2IMR1_COMPIM_Pos)             </span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cac9cf1012d870e65c11505e864ff38"> 9279</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_COMPIM                    SYSCFG_C2IMR1_COMPIM_Msk                        </span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b7bc885b8318b87af505901350016ea"> 9280</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_ADCIM_Pos                 (12U)</span></div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ac2fe9f0509a1bc788cb89157416b3a"> 9281</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_ADCIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR1_ADCIM_Pos)              </span></div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13f007a328cb6b89a72a041da2f30e09"> 9282</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_ADCIM                     SYSCFG_C2IMR1_ADCIM_Msk                         </span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f0dbde1daf22c2ab03de72ff6db3dca"> 9283</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_DACIM_Pos                 (13U)</span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf220a9a2dff42dd4ce46f632b2acd981"> 9284</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_DACIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR1_DACIM_Pos)               </span></div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga357d854f96028d998ab9ac52ac9cc26e"> 9285</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_DACIM                     SYSCFG_C2IMR1_DACIM_Msk                          </span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12d24b3fa94b78e1d8668e1323fabb9a"> 9286</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI0IM_Pos               (16U)</span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga304c7816f76b500cd875985d027193c2"> 9287</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI0IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI0IM_Pos)            </span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59e3b170beed5563729c6698c1f46c3c"> 9288</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI0IM                   SYSCFG_C2IMR1_EXTI0IM_Msk                       </span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga818418ac9cae384ecbe3d9b0f18d6757"> 9289</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI1IM_Pos               (17U)</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee39c17e1e2cedbc43440aa94637cf6a"> 9290</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI1IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI1IM_Pos)            </span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79e3c56a1aca2b476d5c35e194e37a07"> 9291</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI1IM                   SYSCFG_C2IMR1_EXTI1IM_Msk                       </span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca7dbcc5d5109a8fc7e85fdce10dc51e"> 9292</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI2IM_Pos               (18U)</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79e9fe4d74350a5828547e56286c615d"> 9293</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI2IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI2IM_Pos)            </span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9686787eeb9315148cc108c35397d08e"> 9294</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI2IM                   SYSCFG_C2IMR1_EXTI2IM_Msk                       </span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac13f670afebb24c8eb423b1836e9109a"> 9295</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI3IM_Pos               (19U)</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad551cc53113f9fc29c0de27bf79389ae"> 9296</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI3IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI3IM_Pos)            </span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a8e3304b41c6aa15dab008d92d9a049"> 9297</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI3IM                   SYSCFG_C2IMR1_EXTI3IM_Msk                       </span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3d44a5b757f88062e9fca392710f8de"> 9298</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI4IM_Pos               (20U)</span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fadd78fb65f6d97ff5efc22ec1814bb"> 9299</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI4IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI4IM_Pos)            </span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad54dd4ff6cd4b4da0cf851ec51029f4b"> 9300</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI4IM                   SYSCFG_C2IMR1_EXTI4IM_Msk                       </span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b58607690bf51404b0d29e7b9b3d497"> 9301</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI5IM_Pos               (21U)</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9e02ce613e19262f5e0a41a0a82bdc7"> 9302</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI5IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI5IM_Pos)            </span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95eedc06792f4e703b18bd41f4f8a41d"> 9303</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI5IM                   SYSCFG_C2IMR1_EXTI5IM_Msk                       </span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga505760ee8498558fbc7a7551c6aaa291"> 9304</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI6IM_Pos               (22U)</span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e6ed2d63bffd12b14584784d16f2b75"> 9305</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI6IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI6IM_Pos)            </span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga822dc07968bc6dfaa91d70d8f5593fe7"> 9306</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI6IM                   SYSCFG_C2IMR1_EXTI6IM_Msk                       </span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfc67ada6f1a7b383b87c86a74e426bf"> 9307</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI7IM_Pos               (23U)</span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60278b9d0c5c88c2150a11163ca45f09"> 9308</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI7IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI7IM_Pos)            </span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e12356920913aa69de07ead93cda61e"> 9309</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI7IM                   SYSCFG_C2IMR1_EXTI7IM_Msk                       </span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf088395c27910f7384d923a72d0a67fa"> 9310</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI8IM_Pos               (24U)</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1d510d2e3590b7f4c90a6eb8cb99955"> 9311</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI8IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI8IM_Pos)            </span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95cb69fef9cd555f696ddfcc65d0b6d5"> 9312</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI8IM                   SYSCFG_C2IMR1_EXTI8IM_Msk                       </span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4623916c7561974ae864f04e3f2a6805"> 9313</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI9IM_Pos               (25U)</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa612975bebdb73d7030a22b14da1de2"> 9314</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI9IM_Msk               (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI9IM_Pos)            </span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6583f42349abca8e728b18f829ec60d9"> 9315</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI9IM                   SYSCFG_C2IMR1_EXTI9IM_Msk                       </span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac14f759f71550d660644a2d0017c1415"> 9316</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI10IM_Pos              (26U)</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4f419378357bcd460ae10d3ce34dfe7"> 9317</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI10IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI10IM_Pos)           </span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b4f47daf1162671392b155acc1d7a8d"> 9318</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI10IM                  SYSCFG_C2IMR1_EXTI10IM_Msk                      </span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga536617143a58dd4712d07c545af7ee09"> 9319</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI11IM_Pos              (27U)</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga665f6dea59ce3365368bdedaf897dfd4"> 9320</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI11IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI11IM_Pos)           </span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac758c9b6c6a31c2bf26ca9bd44022a2a"> 9321</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI11IM                  SYSCFG_C2IMR1_EXTI11IM_Msk                      </span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68244391b5e00958482569693d7ae907"> 9322</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI12IM_Pos              (28U)</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7077ae135cbc5219be727edee3ff993b"> 9323</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI12IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI12IM_Pos)           </span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f754f6d9d514fee1b98b570dc5fb0e"> 9324</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI12IM                  SYSCFG_C2IMR1_EXTI12IM_Msk                      </span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cdc9585a63e857037eaaf258a514275"> 9325</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI13IM_Pos              (29U)</span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1c0fa5501cd9e85d9182c7cdbf0637e"> 9326</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI13IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI13IM_Pos)           </span></div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3e08ff8fbc01ea68e90a7f88ffdca81"> 9327</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI13IM                  SYSCFG_C2IMR1_EXTI13IM_Msk                      </span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaccfb8e4f042f0fa863b9c79496f7355"> 9328</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI14IM_Pos              (30U)</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4cb9366072968436e93d785bab61d70"> 9329</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI14IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI14IM_Pos)           </span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga654ffde6de76814d46832d4ccb499869"> 9330</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI14IM                  SYSCFG_C2IMR1_EXTI14IM_Msk                      </span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97fbb4c41759eb9bcb8a81c8fae3e9d4"> 9331</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI15IM_Pos              (31U)</span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a9b39e48aa5a65fbe4f7bfbe33fe9e0"> 9332</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI15IM_Msk              (0x1UL &lt;&lt; SYSCFG_C2IMR1_EXTI15IM_Pos)           </span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c75a3504a342e4e7943a76612f02722"> 9333</a></span><span class="preprocessor">#define SYSCFG_C2IMR1_EXTI15IM                  SYSCFG_C2IMR1_EXTI15IM_Msk                      </span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"> 9335</span><span class="comment">/*****************  Bit definition for SYSCFG_C2IMR2 register (Interrupt masks control and status register on CPU2 - part 2) *******************************************/</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc4a80701810008fcf3008d6b17500a2"> 9336</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH1IM_Pos             (0U)</span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ce505c9e8ea0ad6533894e7fe4847f1"> 9337</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH1IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH1IM_Pos)          </span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6303b18f9edee9c396b500f9a6cd4448"> 9338</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH1IM                 SYSCFG_C2IMR2_DMA1CH1IM_Msk                     </span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga205f6d78908fc3477a75271dd0ffe15b"> 9339</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH2IM_Pos             (1U)</span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41cbe465eedcafb477f3b307aefc952c"> 9340</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH2IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH2IM_Pos)          </span></div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c33a3a887fd44fbb2ffb1b360bb3724"> 9341</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH2IM                 SYSCFG_C2IMR2_DMA1CH2IM_Msk                     </span></div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92bdc34038220e3e0eb707b1db35113d"> 9342</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH3IM_Pos             (2U)</span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9756e2596beb906a65e59fa4c2dc9391"> 9343</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH3IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH3IM_Pos)          </span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga33f31c764febc1d9a599bc8677f7e38e"> 9344</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH3IM                 SYSCFG_C2IMR2_DMA1CH3IM_Msk                     </span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e6f5ff42608edafd69290ff61d86bc5"> 9345</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH4IM_Pos             (3U)</span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a2f90a5fd9bf0979f3122613b1ce5ab"> 9346</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH4IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH4IM_Pos)          </span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7eff9e8c5436d9901533b2671933e5ca"> 9347</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH4IM                 SYSCFG_C2IMR2_DMA1CH4IM_Msk                     </span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff787ddfc2f9982c379935a58ac63629"> 9348</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH5IM_Pos             (4U)</span></div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01976e4d6a92a55b149c651eba4ef503"> 9349</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH5IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH5IM_Pos)          </span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga253c18b060220e5c8b8a870d2e954336"> 9350</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH5IM                 SYSCFG_C2IMR2_DMA1CH5IM_Msk                     </span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac41b0c3d1972acffb12f85f76334500f"> 9351</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH6IM_Pos             (5U)</span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga10afe3959a20ba32749c7a944a228e77"> 9352</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH6IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH6IM_Pos)          </span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee9d278041bd3bf8d646a32f1ffdb592"> 9353</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH6IM                 SYSCFG_C2IMR2_DMA1CH6IM_Msk                     </span></div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f6c58132ad0fce2caf6846e4e8da4a3"> 9354</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH7IM_Pos             (6U)</span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae74c64e92caa05652b082758f34e3e0d"> 9355</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH7IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA1CH7IM_Pos)          </span></div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9573717292236cae4e980b01586a1d83"> 9356</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA1CH7IM                 SYSCFG_C2IMR2_DMA1CH7IM_Msk                     </span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga064bd3adc844f50806aed430f586bd46"> 9357</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH1IM_Pos             (8U)</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fd8024ade821e372d4743a95307b53e"> 9358</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH1IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH1IM_Pos)          </span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38410ebabc26fda47f348e22bf5acd0b"> 9359</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH1IM                 SYSCFG_C2IMR2_DMA2CH1IM_Msk                     </span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bb4ea9bdbac4f735f2e6fd9db23d289"> 9360</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH2IM_Pos             (9U)</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga35566c9b2ad1b8e7f498b87858c84346"> 9361</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH2IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH2IM_Pos)          </span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f5abe0f1c72d3f1ad9bd58f2517dae8"> 9362</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH2IM                 SYSCFG_C2IMR2_DMA2CH2IM_Msk                     </span></div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga873a3b75825b4568aa40685acae448d3"> 9363</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH3IM_Pos             (10U)</span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a666d0215066dedea94495c8b040dff"> 9364</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH3IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH3IM_Pos)          </span></div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ddb247fe67d8adfbdc575dd224e0b5"> 9365</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH3IM                 SYSCFG_C2IMR2_DMA2CH3IM_Msk                     </span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f556ef3552f843c05ca9773e3fe3b09"> 9366</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH4IM_Pos             (11U)</span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4e66d5acc90201248e1e5c12e58bca2"> 9367</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH4IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH4IM_Pos)          </span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae28fcee506ce2b831165e4e688cd2756"> 9368</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH4IM                 SYSCFG_C2IMR2_DMA2CH4IM_Msk                     </span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace796fb36fc75713fa44333534a34dd0"> 9369</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH5IM_Pos             (12U)</span></div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11d04a4993c6ded8618a4857524eb769"> 9370</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH5IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH5IM_Pos)          </span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b484891c87465e573440cb549c7f819"> 9371</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH5IM                 SYSCFG_C2IMR2_DMA2CH5IM_Msk                     </span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac08ce1df473fa2b1759e511322f25df"> 9372</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH6IM_Pos             (13U)</span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d5d5e046845fd2681938c490f996a1e"> 9373</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH6IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH6IM_Pos)          </span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb20d1774044f5ffc5eddd7db8e53be4"> 9374</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH6IM                 SYSCFG_C2IMR2_DMA2CH6IM_Msk                     </span></div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0f8c003a80396e64233a4435c233a81"> 9375</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH7IM_Pos             (14U)</span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a26c12944cb325f739b6e3b3e39f70c"> 9376</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH7IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMA2CH7IM_Pos)          </span></div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad41ed1ce539e9d13321989c8ed774ca6"> 9377</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMA2CH7IM                 SYSCFG_C2IMR2_DMA2CH7IM_Msk                     </span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01425e4b6a2d431d5862a37566e36fe1"> 9378</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMAMUX1IM_Pos             (15U)</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf458cc8eeb5bcdb04435619e863e2741"> 9379</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMAMUX1IM_Msk             (0x1UL &lt;&lt; SYSCFG_C2IMR2_DMAMUX1IM_Pos)          </span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac2e792897e42761b26005df45c75072b"> 9380</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_DMAMUX1IM                 SYSCFG_C2IMR2_DMAMUX1IM_Msk                     </span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga899c324bbc89e5d862969c6fa8e022fd"> 9381</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVM3IM_Pos                (18U)</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3220e4d6665f32b3d2b468913fc1477c"> 9382</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVM3IM_Msk                (0x1UL &lt;&lt; SYSCFG_C2IMR2_PVM3IM_Pos)             </span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga632350a904aa58ce34eb8d4dd7726313"> 9383</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVM3IM                    SYSCFG_C2IMR2_PVM3IM_Msk                        </span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45cdff8be823357a95f6a443849e0832"> 9384</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVDIM_Pos                 (20U)</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0bc4d33271029393cb01c035b6e75402"> 9385</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVDIM_Msk                 (0x1UL &lt;&lt; SYSCFG_C2IMR2_PVDIM_Pos)              </span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05fbebd45489a039c436324856113c8c"> 9386</a></span><span class="preprocessor">#define SYSCFG_C2IMR2_PVDIM                     SYSCFG_C2IMR2_PVDIM_Msk                         </span></div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"> 9388</span><span class="comment">/**************************************  Bit definition for SYSCFG_RFDCR register (SYSCFG radio debug control register) ************************************************/</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac52365cdbd241e6d83e6d12a75411347"> 9389</a></span><span class="preprocessor">#define SYSCFG_RFDCR_RFTBSEL_Pos                (0U)</span></div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cd98782b70a516843341cd5a3403f54"> 9390</a></span><span class="preprocessor">#define SYSCFG_RFDCR_RFTBSEL_Msk                (0x1UL &lt;&lt; SYSCFG_RFDCR_RFTBSEL_Pos)             </span></div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70b8e196bc702c52f9affb3fc8aa2c54"> 9391</a></span><span class="preprocessor">#define SYSCFG_RFDCR_RFTBSEL                    SYSCFG_RFDCR_RFTBSEL_Msk                        </span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"> 9393</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"> 9394</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"> 9395</span><span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"> 9396</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"> 9397</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"> 9398</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7954738eae12426137b23733f12c7c14"> 9399</a></span><span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)</span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 9400</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                 </span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga953b0d38414808db79da116842ed3262"> 9401</a></span><span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5709c819485012d8a25da27532ca5682"> 9402</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)</span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd4f19017be50f03d539b01840544e74"> 9403</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)               </span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 9404</a></span><span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22c11e015740a9c541983171469cf858"> 9405</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 9406</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)               </span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 9407</a></span><span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a96e487d4a9ece218e3ebbb805a0491"> 9408</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)</span></div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 9409</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)             </span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 9410</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga658618a45a681d786f458a90e292d3e9"> 9411</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 9412</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)             </span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 9413</a></span><span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78d523fe80ade14583f592b7c210ba77"> 9414</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 9415</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)             </span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 9416</a></span><span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c0630dea37366c87269b46e58b7a32b"> 9417</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 9418</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)               </span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 9419</a></span><span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d50d5bde73807289d1e0995cf78fd5d"> 9420</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)</span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 9421</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)              </span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 9422</a></span><span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6e1d618bee79c5c11437517409ce1ab"> 9423</a></span><span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)</span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 9424</a></span><span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                </span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2ee714428013b4a48aba608f6922bd6"> 9425</a></span><span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05ac4fd3b4e54f94b3060b72df13b168"> 9426</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 9427</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)             </span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 9428</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae98f66350195b4d9e12028a92418d0bf"> 9429</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)</span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 9430</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)            </span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da363db8ccde4108cf707cf86170650"> 9431</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga104ff6658fd793e162a156b2517c2181"> 9432</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)</span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 9433</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)            </span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 9434</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f"> 9435</a></span><span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)</span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 9436</a></span><span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                </span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga973b09b232a3f758409353fd6ed765a2"> 9437</a></span><span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2"> 9438</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)</span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 9439</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)          </span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 9440</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7266529618030580952f062b4996649d"> 9441</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)</span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 9442</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)              </span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75a226d059143573fab07f866853ce75"> 9443</a></span><span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a"> 9444</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)</span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 9445</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)               </span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac28d4f433e501e727c91097dccc4616c"> 9446</a></span><span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab"> 9447</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)</span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 9448</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)             </span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 9449</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5a423076644a3c84a2850d3e1c8bb9"> 9450</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 9451</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)             </span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga656e66b079528ed6d5c282010e51a263"> 9452</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9ac4b2a3abdba26286c5a097d25055d"> 9453</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)</span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 9454</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)            </span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 9455</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a"> 9456</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)</span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 9457</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)              </span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga393649f17391feae45fa0db955b3fdf5"> 9458</a></span><span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"> 9460</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga345042d0c459945eeb995572d09d7eb8"> 9461</a></span><span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 9462</a></span><span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)             </span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 9463</a></span><span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga163b3a97f88712d6315c82a9bf90bb9a"> 9464</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888e78b43e53510c2fc404f752a64a61"> 9465</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)             </span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 9466</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6727029dc8d7d75240f89ad9b6f20efa"> 9467</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 9468</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)              </span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 9469</a></span><span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf"> 9470</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)</span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 9471</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)            </span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 9472</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2275a40bdbf9fb2d79479145dac82b40"> 9473</a></span><span class="preprocessor">#define I2C_CR2_START_Pos            (13U)</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 9474</a></span><span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)              </span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 9475</a></span><span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga281936f6a82953273129d4b49c3fa18b"> 9476</a></span><span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeae72d8a7ce76085731146d329fe42be"> 9477</a></span><span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)               </span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 9478</a></span><span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa111bdbf7119c6016d079f11e056e2b3"> 9479</a></span><span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)</span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 9480</a></span><span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)               </span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 9481</a></span><span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0"> 9482</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)</span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0444674df6d55acb07278798e4eafafc"> 9483</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)            </span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 9484</a></span><span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d609383e8211f61b5156c96fc893fde"> 9485</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)</span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 9486</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)             </span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 9487</a></span><span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40a52e70fef6b2511cf4abf851f3de35"> 9488</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)</span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79097be4d77200f9e41e345a03e88c57"> 9489</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)            </span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 9490</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae64def9753ec76fce7f32c36cff0fc8a"> 9491</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 9492</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)            </span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 9493</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"> 9495</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f23a5d38cdfb657316843f2eb593779"> 9496</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)</span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga433069f5a49655c045eb78c962907731"> 9497</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)             </span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 9498</a></span><span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a"> 9499</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 9500</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)           </span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 9501</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d8494e091aa7d42612bd6405080b591"> 9502</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32070b13a17e891ffc59632be181b1a2"> 9503</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)             </span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 9504</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"> 9506</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42e2cc2537de174ba963e10465839429"> 9507</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadad9a246092670c1ae96bbefc963f01d"> 9508</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)              </span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 9509</a></span><span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga174c52a1a52ea230c1df9deaaeb225a6"> 9510</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 9511</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)            </span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 9512</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 9513</a></span><span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000UL)                            </span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57d97d3acf2bd80942e357f3f475b014"> 9514</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)</span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 9515</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)         </span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 9516</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12b324eb77eca7f482335a4c487baea2"> 9517</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 9518</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)         </span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga748987767694ba4841a91d4c20384b4c"> 9519</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf376675c38ba759a190b4622f07f28ca"> 9520</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8889c8b265557307da276456ed6a4c0a"> 9521</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)         </span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad175519e75a05674e5b8c7f8ef939473"> 9522</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga710efe1da20e12551125232f7bec0692"> 9523</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8e239413de938965dc36e8ee3492692"> 9524</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)         </span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 9525</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e"> 9526</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a72fdac43da48d36343a253fbe11280"> 9527</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)         </span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 9528</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"> 9529</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 9530</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)         </span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 9531</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0"> 9532</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 9533</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)         </span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 9534</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4ad64522f818be53e2296d7935b3aa4"> 9535</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 9536</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)             </span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 9537</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"> 9539</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30e63a7bc531a8a74283dd0db04d82f8"> 9540</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga337cb482f7c07894d03db35697d43781"> 9541</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)          </span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 9542</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76876f2b0ee371ae51c7edaf49b7908e"> 9543</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 9544</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)          </span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 9545</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911"> 9546</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 9547</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)         </span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 9548</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga161f0eb0b81cabc49a410634c104269e"> 9549</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 9550</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)         </span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 9551</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1331841a70ef826b762e9d96df38703b"> 9552</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9498f600a8b201946de0d623a82889ad"> 9553</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)          </span></div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae5cfdc434959893555b392e7f07bfff7"> 9554</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"> 9556</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b8106d20526ae7331a81e6f55befd4b"> 9557</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)</span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabf1112407680a49bc19e6affce30075"> 9558</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)    </span></div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5a924e7fc2b71c82158224870f9d453"> 9559</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93"> 9560</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 9561</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)         </span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 9562</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7"> 9563</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)</span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 9564</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)      </span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 9565</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b7f58db7b232337697e4eb77a6c3506"> 9566</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 9567</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)    </span></div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 9568</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcfb74e08645d90f4cd0a9794443ab6d"> 9569</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 9570</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)        </span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 9571</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"> 9573</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0009385c4ff0c3e9959b870b9e7ace8"> 9574</a></span><span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga200f703a0cb3222638e0fb26e2231437"> 9575</a></span><span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                </span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1dfec198395c0f88454a86bacff60351"> 9576</a></span><span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69d68fcf5699e9efac110d08866c1c05"> 9577</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 9578</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)               </span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa848ab3d120a27401203329941c9dcb5"> 9579</a></span><span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea0670926d93f117848dd6d0ba0305b3"> 9580</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 9581</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)               </span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 9582</a></span><span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa70d48ac9eb5511d487beea822c90ff0"> 9583</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)</span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 9584</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)               </span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 9585</a></span><span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca2cb2a1182484457c4f36df7689fa2d"> 9586</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)</span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 9587</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)              </span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 9588</a></span><span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7fecaffd6b9412766724e78b6f5636f"> 9589</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)</span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 9590</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)              </span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga24dee623aba3059485449f8ce7d061b7"> 9591</a></span><span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5dbc14227b3e6166444fb20b688ca88d"> 9592</a></span><span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac33477482cff1fa98dad6c661defabfb"> 9593</a></span><span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                 </span></div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 9594</a></span><span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f"> 9595</a></span><span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 9596</a></span><span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                </span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 9597</a></span><span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0a6bc21622903130514a30c1d379491"> 9598</a></span><span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)</span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 9599</a></span><span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)               </span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 9600</a></span><span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5"> 9601</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)</span></div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 9602</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)               </span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 9603</a></span><span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadee97d76c661455b9abbe4e722d9659e"> 9604</a></span><span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)</span></div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 9605</a></span><span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                </span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5976110d93d2f36f50c4c6467510914"> 9606</a></span><span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcf07263f18f4aa830949c0c08ec8d79"> 9607</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)</span></div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga100908b460fd51993e0f32508956f8ab"> 9608</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)             </span></div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 9609</a></span><span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52d9983842806eee20110d73be4c9671"> 9610</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 9611</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)            </span></div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 9612</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a2a6c5a1a734ffd4721225862ce4216"> 9613</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)</span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 9614</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)              </span></div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 9615</a></span><span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6"> 9616</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)</span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 9617</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)               </span></div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 9618</a></span><span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga993072971fbd0407698aca55c6d22ad7"> 9619</a></span><span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 9620</a></span><span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                </span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 9621</a></span><span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga276e6692440e4c8afeafc013e56fa2bb"> 9622</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)</span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d5d5222eadb800dee912f148218ec4"> 9623</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)           </span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 9624</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab129239058f702e7f5d09e908818fce2"> 9627</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 9628</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)             </span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac46e27edee02106eec30ede46a143e92"> 9629</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee92451db537602ee8e474003979350c"> 9630</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 9631</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)             </span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab68515e7c5c0796da616c92943a17472"> 9632</a></span><span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1"> 9633</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 9634</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)             </span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 9635</a></span><span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0852a41941609bf61e426d49e0918e5b"> 9636</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 9637</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)             </span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 9638</a></span><span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga118063279b7e54a6842bf411c15019a4"> 9639</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 9640</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)             </span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 9641</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"> 9642</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 9643</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)              </span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 9644</a></span><span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb"> 9645</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 9646</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)              </span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 9647</a></span><span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6838048cdfcde822e12ab95b17396c3"> 9648</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66e5f2779e858742cc33f1207db53b69"> 9649</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)           </span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a76993c176007a7353a33b53e7d3136"> 9650</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6"> 9651</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)</span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 9652</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)            </span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 9653</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"> 9655</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb"> 9656</a></span><span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 9657</a></span><span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)              </span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac30a300f7bcd680b82263f4059f67a89"> 9658</a></span><span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"> 9660</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fea8788580dee5f72df6ced4f43314a"> 9661</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 9662</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)           </span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 9663</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"> 9665</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943"> 9666</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 9667</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)           </span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6081e174c22df812fca8f244c0671787"> 9668</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"> 9670</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"> 9671</span><span class="comment">/*         Inter-Processor Communication Controller (IPCC)                    */</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"> 9672</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"> 9673</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"> 9674</span> </div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"> 9675</span><span class="comment">/**********************  Bit definition for IPCC_C1CR register  ***************/</span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf450548d1ffe8b3da7c2f2167640a5b5"> 9676</a></span><span class="preprocessor">#define IPCC_C1CR_RXOIE_Pos      (0U)</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaced77c42e2ae2b8086eb8f42998a9c96"> 9677</a></span><span class="preprocessor">#define IPCC_C1CR_RXOIE_Msk      (0x1UL &lt;&lt; IPCC_C1CR_RXOIE_Pos)                </span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c3f2652da96b8830c1ae573ca0552d8"> 9678</a></span><span class="preprocessor">#define IPCC_C1CR_RXOIE          IPCC_C1CR_RXOIE_Msk                           </span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae4811274240a90c2ad8ccb33152f731d"> 9679</a></span><span class="preprocessor">#define IPCC_C1CR_TXFIE_Pos      (16U)</span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9626a5a51cc40d1c5e7cefc107eb6709"> 9680</a></span><span class="preprocessor">#define IPCC_C1CR_TXFIE_Msk      (0x1UL &lt;&lt; IPCC_C1CR_TXFIE_Pos)                </span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae558c7b7d2da376958a4aef6ece2ea8"> 9681</a></span><span class="preprocessor">#define IPCC_C1CR_TXFIE          IPCC_C1CR_TXFIE_Msk                           </span></div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"> 9683</span><span class="comment">/**********************  Bit definition for IPCC_C1MR register  **************/</span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a3e3696fead8793fbd26a5cd9969ed1"> 9684</a></span><span class="preprocessor">#define IPCC_C1MR_CH1OM_Pos      (0U)</span></div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6820f34c850614d850922c9b73e5ac88"> 9685</a></span><span class="preprocessor">#define IPCC_C1MR_CH1OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH1OM_Pos)                </span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0e775f356495ea5e863f496f8bc6bef"> 9686</a></span><span class="preprocessor">#define IPCC_C1MR_CH1OM          IPCC_C1MR_CH1OM_Msk                           </span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae234ea1c56856edbb469eb2c688eaf15"> 9687</a></span><span class="preprocessor">#define IPCC_C1MR_CH2OM_Pos      (1U)</span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71352b06bc8fec35541498ab710d03f3"> 9688</a></span><span class="preprocessor">#define IPCC_C1MR_CH2OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH2OM_Pos)                </span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04ac6282af5351b699566c9b6e20f823"> 9689</a></span><span class="preprocessor">#define IPCC_C1MR_CH2OM          IPCC_C1MR_CH2OM_Msk                           </span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5b319bfb23bf9194487630ca42fcfa39"> 9690</a></span><span class="preprocessor">#define IPCC_C1MR_CH3OM_Pos      (2U)</span></div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae307d5543feefff203120db5f061d156"> 9691</a></span><span class="preprocessor">#define IPCC_C1MR_CH3OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH3OM_Pos)                </span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d15e9ba8c42e8fab81c70f10460fd25"> 9692</a></span><span class="preprocessor">#define IPCC_C1MR_CH3OM          IPCC_C1MR_CH3OM_Msk                           </span></div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08b2b15cfc56a7c8e4a82b2f2642a223"> 9693</a></span><span class="preprocessor">#define IPCC_C1MR_CH4OM_Pos      (3U)</span></div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaac77719bce4e4da2cb1b62e83390451"> 9694</a></span><span class="preprocessor">#define IPCC_C1MR_CH4OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH4OM_Pos)                </span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc6c11f28c44c655ee7f5a5d1f564a95"> 9695</a></span><span class="preprocessor">#define IPCC_C1MR_CH4OM          IPCC_C1MR_CH4OM_Msk                           </span></div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97f6891fa0894dc60c48fc9ac2b6ef70"> 9696</a></span><span class="preprocessor">#define IPCC_C1MR_CH5OM_Pos      (4U)</span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07d3f0ceb3a71ab8423966ae1710f6f5"> 9697</a></span><span class="preprocessor">#define IPCC_C1MR_CH5OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH5OM_Pos)                </span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2ee60d7196368cca40b8fc040220924"> 9698</a></span><span class="preprocessor">#define IPCC_C1MR_CH5OM          IPCC_C1MR_CH5OM_Msk                           </span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafa0947c1bff73c81b6bc0852740e68a"> 9699</a></span><span class="preprocessor">#define IPCC_C1MR_CH6OM_Pos      (5U)</span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ecf20b7a96967eaa4ab95584bc53ba5"> 9700</a></span><span class="preprocessor">#define IPCC_C1MR_CH6OM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH6OM_Pos)                </span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafe4cd79f95acc75ce269808c7a2c30ba"> 9701</a></span><span class="preprocessor">#define IPCC_C1MR_CH6OM          IPCC_C1MR_CH6OM_Msk                           </span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b7ad97885484235cb132625ed00a2a4"> 9703</a></span><span class="preprocessor">#define IPCC_C1MR_CH1FM_Pos      (16U)</span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf289089f5866ff6c3a20881511fd09c3"> 9704</a></span><span class="preprocessor">#define IPCC_C1MR_CH1FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH1FM_Pos)                </span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad2875187e3f99264973733d33dd2c871"> 9705</a></span><span class="preprocessor">#define IPCC_C1MR_CH1FM          IPCC_C1MR_CH1FM_Msk                           </span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad864a9fcf5351c04474ce55dfeb279f1"> 9706</a></span><span class="preprocessor">#define IPCC_C1MR_CH2FM_Pos      (17U)</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2551e3f35652f469af1bdd73b1f44474"> 9707</a></span><span class="preprocessor">#define IPCC_C1MR_CH2FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH2FM_Pos)                </span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b37941b3deca53823ebb93fc62a65c"> 9708</a></span><span class="preprocessor">#define IPCC_C1MR_CH2FM          IPCC_C1MR_CH2FM_Msk                           </span></div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf2889745f35e258157b3bc9868d67be"> 9709</a></span><span class="preprocessor">#define IPCC_C1MR_CH3FM_Pos      (18U)</span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6cfee16268b49f84740e216e10bac46f"> 9710</a></span><span class="preprocessor">#define IPCC_C1MR_CH3FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH3FM_Pos)                </span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7ee39115963fd8ab8371c3d4f2f7a86"> 9711</a></span><span class="preprocessor">#define IPCC_C1MR_CH3FM          IPCC_C1MR_CH3FM_Msk                           </span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94084f250f099f4ea8e995105b6c0e8a"> 9712</a></span><span class="preprocessor">#define IPCC_C1MR_CH4FM_Pos      (19U)</span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3dbe7814dfb031949f133785f31c6ced"> 9713</a></span><span class="preprocessor">#define IPCC_C1MR_CH4FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH4FM_Pos)                </span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac5b2d65b33ff516a42d3dbb07a082db2"> 9714</a></span><span class="preprocessor">#define IPCC_C1MR_CH4FM          IPCC_C1MR_CH4FM_Msk                           </span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga53a136eddf736fe65ddbe2e41b690310"> 9715</a></span><span class="preprocessor">#define IPCC_C1MR_CH5FM_Pos      (20U)</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1394e62fddfeef9b04688e0cf261ec8"> 9716</a></span><span class="preprocessor">#define IPCC_C1MR_CH5FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH5FM_Pos)                </span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85a91c8c4ff53f03b5c1b7618e69b9ee"> 9717</a></span><span class="preprocessor">#define IPCC_C1MR_CH5FM          IPCC_C1MR_CH5FM_Msk                           </span></div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac1a92a8ff9ee0ce6477aed2156b7dda9"> 9718</a></span><span class="preprocessor">#define IPCC_C1MR_CH6FM_Pos      (21U)</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b8fe10dd670061bd0ef9a7a0da52f97"> 9719</a></span><span class="preprocessor">#define IPCC_C1MR_CH6FM_Msk      (0x1UL &lt;&lt; IPCC_C1MR_CH6FM_Pos)                </span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c49c751c6c8ed206a7bdef36221e901"> 9720</a></span><span class="preprocessor">#define IPCC_C1MR_CH6FM          IPCC_C1MR_CH6FM_Msk                           </span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"> 9722</span><span class="comment">/**********************  Bit definition for IPCC_C1SCR register  ***************/</span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ad8d82fa1c7025dd166e7ae5209d614"> 9723</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1C_Pos      (0U)</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae81023d69a4c4e8d18ad04a07dbdb8da"> 9724</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH1C_Pos)                </span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga258391dec1ae72adea1a736e44a34606"> 9725</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1C          IPCC_C1SCR_CH1C_Msk                           </span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc917ea0c192e899e5c89fb173a6c7a7"> 9726</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2C_Pos      (1U)</span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9b637e2035d0396f19d64f82d0fc20b"> 9727</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH2C_Pos)                </span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ee0441156bdc905c5cef0aa62c8baa5"> 9728</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2C          IPCC_C1SCR_CH2C_Msk                           </span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga21d30af271613ed68841c1574fdc6b12"> 9729</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3C_Pos      (2U)</span></div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab575d817981bd61940a6a703a3861e5"> 9730</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH3C_Pos)                </span></div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3716be1f5312220ea743e1567aca5896"> 9731</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3C          IPCC_C1SCR_CH3C_Msk                           </span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga103acdcfbc475e2575424d590736220e"> 9732</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4C_Pos      (3U)</span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad654f09fbf88b0fa3a73a2e82c166f02"> 9733</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH4C_Pos)                </span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga125c33b54e1d7f6b3ee2db3e4d42d0e3"> 9734</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4C          IPCC_C1SCR_CH4C_Msk                           </span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6785c219e9906930fe0e6e8458041f9d"> 9735</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5C_Pos      (4U)</span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01a6e3f74acbe8582b9aad084094671e"> 9736</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH5C_Pos)                </span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6121399bcd2d01afb72f9554e1c9ca5d"> 9737</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5C          IPCC_C1SCR_CH5C_Msk                           </span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7adf4826f85c0718ad229597ab628863"> 9738</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6C_Pos      (5U)</span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9133372069ac850aa311fb261bef9b63"> 9739</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6C_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH6C_Pos)                </span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec3b0ca3b1d79f077160f663f759c33a"> 9740</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6C          IPCC_C1SCR_CH6C_Msk                           </span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7380d498173e4d69e54699e3e4d7657"> 9742</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1S_Pos      (16U)</span></div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a60605ba39668908575e5fcd199d9c9"> 9743</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH1S_Pos)                </span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7fd909278321672b116ada642c103f5"> 9744</a></span><span class="preprocessor">#define IPCC_C1SCR_CH1S          IPCC_C1SCR_CH1S_Msk                           </span></div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad011048c6b8261e74b5fb2e5b6da480d"> 9745</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2S_Pos      (17U)</span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga89929b4d9562f6535796de2e96a03aa2"> 9746</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH2S_Pos)                </span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bfb4291a20325587d5f5bdcb499cc82"> 9747</a></span><span class="preprocessor">#define IPCC_C1SCR_CH2S          IPCC_C1SCR_CH2S_Msk                           </span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab41d0c0cd41b72d971cf4b562a5560f4"> 9748</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3S_Pos      (18U)</span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3289d066c17131cbb8548f3c1ae90d54"> 9749</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH3S_Pos)                </span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa080c18e79870062984012597f580ad"> 9750</a></span><span class="preprocessor">#define IPCC_C1SCR_CH3S          IPCC_C1SCR_CH3S_Msk                           </span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae817c69a6223b451330cc59c0cc1ffe1"> 9751</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4S_Pos      (19U)</span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf78ac7b2ce1547471bd1ed0837609a80"> 9752</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH4S_Pos)                </span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ce1c5138a2964502619e4d8c383e02"> 9753</a></span><span class="preprocessor">#define IPCC_C1SCR_CH4S          IPCC_C1SCR_CH4S_Msk                           </span></div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf91edccb4cf2264a53696ba3f43092e9"> 9754</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5S_Pos      (20U)</span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d3b0bcaa2bf0455ea3a6acab9fb7510"> 9755</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH5S_Pos)                </span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea286964104394e5d7affdb5bdd5aa97"> 9756</a></span><span class="preprocessor">#define IPCC_C1SCR_CH5S          IPCC_C1SCR_CH5S_Msk                           </span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4cdb9833e014e80d5a5cb1550e4c526e"> 9757</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6S_Pos      (21U)</span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7db098e7130880b093fbd977d7c4bf56"> 9758</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6S_Msk      (0x1UL &lt;&lt; IPCC_C1SCR_CH6S_Pos)                </span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1168b5695fcb15b3870525918c3d1850"> 9759</a></span><span class="preprocessor">#define IPCC_C1SCR_CH6S          IPCC_C1SCR_CH6S_Msk                           </span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"> 9761</span><span class="comment">/**********************  Bit definition for IPCC_C1TOC2SR register  ***************/</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea53ba4ac18e135249f54445e79af2ce"> 9762</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH1F_Pos    (0U)</span></div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7564472045fd29c618f05d1a025f79"> 9763</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH1F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH1F_Pos)            </span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf59899b2e724c85e3b714420d32eb46d"> 9764</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH1F        IPCC_C1TOC2SR_CH1F_Msk                       </span></div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa04c5821fd4da03ee62ab082e015d093"> 9765</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH2F_Pos    (1U)</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3492f9518e20cb2c8e0a18b690c13240"> 9766</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH2F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH2F_Pos)            </span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6598d69a17c15b3e98d5b43e67d13a0"> 9767</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH2F        IPCC_C1TOC2SR_CH2F_Msk                       </span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d4f1cad15e068c37da07524306c55ed"> 9768</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH3F_Pos    (2U)</span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32a6521b2e4413cf0514929672df2373"> 9769</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH3F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH3F_Pos)            </span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63f16e1c90f0b4c06a2e533598c188e3"> 9770</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH3F        IPCC_C1TOC2SR_CH3F_Msk                       </span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ce85699080be4fecc4d07eb009a92ef"> 9771</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH4F_Pos    (3U)</span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1350b6c0023cc24f1cf63752af873093"> 9772</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH4F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH4F_Pos)            </span></div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e1b4a16036b7659d140221bf6e516d2"> 9773</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH4F        IPCC_C1TOC2SR_CH4F_Msk                       </span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac32792be095d05d5d9c589acf3f3a54c"> 9774</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH5F_Pos    (4U)</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58293f72765e6fc56fdc2d92e0c160dc"> 9775</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH5F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH5F_Pos)            </span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb0b5f0485b042232869cdaf82b8d145"> 9776</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH5F        IPCC_C1TOC2SR_CH5F_Msk                       </span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga889e162f3148c1980e266892d3ec2fe8"> 9777</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH6F_Pos    (5U)</span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ff416d0489564d14ed8cfa69ff68c8"> 9778</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH6F_Msk    (0x1UL &lt;&lt; IPCC_C1TOC2SR_CH6F_Pos)            </span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb0316497a6eda8b7269f2b6ea3072df"> 9779</a></span><span class="preprocessor">#define IPCC_C1TOC2SR_CH6F        IPCC_C1TOC2SR_CH6F_Msk                       </span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"> 9781</span><span class="comment">/**********************  Bit definition for IPCC_C2CR register  ***************/</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga599e8928838fb6426e5626aba94856bd"> 9782</a></span><span class="preprocessor">#define IPCC_C2CR_RXOIE_Pos      (0U)</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9708c3074d1f1cd86328f3bea1b246c1"> 9783</a></span><span class="preprocessor">#define IPCC_C2CR_RXOIE_Msk      (0x1UL &lt;&lt; IPCC_C2CR_RXOIE_Pos)                </span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga30fd6f7e7983e8bcf84911ba59198cc9"> 9784</a></span><span class="preprocessor">#define IPCC_C2CR_RXOIE          IPCC_C2CR_RXOIE_Msk                           </span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca74f01e0e183d43bc0758fb86e9026"> 9785</a></span><span class="preprocessor">#define IPCC_C2CR_TXFIE_Pos      (16U)</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga295e3d85d21bfb4de66ce1192207d048"> 9786</a></span><span class="preprocessor">#define IPCC_C2CR_TXFIE_Msk      (0x1UL &lt;&lt; IPCC_C2CR_TXFIE_Pos)                </span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68cfb3bfd73af521ccb010d6e29660ad"> 9787</a></span><span class="preprocessor">#define IPCC_C2CR_TXFIE          IPCC_C2CR_TXFIE_Msk                           </span></div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"> 9789</span><span class="comment">/**********************  Bit definition for IPCC_C2MR register  ***************/</span></div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fc9e5a913ee8f08bf1bd2f2f1e8875a"> 9790</a></span><span class="preprocessor">#define IPCC_C2MR_CH1OM_Pos      (0U)</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga496f3e6ff365a9ae83770dcb4ce22aaa"> 9791</a></span><span class="preprocessor">#define IPCC_C2MR_CH1OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH1OM_Pos)                </span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga295ade917b23a522a5cfe7f93414a682"> 9792</a></span><span class="preprocessor">#define IPCC_C2MR_CH1OM          IPCC_C2MR_CH1OM_Msk                           </span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada03cdcbf2947b99f7e7391db0661bbe"> 9793</a></span><span class="preprocessor">#define IPCC_C2MR_CH2OM_Pos      (1U)</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga486c38e6617a076422cbdc17526c036f"> 9794</a></span><span class="preprocessor">#define IPCC_C2MR_CH2OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH2OM_Pos)                </span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee85b5b6f8a4ebc163352c49c9b2f72c"> 9795</a></span><span class="preprocessor">#define IPCC_C2MR_CH2OM          IPCC_C2MR_CH2OM_Msk                           </span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3b64ce61bfff3fdd134e0246b13c491"> 9796</a></span><span class="preprocessor">#define IPCC_C2MR_CH3OM_Pos      (2U)</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e21ed998fd9e05b0bd7f4b9d8ca859d"> 9797</a></span><span class="preprocessor">#define IPCC_C2MR_CH3OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH3OM_Pos)                </span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff0583c3a4a5af23b58d57a7d60520b4"> 9798</a></span><span class="preprocessor">#define IPCC_C2MR_CH3OM          IPCC_C2MR_CH3OM_Msk                           </span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ef526952ef05d0a1962ce73d3351b3b"> 9799</a></span><span class="preprocessor">#define IPCC_C2MR_CH4OM_Pos      (3U)</span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88cc9ebbd89f8fc1ccc65e740848727e"> 9800</a></span><span class="preprocessor">#define IPCC_C2MR_CH4OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH4OM_Pos)                </span></div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac69f0d1c726034afd1706e6e1c81fcf8"> 9801</a></span><span class="preprocessor">#define IPCC_C2MR_CH4OM          IPCC_C2MR_CH4OM_Msk                           </span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f6089ddbcee8f1f08edfbd9df4184d6"> 9802</a></span><span class="preprocessor">#define IPCC_C2MR_CH5OM_Pos      (4U)</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7c924d0f68d6698da438721c209aff9"> 9803</a></span><span class="preprocessor">#define IPCC_C2MR_CH5OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH5OM_Pos)                </span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1a9cbd6c5e19234c5baa4d1500460bb"> 9804</a></span><span class="preprocessor">#define IPCC_C2MR_CH5OM          IPCC_C2MR_CH5OM_Msk                           </span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada1f67fce218b8aa3072539bb581d252"> 9805</a></span><span class="preprocessor">#define IPCC_C2MR_CH6OM_Pos      (5U)</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0acca08795a153873e4f6282cc59af11"> 9806</a></span><span class="preprocessor">#define IPCC_C2MR_CH6OM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH6OM_Pos)                </span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42003469247c8c10b613083e2c1a8c1b"> 9807</a></span><span class="preprocessor">#define IPCC_C2MR_CH6OM          IPCC_C2MR_CH6OM_Msk                           </span></div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb93ac23cc66a00f33d98283a7a2afcc"> 9809</a></span><span class="preprocessor">#define IPCC_C2MR_CH1FM_Pos      (16U)</span></div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf04122659cac123e1488472fba30ab34"> 9810</a></span><span class="preprocessor">#define IPCC_C2MR_CH1FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH1FM_Pos)                </span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4861fdf47d276822cbd3dd734da1193e"> 9811</a></span><span class="preprocessor">#define IPCC_C2MR_CH1FM          IPCC_C2MR_CH1FM_Msk                           </span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga518978cf96df167eee9ef0606c26d868"> 9812</a></span><span class="preprocessor">#define IPCC_C2MR_CH2FM_Pos      (17U)</span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d79549f81641ae8d5d30fe349203c85"> 9813</a></span><span class="preprocessor">#define IPCC_C2MR_CH2FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH2FM_Pos)                </span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafeb3c5bb4e73d9bdeea5cbc2312422b7"> 9814</a></span><span class="preprocessor">#define IPCC_C2MR_CH2FM          IPCC_C2MR_CH2FM_Msk                           </span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6627a35cece1fd03dbd2400433df48f0"> 9815</a></span><span class="preprocessor">#define IPCC_C2MR_CH3FM_Pos      (18U)</span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga016806ea847c4081f3962cd6758001a0"> 9816</a></span><span class="preprocessor">#define IPCC_C2MR_CH3FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH3FM_Pos)                </span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09e16df608845d33f7f451079aaa603a"> 9817</a></span><span class="preprocessor">#define IPCC_C2MR_CH3FM          IPCC_C2MR_CH3FM_Msk                           </span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga921dea14e87d5aa7cda857424c8da3de"> 9818</a></span><span class="preprocessor">#define IPCC_C2MR_CH4FM_Pos      (19U)</span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada06bffa109005731e519b3bc2ccc884"> 9819</a></span><span class="preprocessor">#define IPCC_C2MR_CH4FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH4FM_Pos)                </span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaabb0ab3df5a9df0e929d68fae63d303"> 9820</a></span><span class="preprocessor">#define IPCC_C2MR_CH4FM          IPCC_C2MR_CH4FM_Msk                           </span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a828f04ad78070edd522f37427900da"> 9821</a></span><span class="preprocessor">#define IPCC_C2MR_CH5FM_Pos      (20U)</span></div>
<div class="line"><a id="l09822" name="l09822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1c93b33b516132ecbd1c8292b573897"> 9822</a></span><span class="preprocessor">#define IPCC_C2MR_CH5FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH5FM_Pos)                </span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga170cee967dceab85e4ba2ec83584fae3"> 9823</a></span><span class="preprocessor">#define IPCC_C2MR_CH5FM          IPCC_C2MR_CH5FM_Msk                           </span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63ea0925da05893243b24a1562290193"> 9824</a></span><span class="preprocessor">#define IPCC_C2MR_CH6FM_Pos      (21U)</span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga914bd858a92295a5e7242fd5f15666ae"> 9825</a></span><span class="preprocessor">#define IPCC_C2MR_CH6FM_Msk      (0x1UL &lt;&lt; IPCC_C2MR_CH6FM_Pos)                </span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7f36c7454d5a7a4e7839083e927373d"> 9826</a></span><span class="preprocessor">#define IPCC_C2MR_CH6FM          IPCC_C2MR_CH6FM_Msk                           </span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"> 9828</span><span class="comment">/**********************  Bit definition for IPCC_C2SCR register  ***************/</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf53a0b7fe9a056788fa43dd6404f9fd"> 9829</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1C_Pos      (0U)</span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9435af599ce0c57e551fa35a3df76cd"> 9830</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH1C_Pos)                </span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4c38a4765926729ec97aa3e944056ec"> 9831</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1C          IPCC_C2SCR_CH1C_Msk                           </span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36b97dbda5ceee31d9762a60766810a5"> 9832</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2C_Pos      (1U)</span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f722abc68c574f277109d2828ede935"> 9833</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH2C_Pos)                </span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0c3b699c14b52a766031e160d7385453"> 9834</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2C          IPCC_C2SCR_CH2C_Msk                           </span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa7db76bdd3622270bc4a061b459de4ff"> 9835</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3C_Pos      (2U)</span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6fea52a469c916ed1e561774890bf77"> 9836</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH3C_Pos)                </span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga207183c4b30e5828df8dafb205e21ea8"> 9837</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3C          IPCC_C2SCR_CH3C_Msk                           </span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bb383e80f62f396d531619545ce154c"> 9838</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4C_Pos      (3U)</span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga333a89465aa4ae72e43dfa171f012323"> 9839</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH4C_Pos)                </span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7184dda01822e18b9405d58d68a6ffbc"> 9840</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4C          IPCC_C2SCR_CH4C_Msk                           </span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf5701db6d984cf18d629fa21abe93486"> 9841</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5C_Pos      (4U)</span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f2181c339dc33a966e864ec197df852"> 9842</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH5C_Pos)                </span></div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4231b7940c1d8ba8d41e3ed9e1cf854"> 9843</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5C          IPCC_C2SCR_CH5C_Msk                           </span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff559c639caaabba22aaff1052c3faf5"> 9844</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6C_Pos      (5U)</span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5022dd70d26141d25d19bf936617a1a"> 9845</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6C_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH6C_Pos)                </span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1663af930c7a70eecfdf8b69760ea2b"> 9846</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6C          IPCC_C2SCR_CH6C_Msk                           </span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a8ee4fee7b8d2160f886b25543680ad"> 9848</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1S_Pos      (16U)</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade75fe463b06820c3b1e68320a530453"> 9849</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH1S_Pos)                </span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5944c872f5397036155a191b3920ebac"> 9850</a></span><span class="preprocessor">#define IPCC_C2SCR_CH1S          IPCC_C2SCR_CH1S_Msk                           </span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga92f3e3f74ff4552c9624630a5d9bc881"> 9851</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2S_Pos      (17U)</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bfea065f9216c225f749c99047c0758"> 9852</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH2S_Pos)                </span></div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0da739fb0dab0ea3a40a137d3c6eb03"> 9853</a></span><span class="preprocessor">#define IPCC_C2SCR_CH2S          IPCC_C2SCR_CH2S_Msk                           </span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ba1fb37aab7428b544c7738ceac91dd"> 9854</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3S_Pos      (18U)</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga050f3e97a19090bac219c625832f2986"> 9855</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH3S_Pos)                </span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f391844ba5c6a3343908ab8bb5b14b6"> 9856</a></span><span class="preprocessor">#define IPCC_C2SCR_CH3S          IPCC_C2SCR_CH3S_Msk                           </span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4482cf7f6eb6ce8c21925547420116fc"> 9857</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4S_Pos      (19U)</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaddef7311912fcc6053b1454cb5a377ac"> 9858</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH4S_Pos)                </span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd2ea7595ac07f8d1a4f039a0ffb9726"> 9859</a></span><span class="preprocessor">#define IPCC_C2SCR_CH4S          IPCC_C2SCR_CH4S_Msk                           </span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ff5878d0a643db20bebdbb37a733fb0"> 9860</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5S_Pos      (20U)</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca10df2419e570d267a8551245c46ff7"> 9861</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH5S_Pos)                </span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1d50a49700d1b86bddfdc106cd722d1a"> 9862</a></span><span class="preprocessor">#define IPCC_C2SCR_CH5S          IPCC_C2SCR_CH5S_Msk                           </span></div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaafc36ca8faa5ce06fc04d0e118477c42"> 9863</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6S_Pos      (21U)</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga344ffc82ab6a3c4e83dc90fffcc397f2"> 9864</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6S_Msk      (0x1UL &lt;&lt; IPCC_C2SCR_CH6S_Pos)                </span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9201eb8542fbd85d238d266e66ebc577"> 9865</a></span><span class="preprocessor">#define IPCC_C2SCR_CH6S          IPCC_C2SCR_CH6S_Msk                           </span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"> 9867</span><span class="comment">/**********************  Bit definition for IPCC_C2TOC1SR register  ***************/</span></div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8621726abfd240ca91e115ee06cd1977"> 9868</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH1F_Pos    (0U)</span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0c023d780ae33dd264dbbfc07fa4bed"> 9869</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH1F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH1F_Pos)            </span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga480f6a8e87a7bde6422f7fd2fac92059"> 9870</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH1F        IPCC_C2TOC1SR_CH1F_Msk                       </span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcffa15b804286371ae1ae89d5fb7ee8"> 9871</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH2F_Pos    (1U)</span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5cb98d8b15b72b03cbc4b7d9598fb4fa"> 9872</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH2F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH2F_Pos)            </span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacaf66f8bb4f30bade6581e163800669c"> 9873</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH2F        IPCC_C2TOC1SR_CH2F_Msk                       </span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafae6c6215dafdaf96a4191df7583bf61"> 9874</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH3F_Pos    (2U)</span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga90e237dbbcb8b0f759536ea6eb1a6baa"> 9875</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH3F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH3F_Pos)            </span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe2a6cd36665f3e6244dcec630afde79"> 9876</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH3F        IPCC_C2TOC1SR_CH3F_Msk                       </span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff5530c5cb22eeff41dccd3477f7de5c"> 9877</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH4F_Pos    (3U)</span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeb653e3b4da8a48fab4846fe69272d1"> 9878</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH4F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH4F_Pos)            </span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad79075a38c2303a8f46403a9fcefbb88"> 9879</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH4F        IPCC_C2TOC1SR_CH4F_Msk                       </span></div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e7d8bdda2b13dedf8766e76752fee74"> 9880</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH5F_Pos    (4U)</span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d53d62200bd2a799ba5c99e1db27cfb"> 9881</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH5F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH5F_Pos)            </span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3b4faf477cb70a398da3983082923a3"> 9882</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH5F        IPCC_C2TOC1SR_CH5F_Msk                       </span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga732e0677edcc881b7ea79804f80b7247"> 9883</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH6F_Pos    (5U)</span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8610be98aeaf167ae15b4f6ec9764959"> 9884</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH6F_Msk    (0x1UL &lt;&lt; IPCC_C2TOC1SR_CH6F_Pos)            </span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga725c8b51472473a65a260f093fa6926f"> 9885</a></span><span class="preprocessor">#define IPCC_C2TOC1SR_CH6F        IPCC_C2TOC1SR_CH6F_Msk                       </span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"> 9887</span><span class="comment">/**********************  Bit definition for IPCC_C1CR register  ***************/</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6b1b2f21fdb34f7429514cc42c9d536"> 9888</a></span><span class="preprocessor">#define IPCC_CR_RXOIE_Pos         IPCC_C1CR_RXOIE_Pos</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6e898e94d2491bb2d127ef0c580ea8d"> 9889</a></span><span class="preprocessor">#define IPCC_CR_RXOIE_Msk         IPCC_C1CR_RXOIE_Msk</span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac72f2f97094f2831280ffab6eba8e47b"> 9890</a></span><span class="preprocessor">#define IPCC_CR_RXOIE             IPCC_C1CR_RXOIE</span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc0b188f811be6123617e24a872ea3ac"> 9891</a></span><span class="preprocessor">#define IPCC_CR_TXFIE_Pos         IPCC_C1CR_TXFIE_Pos</span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga470049db39c91e43c5eb203b3952667a"> 9892</a></span><span class="preprocessor">#define IPCC_CR_TXFIE_Msk         IPCC_C1CR_TXFIE_Msk</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacad2cd232f337f33f0dea76ec9ec4cbe"> 9893</a></span><span class="preprocessor">#define IPCC_CR_TXFIE             IPCC_C1CR_TXFIE</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"> 9894</span> </div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"> 9895</span><span class="comment">/**********************  Bit definition for IPCC_C1MR register  **************/</span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b495fe67b15f10859b50a1253268e7"> 9896</a></span><span class="preprocessor">#define IPCC_MR_CH1OM_Pos         IPCC_C1MR_CH1OM_Pos</span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga980aac992b38a392e18ccfed8b2e65b0"> 9897</a></span><span class="preprocessor">#define IPCC_MR_CH1OM_Msk         IPCC_C1MR_CH1OM_Msk</span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1fb93a9101f11e0c019a339d55ef4c2"> 9898</a></span><span class="preprocessor">#define IPCC_MR_CH1OM             IPCC_C1MR_CH1OM</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43a044528c3a91792e994e78eb4bd303"> 9899</a></span><span class="preprocessor">#define IPCC_MR_CH2OM_Pos         IPCC_C1MR_CH2OM_Pos</span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf263aff2ff90e630c15f1ab05a9ac7c2"> 9900</a></span><span class="preprocessor">#define IPCC_MR_CH2OM_Msk         IPCC_C1MR_CH2OM_Msk</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8906be6f15952bdadb680d1036bc5816"> 9901</a></span><span class="preprocessor">#define IPCC_MR_CH2OM             IPCC_C1MR_CH2OM</span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa1789d6f660cfe5719b4eafec1cfd472"> 9902</a></span><span class="preprocessor">#define IPCC_MR_CH3OM_Pos         IPCC_C1MR_CH3OM_Pos</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58303a549b72ead2b3a1a45383ae943d"> 9903</a></span><span class="preprocessor">#define IPCC_MR_CH3OM_Msk         IPCC_C1MR_CH3OM_Msk</span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab99c92967b4d46987e3c462f4378e692"> 9904</a></span><span class="preprocessor">#define IPCC_MR_CH3OM             IPCC_C1MR_CH3OM</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39e139bbc76f5bb9168319c29753d719"> 9905</a></span><span class="preprocessor">#define IPCC_MR_CH4OM_Pos         IPCC_C1MR_CH4OM_Pos</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13063483024aba17ee33ab7b6b7e0a1f"> 9906</a></span><span class="preprocessor">#define IPCC_MR_CH4OM_Msk         IPCC_C1MR_CH4OM_Msk</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88bb606e90478f4c31fc0c175ea56ee7"> 9907</a></span><span class="preprocessor">#define IPCC_MR_CH4OM             IPCC_C1MR_CH4OM</span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37564cf4b254b31daf36e605933d5042"> 9908</a></span><span class="preprocessor">#define IPCC_MR_CH5OM_Pos         IPCC_C1MR_CH5OM_Pos</span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e02c264295b4ca5e56eace7be818c01"> 9909</a></span><span class="preprocessor">#define IPCC_MR_CH5OM_Msk         IPCC_C1MR_CH5OM_Msk</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade63b78cd79483b029b92e1d01d50ab8"> 9910</a></span><span class="preprocessor">#define IPCC_MR_CH5OM             IPCC_C1MR_CH5OM</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91ffe72a5c708c4d7836de75dce0693a"> 9911</a></span><span class="preprocessor">#define IPCC_MR_CH6OM_Pos         IPCC_C1MR_CH6OM_Pos</span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95e72e432eb0f55c5b79dde3ae205dc2"> 9912</a></span><span class="preprocessor">#define IPCC_MR_CH6OM_Msk         IPCC_C1MR_CH6OM_Msk</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ce1307c599abf5b9a8f12ae567df448"> 9913</a></span><span class="preprocessor">#define IPCC_MR_CH6OM             IPCC_C1MR_CH6OM</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"> 9914</span> </div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8aaaeed29e663da1d560fe217ff6da76"> 9915</a></span><span class="preprocessor">#define IPCC_MR_CH1FM_Pos         IPCC_C1MR_CH1FM_Pos</span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f1ae8e98d3a78eac24bd4a172f839d6"> 9916</a></span><span class="preprocessor">#define IPCC_MR_CH1FM_Msk         IPCC_C1MR_CH1FM_Msk</span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1bd2b38447d2155b91ea7060ce9d80d1"> 9917</a></span><span class="preprocessor">#define IPCC_MR_CH1FM             IPCC_C1MR_CH1FM</span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d43c52510705dc241ca33fa57245135"> 9918</a></span><span class="preprocessor">#define IPCC_MR_CH2FM_Pos         IPCC_C1MR_CH2FM_Pos</span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecc0a0b0ebbbfac5b3aa27286403b8f0"> 9919</a></span><span class="preprocessor">#define IPCC_MR_CH2FM_Msk         IPCC_C1MR_CH2FM_Msk</span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaffdbfc654740a8825f9bba8f944ce42"> 9920</a></span><span class="preprocessor">#define IPCC_MR_CH2FM             IPCC_C1MR_CH2FM</span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d5affa86bd69f2fbce6ec7c8bca84a3"> 9921</a></span><span class="preprocessor">#define IPCC_MR_CH3FM_Pos         IPCC_C1MR_CH3FM_Pos</span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb25e679461cd948ec9dab58249ffb52"> 9922</a></span><span class="preprocessor">#define IPCC_MR_CH3FM_Msk         IPCC_C1MR_CH3FM_Msk</span></div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b358463d138fe2579c8ce3d5b778138"> 9923</a></span><span class="preprocessor">#define IPCC_MR_CH3FM             IPCC_C1MR_CH3FM</span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa43f02d518961bcad920fb57c0df66ad"> 9924</a></span><span class="preprocessor">#define IPCC_MR_CH4FM_Pos         IPCC_C1MR_CH4FM_Pos</span></div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a5f256ad9c818243c3ab3586393c468"> 9925</a></span><span class="preprocessor">#define IPCC_MR_CH4FM_Msk         IPCC_C1MR_CH4FM_Msk</span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb22a7d345243c43b58ce2809d53d72b"> 9926</a></span><span class="preprocessor">#define IPCC_MR_CH4FM             IPCC_C1MR_CH4FM</span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32f28875bf4429530d858ac34336c113"> 9927</a></span><span class="preprocessor">#define IPCC_MR_CH5FM_Pos         IPCC_C1MR_CH5FM_Pos</span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac43ea1ccca0d162a80e7a4f8ce046001"> 9928</a></span><span class="preprocessor">#define IPCC_MR_CH5FM_Msk         IPCC_C1MR_CH5FM_Msk</span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac02710950092b5d0bde4a88c96dfa457"> 9929</a></span><span class="preprocessor">#define IPCC_MR_CH5FM             IPCC_C1MR_CH5FM</span></div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3bd311d500df62dd095f764c4a9fc1c"> 9930</a></span><span class="preprocessor">#define IPCC_MR_CH6FM_Pos         IPCC_C1MR_CH6FM_Pos</span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d8efef4af37a5f380d1dc36580d2743"> 9931</a></span><span class="preprocessor">#define IPCC_MR_CH6FM_Msk         IPCC_C1MR_CH6FM_Msk</span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab020d99011f0aeb6ebc761a4ab9a06af"> 9932</a></span><span class="preprocessor">#define IPCC_MR_CH6FM             IPCC_C1MR_CH6FM</span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"> 9933</span> </div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"> 9934</span><span class="comment">/**********************  Bit definition for IPCC_C1SCR register  ***************/</span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad0a7b60a6daef0d836cb1fce92ac7c50"> 9935</a></span><span class="preprocessor">#define IPCC_SCR_CH1C_Pos         IPCC_C1SCR_CH1C_Pos</span></div>
<div class="line"><a id="l09936" name="l09936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c1daeaf4e5ddbf5d7affe8ec5ece744"> 9936</a></span><span class="preprocessor">#define IPCC_SCR_CH1C_Msk         IPCC_C1SCR_CH1C_Msk</span></div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga593edbcdb4624365dfb62a765ceb8856"> 9937</a></span><span class="preprocessor">#define IPCC_SCR_CH1C             IPCC_C1SCR_CH1C</span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb7df68d8a840aa06e285521edc26b34"> 9938</a></span><span class="preprocessor">#define IPCC_SCR_CH2C_Pos         IPCC_C1SCR_CH2C_Pos</span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga417814d02ba2161a21c76e18b241ce4a"> 9939</a></span><span class="preprocessor">#define IPCC_SCR_CH2C_Msk         IPCC_C1SCR_CH2C_Msk</span></div>
<div class="line"><a id="l09940" name="l09940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfdc5590d5722be34c0674feabe94b8c"> 9940</a></span><span class="preprocessor">#define IPCC_SCR_CH2C             IPCC_C1SCR_CH2C</span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb3275c17a5c6c9ca8763a128971916e"> 9941</a></span><span class="preprocessor">#define IPCC_SCR_CH3C_Pos         IPCC_C1SCR_CH3C_Pos</span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4fb21eaee8e7e2b97ef663206c3d1c42"> 9942</a></span><span class="preprocessor">#define IPCC_SCR_CH3C_Msk         IPCC_C1SCR_CH3C_Msk</span></div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00384cae46635c4e8e765ec2ed0922c6"> 9943</a></span><span class="preprocessor">#define IPCC_SCR_CH3C             IPCC_C1SCR_CH3C</span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8133d0515391410904a2bab6639b7e1"> 9944</a></span><span class="preprocessor">#define IPCC_SCR_CH4C_Pos         IPCC_C1SCR_CH4C_Pos</span></div>
<div class="line"><a id="l09945" name="l09945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga37c0e8daabca9033f4786c626d13545e"> 9945</a></span><span class="preprocessor">#define IPCC_SCR_CH4C_Msk         IPCC_C1SCR_CH4C_Msk</span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga452fe1f31cb7d3bab7e1cb1f0d9c6910"> 9946</a></span><span class="preprocessor">#define IPCC_SCR_CH4C             IPCC_C1SCR_CH4C</span></div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ad3aecfa650b849dce651c06057a21a"> 9947</a></span><span class="preprocessor">#define IPCC_SCR_CH5C_Pos         IPCC_C1SCR_CH5C_Pos</span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd40fcf38395d66a25d9083f82257096"> 9948</a></span><span class="preprocessor">#define IPCC_SCR_CH5C_Msk         IPCC_C1SCR_CH5C_Msk</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5964e083ec911badfc32761ef8dd1b89"> 9949</a></span><span class="preprocessor">#define IPCC_SCR_CH5C             IPCC_C1SCR_CH5C</span></div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d0a74e34f4640ad590e06a2d82ab739"> 9950</a></span><span class="preprocessor">#define IPCC_SCR_CH6C_Pos         IPCC_C1SCR_CH6C_Pos</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25098ff77c54821cd1684327e9022134"> 9951</a></span><span class="preprocessor">#define IPCC_SCR_CH6C_Msk         IPCC_C1SCR_CH6C_Msk</span></div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e883888d7f197b7376449a4868235ea"> 9952</a></span><span class="preprocessor">#define IPCC_SCR_CH6C             IPCC_C1SCR_CH6C</span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"> 9953</span> </div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d9e2befee0e88740dbd93420934e5eb"> 9954</a></span><span class="preprocessor">#define IPCC_SCR_CH1S_Pos         IPCC_C1SCR_CH1S_Pos</span></div>
<div class="line"><a id="l09955" name="l09955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66b5a6e73c0801d5e2304a18883b0d4d"> 9955</a></span><span class="preprocessor">#define IPCC_SCR_CH1S_Msk         IPCC_C1SCR_CH1S_Msk</span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08e552a75a3620d33192a82f2dc50848"> 9956</a></span><span class="preprocessor">#define IPCC_SCR_CH1S             IPCC_C1SCR_CH1S</span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3693974089f9cc560831441934e5d8e5"> 9957</a></span><span class="preprocessor">#define IPCC_SCR_CH2S_Pos         IPCC_C1SCR_CH2S_Pos</span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbeb3ad3f922bac54e1bead5bf78be95"> 9958</a></span><span class="preprocessor">#define IPCC_SCR_CH2S_Msk         IPCC_C1SCR_CH2S_Msk</span></div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9db91585b9bab90a51166a324f1c56e"> 9959</a></span><span class="preprocessor">#define IPCC_SCR_CH2S             IPCC_C1SCR_CH2S</span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf50bee04838150821e6583bb2413dfdf"> 9960</a></span><span class="preprocessor">#define IPCC_SCR_CH3S_Pos         IPCC_C1SCR_CH3S_Pos</span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94ec68ad7c0622af4dd81e6cfdf082b3"> 9961</a></span><span class="preprocessor">#define IPCC_SCR_CH3S_Msk         IPCC_C1SCR_CH3S_Msk</span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga88bb738a121cac0e79029f41caaedbfd"> 9962</a></span><span class="preprocessor">#define IPCC_SCR_CH3S             IPCC_C1SCR_CH3S</span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9432bfdbf8fccf660ba55906f501a165"> 9963</a></span><span class="preprocessor">#define IPCC_SCR_CH4S_Pos         IPCC_C1SCR_CH4S_Pos</span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafef8e619df9f283e86120abe3bb1e236"> 9964</a></span><span class="preprocessor">#define IPCC_SCR_CH4S_Msk         IPCC_C1SCR_CH4S_Msk</span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga569011a4fa22f7bd758d9d4f4782fd53"> 9965</a></span><span class="preprocessor">#define IPCC_SCR_CH4S             IPCC_C1SCR_CH4S</span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e8ad185d8a7a46f1eb1ec2a33b280e4"> 9966</a></span><span class="preprocessor">#define IPCC_SCR_CH5S_Pos         IPCC_C1SCR_CH5S_Pos</span></div>
<div class="line"><a id="l09967" name="l09967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93eb0e9226c2ed2df582d2e00f7c0d8a"> 9967</a></span><span class="preprocessor">#define IPCC_SCR_CH5S_Msk         IPCC_C1SCR_CH5S_Msk</span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5710da258f162f063f2a46481ed2e0f3"> 9968</a></span><span class="preprocessor">#define IPCC_SCR_CH5S             IPCC_C1SCR_CH5S</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c7ecbb31df8d05fe68dbd2f47e075ff"> 9969</a></span><span class="preprocessor">#define IPCC_SCR_CH6S_Pos         IPCC_C1SCR_CH6S_Pos</span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga136e653595b43adfbe6d6460462ddf5f"> 9970</a></span><span class="preprocessor">#define IPCC_SCR_CH6S_Msk         IPCC_C1SCR_CH6S_Msk</span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga992e47ca5cc4a64902eb96a89501b3f6"> 9971</a></span><span class="preprocessor">#define IPCC_SCR_CH6S             IPCC_C1SCR_CH6S</span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"> 9972</span> </div>
<div class="line"><a id="l09973" name="l09973"></a><span class="lineno"> 9973</span><span class="comment">/**********************  Bit definition for IPCC_C1TOC2SR register  ***************/</span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6254907d1111b9ce41587f29732f7b3f"> 9974</a></span><span class="preprocessor">#define IPCC_SR_CH1F_Pos          IPCC_C1TOC2SR_CH1F_Pos</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf22415bcedd4eaf70424942505e446c9"> 9975</a></span><span class="preprocessor">#define IPCC_SR_CH1F_Msk          IPCC_C1TOC2SR_CH1F_Msk</span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6867c245063f6990118b476658cef82c"> 9976</a></span><span class="preprocessor">#define IPCC_SR_CH1F              IPCC_C1TOC2SR_CH1F</span></div>
<div class="line"><a id="l09977" name="l09977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbb7b009590c1274312ce8616a711267"> 9977</a></span><span class="preprocessor">#define IPCC_SR_CH2F_Pos          IPCC_C1TOC2SR_CH2F_Pos</span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a2df3578e4e501688248042c699c2a8"> 9978</a></span><span class="preprocessor">#define IPCC_SR_CH2F_Msk          IPCC_C1TOC2SR_CH2F_Msk</span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga875a5ba72e37fa563f302a672f2b133c"> 9979</a></span><span class="preprocessor">#define IPCC_SR_CH2F              IPCC_C1TOC2SR_CH2F</span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe7c4a33e19968befa39bd24f2e6f30e"> 9980</a></span><span class="preprocessor">#define IPCC_SR_CH3F_Pos          IPCC_C1TOC2SR_CH3F_Pos</span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac73aee78a6ef60dd6417fbaf96ba280b"> 9981</a></span><span class="preprocessor">#define IPCC_SR_CH3F_Msk          IPCC_C1TOC2SR_CH3F_Msk</span></div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f4e1f8bfa6e68fd12a403810b3d05ea"> 9982</a></span><span class="preprocessor">#define IPCC_SR_CH3F              IPCC_C1TOC2SR_CH3F</span></div>
<div class="line"><a id="l09983" name="l09983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c374b7b26b9720b9b248d2964f7e3e1"> 9983</a></span><span class="preprocessor">#define IPCC_SR_CH4F_Pos          IPCC_C1TOC2SR_CH4F_Pos</span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8fede87f4c1d76fda9bab3a106849c62"> 9984</a></span><span class="preprocessor">#define IPCC_SR_CH4F_Msk          IPCC_C1TOC2SR_CH4F_Msk</span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c61b1a147fdc1d125c1bcd13551d7d6"> 9985</a></span><span class="preprocessor">#define IPCC_SR_CH4F              IPCC_C1TOC2SR_CH4F</span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga277d81f9404df93e775c42eb4ce9fac0"> 9986</a></span><span class="preprocessor">#define IPCC_SR_CH5F_Pos          IPCC_C1TOC2SR_CH5F_Pos</span></div>
<div class="line"><a id="l09987" name="l09987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae65890cbfa28a3a0db964d11316a1b1a"> 9987</a></span><span class="preprocessor">#define IPCC_SR_CH5F_Msk          IPCC_C1TOC2SR_CH5F_Msk</span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga071e0fe08b581cef61226c338d2ec4fa"> 9988</a></span><span class="preprocessor">#define IPCC_SR_CH5F              IPCC_C1TOC2SR_CH5F</span></div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2fc3e192df23164beebee2758db54f6e"> 9989</a></span><span class="preprocessor">#define IPCC_SR_CH6F_Pos          IPCC_C1TOC2SR_CH6F_Pos</span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad35d2134fac6dd02bd1e24fcbc851b3f"> 9990</a></span><span class="preprocessor">#define IPCC_SR_CH6F_Msk          IPCC_C1TOC2SR_CH6F_Msk</span></div>
<div class="line"><a id="l09991" name="l09991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed17d5c957f5d81c2ec7c907fc099d6e"> 9991</a></span><span class="preprocessor">#define IPCC_SR_CH6F              IPCC_C1TOC2SR_CH6F</span></div>
<div class="line"><a id="l09992" name="l09992"></a><span class="lineno"> 9992</span> </div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"> 9993</span><span class="comment">/******************** Number of IPCC channels ******************************/</span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4afc044cd74a41d7ac3f362cec963ba3"> 9994</a></span><span class="preprocessor">#define IPCC_CHANNEL_NUMBER       6U</span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"> 9995</span> </div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"> 9996</span> </div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"> 9997</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"> 9998</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"> 9999</span><span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno">10000</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno">10001</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10002" name="l10002"></a><span class="lineno">10002</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d1982414442435695ce911fc91b3c">10003</a></span><span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">10004</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                     </span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">10005</a></span><span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno">10007</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d9c482d27bbc46b08d321c79d058e7">10008</a></span><span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)</span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">10009</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l10010" name="l10010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de39c5672f17d326fceb5adc9adc090">10010</a></span><span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9b727e7882603df1684cbf230520ca76">10011</a></span><span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l10012" name="l10012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafba2551b90c68d95c736a116224b473e">10012</a></span><span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">10013</a></span><span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno">10015</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57519650f213ae6a72cf9983d64b8618">10016</a></span><span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)</span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga797562ce090da2d4b6576ba3ec62ad12">10017</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                      </span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga87024bbb19f26def4c4c1510b22d3033">10018</a></span><span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno">10020</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8174d249dcd092b42f36a09e5e04def1">10021</a></span><span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)</span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e966837f97df9cde2383682f0234a96">10022</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                        </span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga269bd5618ba773d32275b93be004c554">10023</a></span><span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">10024</a></span><span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)</span></div>
<div class="line"><a id="l10025" name="l10025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab984dca55296c6bc7aef24d356909c28">10025</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                        </span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadffb8339e556a3b10120b15f0dacc232">10026</a></span><span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">10027</a></span><span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)</span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">10028</a></span><span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                        </span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">10029</a></span><span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno">10031</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l10032" name="l10032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga501905060a7f7c4c8a7735b679eecee8">10032</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)</span></div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e9f5079599aefad1da9555297ae1f34">10033</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                    </span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a609548fc74e1d2214de4413081e03d">10034</a></span><span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno">10036</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno">10037</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno">10038</span><span class="comment">/*                                 VREFBUF                                    */</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno">10039</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10040" name="l10040"></a><span class="lineno">10040</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno">10041</span><span class="comment">/*******************  Bit definition for VREFBUF_CSR register  ****************/</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0298ad2d1299a53b0ffa3f1f446ef076">10042</a></span><span class="preprocessor">#define VREFBUF_CSR_ENVR_Pos    (0U)</span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabb01560c98053108bd6dcc46784a128d">10043</a></span><span class="preprocessor">#define VREFBUF_CSR_ENVR_Msk    (0x1UL &lt;&lt; VREFBUF_CSR_ENVR_Pos)                </span></div>
<div class="line"><a id="l10044" name="l10044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20bab4e4f333ddecff9bf922c7d93a02">10044</a></span><span class="preprocessor">#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           </span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac02b91573abfb88f0ffd00478f608422">10045</a></span><span class="preprocessor">#define VREFBUF_CSR_HIZ_Pos     (1U)</span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac554abd13f0d71d7aaa066a159e4c443">10046</a></span><span class="preprocessor">#define VREFBUF_CSR_HIZ_Msk     (0x1UL &lt;&lt; VREFBUF_CSR_HIZ_Pos)                 </span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga13d4cf5943c63ae8ff694e1446266bcc">10047</a></span><span class="preprocessor">#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            </span></div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga737f453797494c5e45401c3b0be310aa">10048</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS_Pos     (2U)</span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70e2e51d50d09d6bb78999809b6c93a1">10049</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS_Msk     (0x1UL &lt;&lt; VREFBUF_CSR_VRS_Pos)                 </span></div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad4670ed4900a7abf116f8f13378ea6a8">10050</a></span><span class="preprocessor">#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            </span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaec24fc9adae5d4f09c49520e5d8e18f2">10051</a></span><span class="preprocessor">#define VREFBUF_CSR_VRR_Pos     (3U)</span></div>
<div class="line"><a id="l10052" name="l10052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63d409c5a5d01f1646b672fd5ea18140">10052</a></span><span class="preprocessor">#define VREFBUF_CSR_VRR_Msk     (0x1UL &lt;&lt; VREFBUF_CSR_VRR_Pos)                 </span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf40ce35d91ad9aaedeaf6c3f3d618c33">10053</a></span><span class="preprocessor">#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            </span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno">10055</span><span class="comment">/*******************  Bit definition for VREFBUF_CCR register  ******************/</span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacabe9cb9a9a9189183160b6f37438b52">10056</a></span><span class="preprocessor">#define VREFBUF_CCR_TRIM_Pos    (0U)</span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga993f0949dcde6dd6b1148750dfa1640e">10057</a></span><span class="preprocessor">#define VREFBUF_CCR_TRIM_Msk    (0x3FUL &lt;&lt; VREFBUF_CCR_TRIM_Pos)               </span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga352e19b53b9986eb54de8fd79b27d052">10058</a></span><span class="preprocessor">#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           </span></div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno">10060</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10061" name="l10061"></a><span class="lineno">10061</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno">10062</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno">10063</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno">10064</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10065" name="l10065"></a><span class="lineno">10065</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">10066</a></span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">10067</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga400774feb33ed7544d57d6a0a76e0f70">10068</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga305c0da4633020b9696d64a1785fa29c">10069</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga44e5ea3baea1e37b0446e56e910c3409">10070</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">10071</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga64ede5bff80b5b979a44d073205f5930">10072</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">10073</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10074" name="l10074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9f41b8c9b91c0632521373203bcb5b64">10074</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">10075</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">10077</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l10078" name="l10078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06bd586be3859790f803c1275ea52390">10078</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                    </span></div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab647e9997b8b8e67de72af1aaea3f52f">10079</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno">10081</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9c98c783bea6069765360fcd6df341b">10082</a></span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3aed21af49014ce535798f9beead136d">10083</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">10084</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f4016f9990c2657acdf7521233d16d">10085</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10086" name="l10086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga546410b3ec62e976c0f590cf9f216bb3">10086</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac3de841283deaea061d977392805211d">10087</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">10088</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25594b7ced3e1277b636caf02416a4e7">10089</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10090" name="l10090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">10090</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">10091</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6b4e702f6496841d60bc7ada8d68d648">10093</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">10094</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                    </span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga931941dc5d795502371ac5dd8fbac1e9">10095</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">10097</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (11U)</span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga627018d443463abccf249b1b848e2b64">10098</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x7UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l10099" name="l10099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga067b1d8238f1d5613481aba71a946638">10099</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab94b761166186987f91d342a5f79695">10100</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l10101" name="l10101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9120ceb094ab327ec766a06fc66ef401">10101</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa212cf015a764569f0434011a123d025">10102</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_2        (0x4UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno">10104</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">10105</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l10106" name="l10106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">10106</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                    </span></div>
<div class="line"><a id="l10107" name="l10107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">10107</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno">10110</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno">10111</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno">10112</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno">10113</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno">10114</span><span class="comment">/*                                Debug MCU                                   */</span></div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno">10115</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno">10116</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10117" name="l10117"></a><span class="lineno">10117</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad05a229877e557798dfbabe7188d7a54">10118</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                          (0U)</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf18661126fecb64b8c7d7d4e590fb33">10119</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                          (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd961fcddc40341a817a9ec85b7c80ac">10120</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                              DBGMCU_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">10121</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                          (16U)</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">10122</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                          (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga887eb26364a8693355024ca203323165">10123</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                              DBGMCU_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno">10124</span> </div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno">10125</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b996a2be01fbeeaa868603c7bca6044">10126</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                           (0U)</span></div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga127e0531bc305bb460fd2417106bee61">10127</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                           (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)  </span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga037c80fe1d7308cee68245715ef6cd9a">10128</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                               DBGMCU_CR_DBG_SLEEP_Msk</span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">10129</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                            (1U)</span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71cd122085cdadba462f9e251ac35349">10130</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                            (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)   </span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf511f21a8de5b0b66c862915eee8bf75">10131</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                                DBGMCU_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">10132</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                         (2U)</span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52e9a797b04f9577456af2499f5bd9ff">10133</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                         (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga107a9396d63c892a8e614897c9d0b132">10134</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                             DBGMCU_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno">10135</span> </div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno">10136</span><span class="comment">/********************  Bit definition for DBGMCU_APB1FZR1 register  ***********/</span></div>
<div class="line"><a id="l10137" name="l10137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf6234f0ec3303d8ae28e736e7cd91c8">10137</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos                 (0U)</span></div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1afef8611e0e9e20665bae18b9c7e7ef">10138</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)  </span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e31e820e9968c30b108509598027fd2">10139</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_TIM2_STOP                     DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk</span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga379608004abc6fc9cab53b586e711458">10140</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos                  (10U)</span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9914a6ac7dcf0d7c0933fa937b8e0158">10141</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk                  (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)   </span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9e0629a1c623acc595acbd4cf1393036">10142</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_RTC_STOP                      DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26fa68d128f2280629c8b9aa1038d022">10143</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos                 (11U)</span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80bb6b060ccabb7753bce2f61476ea57">10144</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)  </span></div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52ce8904c3deb2ee9f7c4ccf24338ffb">10145</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_WWDG_STOP                     DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l10146" name="l10146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07e87708bb327ab41e6cff6bb43e43d8">10146</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos                 (12U)</span></div>
<div class="line"><a id="l10147" name="l10147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac718e5c6fb75090420d1e3954bfc3d72">10147</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)  </span></div>
<div class="line"><a id="l10148" name="l10148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga316d929df7efccd0f815165d6b820064">10148</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_IWDG_STOP                     DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da2d2d53d17cae7254e119dfc7ffd6a">10149</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos                 (21U)</span></div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2db1f62185d8f2baaa12824b0e88681">10150</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)  </span></div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a015c9e7e6ee4a79a7569d6e0bb3019">10151</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C1_STOP                     DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk</span></div>
<div class="line"><a id="l10152" name="l10152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac73451cb8ad62de1972a8e1bee934cf6">10152</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos                 (22U)</span></div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2d4acf2bdbddacd9685a8a06575d371e">10153</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)  </span></div>
<div class="line"><a id="l10154" name="l10154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06359bf275dd6005dc0cfb3d920925af">10154</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C2_STOP                     DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk</span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac7d5e16a8a20e7ef4863617e5683f5cc">10155</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos                 (23U)</span></div>
<div class="line"><a id="l10156" name="l10156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacb3a00bc63c19c794fb7ef4205c9ff8">10156</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)  </span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga803390303f6c30099e913aeed3ae9c70">10157</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_I2C3_STOP                     DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk</span></div>
<div class="line"><a id="l10158" name="l10158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23a76eaa28fa24f4a26689f190f8b469">10158</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos               (31U)</span></div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga460fdf42d752a57ded9376a5eaf11b21">10159</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)</span></div>
<div class="line"><a id="l10160" name="l10160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a1bf488eda612a1dd204a392e17f806">10160</a></span><span class="preprocessor">#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP                   DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk</span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno">10161</span> </div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno">10162</span><span class="comment">/********************  Bit definition for DBGMCU_C2APB1FZR1 register  ***********/</span></div>
<div class="line"><a id="l10163" name="l10163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d221f0ab065f1443a68155f78dcf28a">10163</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_TIM2_STOP_Pos               (0U)</span></div>
<div class="line"><a id="l10164" name="l10164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7550f3f4591ca50da28411a97c0667b">10164</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_TIM2_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_TIM2_STOP_Pos)  </span></div>
<div class="line"><a id="l10165" name="l10165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9845170d2032c739fad0ac0424e8450">10165</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_TIM2_STOP                   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP_Msk</span></div>
<div class="line"><a id="l10166" name="l10166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1abfdc4679697704aea4fa88f820dea6">10166</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_RTC_STOP_Pos                (10U)</span></div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2087b0e7c0179bdb67f34d09e1c08d99">10167</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_RTC_STOP_Msk                (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_RTC_STOP_Pos)   </span></div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8694bf0305d218711bc71bacb2a57e93">10168</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_RTC_STOP                    DBGMCU_C2APB1FZR1_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf4ab29704e8ec54e913684c906db6a6b">10169</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_IWDG_STOP_Pos               (12U)</span></div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6f530e9606c1ee26e58abc0d27eb194">10170</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_IWDG_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_IWDG_STOP_Pos)  </span></div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga856e2038041c0001135f541a3b6b3580">10171</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_IWDG_STOP                   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l10172" name="l10172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef4bf2d115602eddce9c0a770f216042">10172</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C1_STOP_Pos               (21U)</span></div>
<div class="line"><a id="l10173" name="l10173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga72a413069519289791260851d0b2506e">10173</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C1_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_I2C1_STOP_Pos)  </span></div>
<div class="line"><a id="l10174" name="l10174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e4fb72fa4a59f5632559e415408ad74">10174</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C1_STOP                   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP_Msk</span></div>
<div class="line"><a id="l10175" name="l10175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa26cb19f994618b788cfe714b2d0b943">10175</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C2_STOP_Pos               (22U)</span></div>
<div class="line"><a id="l10176" name="l10176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02ea4af5b2020186942b2dfb3a89aff3">10176</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C2_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_I2C2_STOP_Pos)  </span></div>
<div class="line"><a id="l10177" name="l10177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5eb20a15a2857f15dbd35cd9e75bdb8">10177</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C2_STOP                   DBGMCU_C2APB1FZR1_DBG_I2C2_STOP_Msk</span></div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3822320533b7eacfad6de3c5dee7912">10178</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C3_STOP_Pos               (23U)</span></div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3ce6bacc08a962708be056bcc956bebb">10179</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C3_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_I2C3_STOP_Pos)  </span></div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c4ddb5790abbcad77806a244d9f601e">10180</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_I2C3_STOP                   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP_Msk</span></div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d88087979c6c61ee0ee53dc42077745">10181</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP_Pos             (31U)</span></div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe2b74e12d8b2740aa4b064f83752898">10182</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP_Pos)</span></div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94c195dda56154f4f99ab8fc87a6f33f">10183</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP                 DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP_Msk</span></div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno">10184</span> </div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno">10185</span><span class="comment">/********************  Bit definition for DBGMCU_APB1FZR2 register  ***********/</span></div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5f1dbf1d6cabb0b46d68be6a28c2f14a">10186</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos               (5U)</span></div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac6fbf7cdc7570d60422665a8b053f871">10187</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos)</span></div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a0e8fd3de4a817b09e0053665b10524">10188</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP                   DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk</span></div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga622772a2ab1642da8416dc376040b1d9">10189</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Pos               (6U)</span></div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdf64db2a288064748262a7528bbdcab">10190</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Pos)</span></div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabaa1f4745480fd3a3190b420fdc2c52">10191</a></span><span class="preprocessor">#define DBGMCU_APB1FZR2_DBG_LPTIM3_STOP                   DBGMCU_APB1FZR2_DBG_LPTIM3_STOP_Msk</span></div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno">10192</span> </div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno">10193</span><span class="comment">/********************  Bit definition for DBGMCU_C2APB1FZR2 register  ***********/</span></div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga289c810741f26ce305d88e13f85429eb">10194</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP_Pos             (5U)</span></div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3772d1dd985a4cd63eee39e8dd0ff929">10195</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP_Pos)</span></div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaabf3a2b3035bef8e13345bc9d551b5c5">10196</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP                 DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP_Msk</span></div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dcb38e8e7c126bb314ff5a4e5811759">10197</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM3_STOP_Pos             (6U)</span></div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31c4da0f1e80d79cae413f29a1a2fe81">10198</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM3_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_C2APB1FZR2_DBG_LPTIM3_STOP_Pos)</span></div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22e2ab62415bd8b45bed6d0b9cb19a2e">10199</a></span><span class="preprocessor">#define DBGMCU_C2APB1FZR2_DBG_LPTIM3_STOP                 DBGMCU_C2APB1FZR2_DBG_LPTIM3_STOP_Msk</span></div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno">10200</span> </div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno">10201</span><span class="comment">/********************  Bit definition for DBGMCU_APB2FZR register  ************/</span></div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae65c3848bb73c8fe97bb85ec7d3c5609">10202</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos                  (11U)</span></div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e5b6fbc6bba37b2978143a95f1faadc">10203</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk                  (0x1UL &lt;&lt; DBGMCU_APB2FZR_DBG_TIM1_STOP_Pos)</span></div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07fc826c4aefc00b8107d8820b5601d2">10204</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM1_STOP                      DBGMCU_APB2FZR_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae37c7f8b4c14d1ec717c35feb68d72bc">10205</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos                 (17U)</span></div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3103a7fb371d0ecb0a6025a5e0daf5e8">10206</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB2FZR_DBG_TIM16_STOP_Pos)</span></div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1991071c4a4bb3985f5262d658d96e81">10207</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM16_STOP                     DBGMCU_APB2FZR_DBG_TIM16_STOP_Msk</span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3d01a7292797ec2afde1f09fd91ba2f">10208</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos                 (18U)</span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb567e3c17d2b7b4eea7ccb6e92bb53e">10209</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_APB2FZR_DBG_TIM17_STOP_Pos)</span></div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8dc908ffc5b880da8d4eccad693f69d7">10210</a></span><span class="preprocessor">#define DBGMCU_APB2FZR_DBG_TIM17_STOP                     DBGMCU_APB2FZR_DBG_TIM17_STOP_Msk</span></div>
<div class="line"><a id="l10211" name="l10211"></a><span class="lineno">10211</span> </div>
<div class="line"><a id="l10212" name="l10212"></a><span class="lineno">10212</span><span class="comment">/********************  Bit definition for DBGMCU_C2APB2FZR register  ************/</span></div>
<div class="line"><a id="l10213" name="l10213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbf8e5a32154301cdab1020a3f62e4dd">10213</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM1_STOP_Pos                (11U)</span></div>
<div class="line"><a id="l10214" name="l10214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa6e9d5134218f580cc1cf4f6e019aa88">10214</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM1_STOP_Msk                (0x1UL &lt;&lt; DBGMCU_C2APB2FZR_DBG_TIM1_STOP_Pos)</span></div>
<div class="line"><a id="l10215" name="l10215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3957f6f8ed47d5efe87afa24b6ad79a9">10215</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM1_STOP                    DBGMCU_C2APB2FZR_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l10216" name="l10216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc7ce4b33ded97a9fb8788f309beb0ab">10216</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM16_STOP_Pos               (17U)</span></div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b7a6774fd89a5150efb2746f1d7de2e">10217</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM16_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB2FZR_DBG_TIM16_STOP_Pos)</span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa69eeac058823d52d52e7c924f756a78">10218</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM16_STOP                   DBGMCU_C2APB2FZR_DBG_TIM16_STOP_Msk</span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1706a646d2f6c78127b5dbf3dd235f34">10219</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM17_STOP_Pos               (18U)</span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf96c8f640c6dbcff5eb738ce3de84cdb">10220</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM17_STOP_Msk               (0x1UL &lt;&lt; DBGMCU_C2APB2FZR_DBG_TIM17_STOP_Pos)</span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f9df991c5a51a67cdd4c48860d0a400">10221</a></span><span class="preprocessor">#define DBGMCU_C2APB2FZR_DBG_TIM17_STOP                   DBGMCU_C2APB2FZR_DBG_TIM17_STOP_Msk</span></div>
<div class="line"><a id="l10222" name="l10222"></a><span class="lineno">10222</span> </div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno">10223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno">10224</span> </div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno">10225</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10226" name="l10226"></a><span class="lineno">10226</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno">10227</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l10228" name="l10228"></a><span class="lineno">10228</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno">10229</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno">10230</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l10231" name="l10231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cdca91d88f73215ab00bc9a84938584">10231</a></span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab39f58b244f6d1eb12be39b714e434e5">10232</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                   </span></div>
<div class="line"><a id="l10233" name="l10233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">10233</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">10234</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l10235" name="l10235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab930af301c357d666089faef3fe38982">10235</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                  </span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">10236</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa68d9cdf8e673e01035272fa228ab239">10237</a></span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86b7788d2996e1a0b729c23f6c01df18">10238</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                   </span></div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">10239</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l10240" name="l10240"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2cae3644294078a1a12ac19f86ece98e">10240</a></span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">10241</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                   </span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">10242</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l10243" name="l10243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga161776b682c51f69581800125bf89a48">10243</a></span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l10244" name="l10244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad5f92c5c62905feea73880ccbf6836aa">10244</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                   </span></div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">10245</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l10247" name="l10247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">10247</a></span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">10248</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">10249</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">10250</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">10251</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l10253" name="l10253"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga517317561e18e823ac75a35ae05b2c29">10253</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">10254</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                  </span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">10255</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l10257" name="l10257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee3940e6580a2f924894f6f2f80ca856">10257</a></span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l10258" name="l10258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">10258</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l10259" name="l10259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">10259</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga458d536d82aa3db7d227b0f00b36808f">10260</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">10261</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf464343e7584974eb24dd05fadeb3edc">10263</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Pos      (11U)</span></div>
<div class="line"><a id="l10264" name="l10264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa09b833467a8a80aea28716d5807c5d7">10264</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Msk      (0x1UL &lt;&lt; TIM_CR1_UIFREMAP_Pos)              </span></div>
<div class="line"><a id="l10265" name="l10265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">10265</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         </span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno">10267</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga86a631cdfa58f91c731b709e27ee6d0d">10268</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l10269" name="l10269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">10269</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                  </span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">10270</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga944661589a5e77ab328c5df5569d967a">10271</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l10272" name="l10272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac9908b05b59b90ba3e42124e7ad4347">10272</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                  </span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">10273</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga159a232ac14d50dc779712b5917e2ab5">10274</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">10275</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                  </span></div>
<div class="line"><a id="l10276" name="l10276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">10276</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">10278</a></span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l10279" name="l10279"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">10279</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l10280" name="l10280"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">10280</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf3e55308e84106d6501201e66bd46ab6">10281</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">10282</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l10283" name="l10283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">10283</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga493bce1bb3c1243de9e4a9069c261e54">10285</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">10286</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                  </span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">10287</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5a3877d7270c1ddf25da016cc40ed21">10288</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a08d73020c32fdaa4cc403f234792b1">10289</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                  </span></div>
<div class="line"><a id="l10290" name="l10290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">10290</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga820e5a3fe5cf4265bc144c8bd697d839">10291</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga146f505a2802837aa5799069416206bc">10292</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                 </span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae61f8d54923999fffb6db381e81f2b69">10293</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l10294" name="l10294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7e01ac6a03a0903067f24c11540e2f0">10294</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">10295</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                  </span></div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61467648a433bd887683b9a4760021fa">10296</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l10297" name="l10297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60d70395acf83574da7c53ca126bdd4d">10297</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga831140b7e39cda6b158041797be1ed37">10298</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                 </span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga769146db660b832f3ef26f892b567bd4">10299</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf56da9ea6f82692b87573a45abab7447">10300</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4d5376e0d45eef0125cf133db5a7189a">10301</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                  </span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">10302</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l10303" name="l10303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0849600336151b9eb3a0b405913bdd96">10303</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">10304</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                 </span></div>
<div class="line"><a id="l10305" name="l10305"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">10305</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab672f9b97f3346360d6d740328a780f7">10306</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">10307</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                  </span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad644f2f4b26e46587abedc8d3164e56e">10308</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l10309" name="l10309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga556f8a9d183deacc7abfe7233e6f55df">10309</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Pos          (16U)</span></div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f3b0a193707e2d7ba1421a526a531e2">10310</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS5_Pos)                  </span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8c885772c50b24cbef001463b4d6d618">10311</a></span><span class="preprocessor">#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             </span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga306dee1554fc8797ff3ce61ccbfd8b2f">10312</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Pos          (18U)</span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47b38c4fd500502e9489ef59908d5633">10313</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS6_Pos)                  </span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf1e1eb07347f77426b72990438c934">10314</a></span><span class="preprocessor">#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             </span></div>
<div class="line"><a id="l10316" name="l10316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14">10316</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Pos          (20U)</span></div>
<div class="line"><a id="l10317" name="l10317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f56183c230729b98063b3f3876bad47">10317</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Msk          (0xFUL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">10318</a></span><span class="preprocessor">#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             </span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga07efe60d8d7305b78085233ddaecb990">10319</a></span><span class="preprocessor">#define TIM_CR2_MMS2_0            (0x1UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0248e35956d0d22ac66dcd67aab317c5">10320</a></span><span class="preprocessor">#define TIM_CR2_MMS2_1            (0x2UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10321" name="l10321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa49670c71a446e5201994716b08b1527">10321</a></span><span class="preprocessor">#define TIM_CR2_MMS2_2            (0x4UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3503937610adbf78153c1fcfa4bcd6ea">10322</a></span><span class="preprocessor">#define TIM_CR2_MMS2_3            (0x8UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l10324" name="l10324"></a><span class="lineno">10324</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">10325</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l10326" name="l10326"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34db507d082a38eb597b9a27bb659ace">10326</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x10007UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10327" name="l10327"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">10327</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">10328</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x00001UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10329" name="l10329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa980a3121ab6cda5a4a42b959da8421e">10329</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x00002UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10330" name="l10330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63847fc3c71f582403e6301b1229c3ed">10330</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x00004UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf87a33432788ed16b0582056d03bc29">10331</a></span><span class="preprocessor">#define TIM_SMCR_SMS_3            (0x10000UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7">10333</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)</span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf5453c5f4636105b0f1a6820dd57105">10334</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1UL &lt;&lt; TIM_SMCR_OCCS_Pos)                 </span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">10335</a></span><span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafcaa765c40260187fc144e9e8138cc4b">10337</a></span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l10338" name="l10338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">10338</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x30007UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">10339</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l10340" name="l10340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">10340</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x00001UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb82212fcc89166a43ff97542da9182d">10341</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x00002UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">10342</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x00004UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6abf2e23327e612d1363e664bf1e1221">10343</a></span><span class="preprocessor">#define TIM_SMCR_TS_3             (0x10000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaccf33c88c2d65cf2bcf20dbf80f4ea60">10344</a></span><span class="preprocessor">#define TIM_SMCR_TS_4             (0x20000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga904f429175a5ab1cfb78af1487d8b187">10346</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l10347" name="l10347"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">10347</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                  </span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">10348</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">10350</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">10351</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10352" name="l10352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">10352</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">10353</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">10354</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafb5528381fb64ffbcc719de478391ae2">10355</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6082700946fc61a6f9d6209e258fcc14">10356</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0f059d7026ed8c8b644ec62d416323b">10358</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">10359</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10360" name="l10360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">10360</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l10361" name="l10361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga00b43cd09557a69ed10471ed76b228d8">10361</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf12f04862dbc92ca238d1518b27b16b">10362</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l10364" name="l10364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">10364</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">10365</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                  </span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">10366</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gada5b5864ba9fe393be0bcd168e3cf439">10367</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77f8984e6ac3422454b0a586a2b973e3">10368</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                  </span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">10369</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno">10371</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga177019595c3a462255e7ea4a64cde2a6">10372</a></span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab47c8f36981860ff345f922f6ba02662">10373</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                  </span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">10374</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca1de767246ce92802bca84ae436364">10375</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">10376</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                </span></div>
<div class="line"><a id="l10377" name="l10377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">10377</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5dcc06e124f3980a1d8a949787acc90">10378</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">10379</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                </span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">10380</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">10381</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">10382</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                </span></div>
<div class="line"><a id="l10383" name="l10383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">10383</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac98032297756f6e341f92fa243278e98">10384</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l10385" name="l10385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">10385</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                </span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">10386</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f87983f6cb8450b975286079c19ff29">10387</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe9af339214666b3251fff9598277b1f">10388</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                </span></div>
<div class="line"><a id="l10389" name="l10389"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">10389</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa348f21e19ac18be00577cc2844941d6">10390</a></span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadf3e781c907ca4774fae5c089e445f5a">10391</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                  </span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">10392</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68f1acf20b177e729494b03d389fc879">10393</a></span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l10394" name="l10394"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad054244795a6fcd3bc1ff35e4c651982">10394</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                  </span></div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">10395</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l10396" name="l10396"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5078f4d6a9f542a502194cd1499f90a3">10396</a></span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66544291fb58960e9f4018509a4dee09">10397</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                  </span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">10398</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">10399</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40247fa7b772b644df2754b599e71e22">10400</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                </span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">10401</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga567e807487bdcf4d7db0c50c02154420">10402</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">10403</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                </span></div>
<div class="line"><a id="l10404" name="l10404"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">10404</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l10405" name="l10405"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e08651981fedc16b1ed9925c4f84373">10405</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l10406" name="l10406"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">10406</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                </span></div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">10407</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">10408</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">10409</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                </span></div>
<div class="line"><a id="l10410" name="l10410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">10410</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed">10411</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l10412" name="l10412"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">10412</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                </span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">10413</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b1014527f96f63edc7dfa3b79297557">10414</a></span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbd5aee3b64fd928be288ae86b4fa020">10415</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                  </span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">10416</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l10418" name="l10418"></a><span class="lineno">10418</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga558df2cd4bfe780f9381149b4e0eab19">10419</a></span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l10420" name="l10420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a713154f9408c97cd7b193f23affab2">10420</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                    </span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">10421</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61c518804171ea0813d7dd5702adde4c">10422</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">10423</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                  </span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">10424</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l10425" name="l10425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef088105198e8850e542fc8e0fd362ae">10425</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l10426" name="l10426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac970c8ac8779185ba8f313e280c40902">10426</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                  </span></div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">10427</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l10428" name="l10428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">10428</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">10429</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                  </span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">10430</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f5a114b99523c3f6766951ab28026f9">10431</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l10432" name="l10432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">10432</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                  </span></div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">10433</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l10434" name="l10434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa44f0ec2b4134ef80ce28d7a878772af">10434</a></span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">10435</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                  </span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">10436</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l10437" name="l10437"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc65e5e222f7625dda796d36e0c0d563">10437</a></span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l10438" name="l10438"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad9bed9cae745d41a987675821b202a">10438</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                    </span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">10439</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3">10440</a></span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga778093c3983d94f88d6da49de96c9826">10441</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                    </span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">10442</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38f9773dcf1820ffbf5223529b607c7b">10443</a></span><span class="preprocessor">#define TIM_SR_B2IF_Pos           (8U)</span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad64da46f96903b3c765a23c742523ceb">10444</a></span><span class="preprocessor">#define TIM_SR_B2IF_Msk           (0x1UL &lt;&lt; TIM_SR_B2IF_Pos)                   </span></div>
<div class="line"><a id="l10445" name="l10445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">10445</a></span><span class="preprocessor">#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              </span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">10446</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae38020b672e525cf31f3a21a01ee680f">10447</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                  </span></div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">10448</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a0188211bdf0406c2712d92e7d644c3">10449</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga772886dce929789865cf7053728488d4">10450</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                  </span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">10451</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l10452" name="l10452"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga131fff23ae52a9ae98267f06f35b9abb">10452</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l10453" name="l10453"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36d466016b806136b3e0251363e7e38d">10453</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                  </span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">10454</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa692368f903e95550c110a8cdbece996">10455</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga36421d430d4fd0d34d02444b5da804b5">10456</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                  </span></div>
<div class="line"><a id="l10457" name="l10457"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">10457</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l10458" name="l10458"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c7c1fa324513963663efc33746d2824">10458</a></span><span class="preprocessor">#define TIM_SR_SBIF_Pos           (13U)</span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2">10459</a></span><span class="preprocessor">#define TIM_SR_SBIF_Msk           (0x1UL &lt;&lt; TIM_SR_SBIF_Pos)                   </span></div>
<div class="line"><a id="l10460" name="l10460"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">10460</a></span><span class="preprocessor">#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              </span></div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8534da998a3c083d65ffb2faae4e99fe">10461</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Pos          (16U)</span></div>
<div class="line"><a id="l10462" name="l10462"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65">10462</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC5IF_Pos)                  </span></div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">10463</a></span><span class="preprocessor">#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             </span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga384924af9f6b51bc3009bfd1b1f698e0">10464</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Pos          (17U)</span></div>
<div class="line"><a id="l10465" name="l10465"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1">10465</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC6IF_Pos)                  </span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">10466</a></span><span class="preprocessor">#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             </span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno">10469</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71cd5b80d699afa003cb407a74dc0593">10470</a></span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l10471" name="l10471"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ff315da1492025d608eb2c71e1e4462">10471</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                    </span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">10472</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee06d20dfa5d132d221a28193dedd211">10473</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">10474</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                  </span></div>
<div class="line"><a id="l10475" name="l10475"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">10475</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49003c85e8c92b159faee96d1c6a8cea">10476</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacfa4c983163836490441a78e7bf89b67">10477</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                  </span></div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">10478</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8006ffc22a9a37d21364e8023d7eb145">10479</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l10480" name="l10480"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">10480</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                  </span></div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">10481</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga49b4e300af06da863900ba29d894eb26">10482</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l10483" name="l10483"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8ae87478438e43366db04ac05db1db0e">10483</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                  </span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">10484</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278">10485</a></span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l10486" name="l10486"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab04646da2ee78ff6e2d4c483c8050d20">10486</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                  </span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">10487</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad68094deb44a74ef649c243ec840b9a2">10488</a></span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l10489" name="l10489"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb01f674152f674c87c21b6147963d5">10489</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                    </span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">10490</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga068531a673c44015bef074e6c926ce77">10491</a></span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l10492" name="l10492"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3cbac05839c59f31bd13664890685941">10492</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                    </span></div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">10493</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bd90bade3c3486602bcad1cfc58d5ed">10494</a></span><span class="preprocessor">#define TIM_EGR_B2G_Pos           (8U)</span></div>
<div class="line"><a id="l10495" name="l10495"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3">10495</a></span><span class="preprocessor">#define TIM_EGR_B2G_Msk           (0x1UL &lt;&lt; TIM_EGR_B2G_Pos)                   </span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">10496</a></span><span class="preprocessor">#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              </span></div>
<div class="line"><a id="l10498" name="l10498"></a><span class="lineno">10498</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8824b80350897e1b65c1b98f1b7e9469">10499</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae45972a14def2a4e25e20a688e535b80">10500</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10501" name="l10501"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">10501</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e4968b5500d58d1aebce888da31eb5d">10502</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga299207b757f31c9c02471ab5f4f59dbe">10503</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">10505</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaae9383afb4e7ea68c9254f69461ec626">10506</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)               </span></div>
<div class="line"><a id="l10507" name="l10507"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">10507</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">10508</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad6ad2b511f62760051b61edc1d666b02">10509</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)               </span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">10510</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">10512</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l10513" name="l10513"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga45e26a7685848c6cd8572038f06ceab1">10513</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">10514</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">10515</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">10516</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac024f6b9972b940925ab5786ee38701b">10517</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac93dfe7865726bc84363684b9fa01c93">10518</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">10520</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga574f991bc328a80c9b44224e9a74d045">10521</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)               </span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">10522</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l10524" name="l10524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e06c5ff5024706a767be3454512401e">10524</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1df8354fa71992fddecba93c6309c7f3">10525</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">10526</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l10527" name="l10527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">10527</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">10528</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab7240668687c24e88a8738b3a84be511">10530</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">10531</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)               </span></div>
<div class="line"><a id="l10532" name="l10532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">10532</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l10533" name="l10533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga819513a7183766b4427cddfb08413eb7">10533</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga664936de978a62b290fe7da4c2b1c395">10534</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)               </span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabddbf508732039730125ab3e87e9d370">10535</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l10537" name="l10537"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae31265c2d3adef5873acc64f2f0045a1">10537</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">10538</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">10539</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadbb68b91da16ffd509a6c7a2a397083c">10540</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaedb673b7e2c016191579de704eb842e4">10541</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10542" name="l10542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">10542</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4afde805ac7d80768b0e8a94133cc108">10543</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e30d09989e2a51517b5962e63baf1dd">10545</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3c788cd4e4e8549585b21e050bf91de5">10546</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)               </span></div>
<div class="line"><a id="l10547" name="l10547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">10547</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno">10549</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">10550</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">10551</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10552" name="l10552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">10552</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l10553" name="l10553"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05673358a44aeaa56daefca67341b29d">10553</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf42b75da9b2f127dca98b6ca616f7add">10554</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">10556</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l10557" name="l10557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gade8750e792254e281c4999de3fbf9e13">10557</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10558" name="l10558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">10558</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7dde4afee556d2d8d22885f191da65a6">10559</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga201491465e6864088210bccb8491be84">10560</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabaa55ab1e0109b055cabef579c32d67b">10561</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10562" name="l10562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga23da95530eb6d6451c7c9e451a580f42">10562</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">10564</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">10565</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10566" name="l10566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">10566</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">10567</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10568" name="l10568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae861d74943f3c045421f9fdc8b966841">10568</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaed5a16f773b95122caa60dbdd5b22964">10570</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b1456053707716ae50feded2a118887">10571</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b942752d686c23323880ff576e7dffb">10572</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d75acd7072f28844074702683d8493f">10573</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">10574</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga932148c784f5cbee4dfcafcbadaf0107">10575</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10576" name="l10576"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafece48b6f595ef9717d523fa23cea1e8">10576</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno">10578</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaab00cf673f46bb5a112370ff94d5495b">10579</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac236d456c1635745129611f040e50392">10580</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10581" name="l10581"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabcc7e322b02c9c406b3ff70308260">10581</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">10582</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4bed6648aad6e8d16196246b355452dc">10583</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">10585</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l10586" name="l10586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaef7fdd716098d6370d1fbef9ec6de226">10586</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)               </span></div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6d8d2847058747ce23a648668ce4dba">10587</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">10588</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga340c7064a44bc7478982f5ef7a7655f9">10589</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)               </span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga276fd2250d2b085b73ef51cb4c099d24">10590</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc968db76163687538732d31cf4d4d91">10592</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">10593</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10594" name="l10594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">10594</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga899b26ffa9c5f30f143306b8598a537f">10595</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91476ae2cc3449facafcad82569e14f8">10596</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10597" name="l10597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20394da7afcada6c3fc455b05004cff5">10597</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa715c5b88b33870f6f8763f6df5dab4e">10598</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l10600" name="l10600"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga03695b16c15f57bd329b050603e11ff6">10600</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga040e81b609666fec1f0476346bb8b942">10601</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)               </span></div>
<div class="line"><a id="l10602" name="l10602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4209d414df704ce96c54abb2ea2df66a">10602</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">10604</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l10605" name="l10605"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66957133f2ac46cacb14834a6ad46b9b">10605</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga294e216b50edd1c2f891143e1f971048">10606</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l10607" name="l10607"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">10607</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6386ec77a3a451954325a1512d44f893">10608</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l10610" name="l10610"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69ec4d183286e02653876ead0a835a09">10610</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">10611</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)               </span></div>
<div class="line"><a id="l10612" name="l10612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70dc197250c2699d470aea1a7a42ad57">10612</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf1271844d8091a2494487cd082a585ca">10613</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga28c07cee007c349ef4ba4a954b341ff4">10614</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)               </span></div>
<div class="line"><a id="l10615" name="l10615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">10615</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">10617</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l10618" name="l10618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">10618</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10619" name="l10619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">10619</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l10620" name="l10620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad866f52cce9ce32e3c0d181007b82de5">10620</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafd97b1c86dd4953f3382fea317d165af">10621</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">10622</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae00088921276b0185b802397e30e45f6">10623</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l10625" name="l10625"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">10625</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l10626" name="l10626"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a3897ea2b9197cbc75507df645faefc">10626</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)               </span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">10627</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno">10629</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l10630" name="l10630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae531e77cc77a9a76a0f32074ad371cf2">10630</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabec127dfbd39286e7467a88e42b0e2a2">10631</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10632" name="l10632"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">10632</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l10633" name="l10633"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga588513395cbf8be6f4749c140fbf811c">10633</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10634" name="l10634"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd27b9bdcc161c90dc1712074a66f29d">10634</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">10636</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac13900fc61a22d5b43f579e5854fa2c">10637</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10638" name="l10638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad218af6bd1de72891e1b85d582b766cd">10638</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">10639</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10640" name="l10640"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga26f92a3f831685d6df7ab69e68181849">10640</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">10641</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10642" name="l10642"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">10642</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l10644" name="l10644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1df596e58e5b71467be3d85988fb302f">10644</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l10645" name="l10645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga289328a0304739b4459fa74978be5aa4">10645</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10646" name="l10646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">10646</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l10647" name="l10647"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80f7d206409bc551eab06819e17451e4">10647</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf6690f5e98e02addd5e75643767c6d66">10648</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l10650" name="l10650"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafdce62241567cc540d3b7ce61084c1e2">10650</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">10651</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad51653fd06a591294d432385e794a19e">10652</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l10653" name="l10653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">10653</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10654" name="l10654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac4dcc1562c0c017493e4ee6b32354e85">10654</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2b96de7db8b71ac7e414f247b871a53c">10655</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10656" name="l10656"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga25d0f55e5b751f2caed6a943f5682a09">10656</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno">10658</span><span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span></div>
<div class="line"><a id="l10659" name="l10659"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga32822f2cd21a18c96f7e29c0b49c9521">10659</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Pos       (2U)</span></div>
<div class="line"><a id="l10660" name="l10660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41440b5b66b657da3b56d964d5c98e6b">10660</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5FE_Pos)               </span></div>
<div class="line"><a id="l10661" name="l10661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1bfc494938e6bc6cecf58fe5200956a">10661</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          </span></div>
<div class="line"><a id="l10662" name="l10662"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab8797e16e9a271f511855e2d78cf32e2">10662</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Pos       (3U)</span></div>
<div class="line"><a id="l10663" name="l10663"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc9d1be96a903e2317f0fc926e74f2e0">10663</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5PE_Pos)               </span></div>
<div class="line"><a id="l10664" name="l10664"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2efaf0e7c00e772ba4662978f4793666">10664</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          </span></div>
<div class="line"><a id="l10666" name="l10666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc55654cfbb3416e4207046c90c2a718">10666</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Pos        (4U)</span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac">10667</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9288ac5e548cd27131a8178dbb439148">10668</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           </span></div>
<div class="line"><a id="l10669" name="l10669"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb">10669</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10670" name="l10670"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gafba30d9baa5e308b080bc7c0bc20b388">10670</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10671" name="l10671"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadc049a5a0b8a82af4416e64229e5a478">10671</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf78cb1c998cc7cf37399aa471e338ab0">10672</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac33a60e86a6796eafd5562dec9814263">10674</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Pos       (7U)</span></div>
<div class="line"><a id="l10675" name="l10675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a806bf0c14b4a19f160feb99409e41a">10675</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5CE_Pos)               </span></div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9317192d013659f6d1708faeeda26922">10676</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          </span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga278195e7652134e746fbaddc08b82ff9">10678</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Pos       (10U)</span></div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de">10679</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6FE_Pos)               </span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0edb08af3da878d46153477508fbbbf8">10680</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          </span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadad2b24b8d25496f8a06717b73a73c29">10681</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Pos       (11U)</span></div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b1634df85bbd21e3be7b5d09164d961">10682</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6PE_Pos)               </span></div>
<div class="line"><a id="l10683" name="l10683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga421f1263c2900e4c952424d5cb062476">10683</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          </span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga466e3ed64b59a46aef001bb7915e1366">10685</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Pos        (12U)</span></div>
<div class="line"><a id="l10686" name="l10686"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7cf8ce57a967a976fa5a23029743d3cf">10686</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41403a6becee1f75d12757fb922559cb">10687</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           </span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca">10688</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10689" name="l10689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga918d4cefba958f09580585eb55e0c253">10689</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7faa4f85b1118969ec7f596ed986cb56">10690</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaff0202c101a1709dbf736a349995e7d1">10691</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0998bdd67b7778deb48cc0d063ba574d">10693</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Pos       (15U)</span></div>
<div class="line"><a id="l10694" name="l10694"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab43e090b350a0cf1c09071d94970f5f9">10694</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6CE_Pos)               </span></div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5d91bdb4d4c027143628767929f996b9">10695</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          </span></div>
<div class="line"><a id="l10697" name="l10697"></a><span class="lineno">10697</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6da61acdf3f1662c2a522820260f0ca1">10698</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l10699" name="l10699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">10699</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                 </span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">10700</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15c77329fadbcb3c84bde50fca4531fb">10701</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3006ecce72e486321261536ae385732f">10702</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                 </span></div>
<div class="line"><a id="l10703" name="l10703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">10703</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l10704" name="l10704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac27744605da2a44ce88bcd692a6dd639">10704</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l10705" name="l10705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6f84300589fc23c7ad7c688b77adffd6">10705</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                </span></div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga813056b3f90a13c4432aeba55f28957e">10706</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">10707</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22ca6b2d577776a67d48e9a7e1863700">10708</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                </span></div>
<div class="line"><a id="l10709" name="l10709"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">10709</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l10710" name="l10710"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a7e6fef34c0f02a97140620a2429b84">10710</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l10711" name="l10711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91010bed31fbd01d7013fe9be759b215">10711</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                 </span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76392a4d63674cd0db0a55762458f16c">10712</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l10713" name="l10713"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">10713</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga95f10f70479dce9444a304a58dfa52e1">10714</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                 </span></div>
<div class="line"><a id="l10715" name="l10715"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">10715</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a">10716</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l10717" name="l10717"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga395e49f88082d5e2144801c98047e03b">10717</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                </span></div>
<div class="line"><a id="l10718" name="l10718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a784649120eddec31998f34323d4156">10718</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l10719" name="l10719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">10719</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l10720" name="l10720"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1b294ed91060a15ee77651cd8e688e70">10720</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                </span></div>
<div class="line"><a id="l10721" name="l10721"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">10721</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l10722" name="l10722"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaee67670829d7a6333cae4b5eada7899">10722</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">10723</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                 </span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">10724</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab92731a4de3cb45962bfc34f3986a3bb">10725</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga647aadf30c1f4c7850a025bce9e264a6">10726</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                 </span></div>
<div class="line"><a id="l10727" name="l10727"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">10727</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l10728" name="l10728"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc">10728</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l10729" name="l10729"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">10729</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                </span></div>
<div class="line"><a id="l10730" name="l10730"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">10730</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l10731" name="l10731"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacc4768173a56472e6f19ca49bb229e6a">10731</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l10732" name="l10732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">10732</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                </span></div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">10733</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l10734" name="l10734"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8e4f1890df26547229ce711eed7a30c3">10734</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l10735" name="l10735"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">10735</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                 </span></div>
<div class="line"><a id="l10736" name="l10736"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga940b041ab5975311f42f26d314a4b621">10736</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l10737" name="l10737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">10737</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l10738" name="l10738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">10738</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                 </span></div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">10739</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga451b690ca839a363b6b911bcacafffb4">10740</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e263b29e870a454c029f4a825f4f50e">10741</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                </span></div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga41b88bff3f38cec0617ce66fa5aef260">10742</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l10743" name="l10743"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadb96234a35d5c12b13cc5b84a95145fc">10743</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Pos         (16U)</span></div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e">10744</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5E_Pos)                 </span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0ee3a244dfa78f27f9e248f142defd0">10745</a></span><span class="preprocessor">#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            </span></div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga136a467d3f0e5bb516adaee089516802">10746</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Pos         (17U)</span></div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1fb78c4138706b523ac3a879782702c7">10747</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5P_Pos)                 </span></div>
<div class="line"><a id="l10748" name="l10748"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">10748</a></span><span class="preprocessor">#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            </span></div>
<div class="line"><a id="l10749" name="l10749"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8d24bc5620b196c6255c2209a29164a5">10749</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Pos         (20U)</span></div>
<div class="line"><a id="l10750" name="l10750"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9ef4ea79463170df9a037e2582631e03">10750</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6E_Pos)                 </span></div>
<div class="line"><a id="l10751" name="l10751"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga325a9db5038e4031b332099f9a0c990d">10751</a></span><span class="preprocessor">#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            </span></div>
<div class="line"><a id="l10752" name="l10752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6e4e03148897b4f8d664b77cb11f3a66">10752</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Pos         (21U)</span></div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50ce2c07d9587bf60ca858a9d14b555c">10753</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6P_Pos)                 </span></div>
<div class="line"><a id="l10754" name="l10754"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">10754</a></span><span class="preprocessor">#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            </span></div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno">10756</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l10757" name="l10757"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">10757</a></span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac54bb0107f222981fe8c8416af521fd0">10758</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">10759</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0736a57db06ead26456234444a8a74ba">10760</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Pos        (31U)</span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31400d488e545a45eba6e90e0958c069">10761</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Msk        (0x1UL &lt;&lt; TIM_CNT_UIFCPY_Pos)                </span></div>
<div class="line"><a id="l10762" name="l10762"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">10762</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           </span></div>
<div class="line"><a id="l10764" name="l10764"></a><span class="lineno">10764</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l10765" name="l10765"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">10765</a></span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l10766" name="l10766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacff3a421342fafac2e25421084bd85df">10766</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                </span></div>
<div class="line"><a id="l10767" name="l10767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaefb85e4000ddab0ada67c5964810da35">10767</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l10769" name="l10769"></a><span class="lineno">10769</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">10770</a></span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga166174bde137aa84aec495eef6907ed3">10771</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gace50256fdecc38f641050a4a3266e4d9">10772</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno">10774</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab062a3ee5ed93cef0fd1de937719fe5c">10775</a></span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga06e8380ec8ac6138f401fa53833978fc">10776</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFFFUL &lt;&lt; TIM_RCR_REP_Pos)                </span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadcef8f28580e36cdfda3be1f7561afc7">10777</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l10779" name="l10779"></a><span class="lineno">10779</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga815f704b96c35f8f2b4a9160913e36f6">10780</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l10781" name="l10781"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1052d30a540b5332d39cc9e1e23587bb">10781</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)          </span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac927cc11eff415210dcf94657d8dfbe0">10782</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno">10784</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l10785" name="l10785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">10785</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l10786" name="l10786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">10786</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)          </span></div>
<div class="line"><a id="l10787" name="l10787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">10787</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l10789" name="l10789"></a><span class="lineno">10789</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga69a2438c905cf2e7f0c15b06090be697">10790</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3983e861f1f4418bf3df69d263550024">10791</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)          </span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4e85064d37d387851e95c5c1f35315a1">10792</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l10794" name="l10794"></a><span class="lineno">10794</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga812691bb8cabc5eef6093926c6afb0fa">10795</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e2e10599fa35e837f604584c742551f">10796</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)          </span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15c9dd67a6701b5498926ae536773eca">10797</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l10799" name="l10799"></a><span class="lineno">10799</span><span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span></div>
<div class="line"><a id="l10800" name="l10800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga913b286e9b9adc82f44b5792aed666cb">10800</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Pos         (0U)</span></div>
<div class="line"><a id="l10801" name="l10801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a">10801</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Msk         (0xFFFFUL &lt;&lt; TIM_CCR5_CCR5_Pos)              </span></div>
<div class="line"><a id="l10802" name="l10802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">10802</a></span><span class="preprocessor">#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            </span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf5c3fcf05bbe2b2c3d92af39f0e2615">10803</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Pos        (29U)</span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5e7707fe708a5d704159008c77655f7b">10804</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C1_Pos)                </span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">10805</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           </span></div>
<div class="line"><a id="l10806" name="l10806"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2dccb0aa764e1d8a39876ab07e09a74d">10806</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Pos        (30U)</span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98">10807</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C2_Pos)                </span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">10808</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           </span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad9d34a39b754ea3f0ffb75030a0b66d8">10809</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Pos        (31U)</span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6ea9e79e0528eefb3b45918774246531">10810</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C3_Pos)                </span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">10811</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           </span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno">10813</span><span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span></div>
<div class="line"><a id="l10814" name="l10814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fe6722765cf52f67b80cd3f59f1494f">10814</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Pos         (0U)</span></div>
<div class="line"><a id="l10815" name="l10815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf3f84efc6a97c06036734752c90b890">10815</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Msk         (0xFFFFUL &lt;&lt; TIM_CCR6_CCR6_Pos)              </span></div>
<div class="line"><a id="l10816" name="l10816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac811f82d51257abd39a3ade0b7e2d990">10816</a></span><span class="preprocessor">#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            </span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno">10818</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l10819" name="l10819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201">10819</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">10820</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">10821</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l10822" name="l10822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">10822</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">10823</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10824" name="l10824"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f06a132eba960bd6cc972e3580d537c">10824</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae7868643a65285fc7132f040c8950f43">10825</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga503b44e30a5fb77c34630d1faca70213">10826</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">10827</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf7d418cbd0db89991522cb6be34a017e">10828</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10829" name="l10829"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac945c8bcf5567912a88eb2acee53c45b">10829</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l10831" name="l10831"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga71810028fd9aba73ee3b92d59017cb8d">10831</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l10832" name="l10832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">10832</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">10833</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l10834" name="l10834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabbd1736c8172e7cd098bb591264b07bf">10834</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga756df80ff8c34399435f52dca18e6eee">10835</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga508a8d8aea6def7bd3dd689ff5f47312">10837</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga05ff8c5f843f6587554de55163a0f420">10838</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                 </span></div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">10839</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5738bf6a27c598bc93b37db41f1a21c1">10840</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l10841" name="l10841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga396c60115df4f4f217ae3b2df15d130c">10841</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                 </span></div>
<div class="line"><a id="l10842" name="l10842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">10842</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga27bff46bd1b077d0a152e4600397f98d">10843</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l10844" name="l10844"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2272c6e4c575623c1f46f482cd957415">10844</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                  </span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">10845</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l10846" name="l10846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf42525a0a24fac15595720c1ef01d57a">10846</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga101b7d11ccc8db986ee394ec26167130">10847</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                  </span></div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">10848</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a">10849</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l10850" name="l10850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">10850</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                  </span></div>
<div class="line"><a id="l10851" name="l10851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">10851</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l10852" name="l10852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae1874eb52559400db69885a6dee768c4">10852</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l10853" name="l10853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaead4c63fdacf9c85e3c997275649aa8e">10853</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                  </span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">10854</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0a276db9f8f1830064dd5905a73df612">10856</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Pos          (16U)</span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4">10857</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Msk          (0xFUL &lt;&lt; TIM_BDTR_BKF_Pos)                  </span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">10858</a></span><span class="preprocessor">#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             </span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf8259adbdbe9ba5bd8f40d508504d2d0">10859</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Pos         (20U)</span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5227d19ecfa2559de4271672ed8c3e75">10860</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Msk         (0xFUL &lt;&lt; TIM_BDTR_BK2F_Pos)                 </span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">10861</a></span><span class="preprocessor">#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            </span></div>
<div class="line"><a id="l10863" name="l10863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecfb172630ebfd6dc86f7634ea8826ff">10863</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Pos         (24U)</span></div>
<div class="line"><a id="l10864" name="l10864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga910d00d0c755277ce1f85e74cdd2ef93">10864</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2E_Pos)                 </span></div>
<div class="line"><a id="l10865" name="l10865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">10865</a></span><span class="preprocessor">#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            </span></div>
<div class="line"><a id="l10866" name="l10866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaecd1378c80f27716d7322e296bf4c90e">10866</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Pos         (25U)</span></div>
<div class="line"><a id="l10867" name="l10867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3b1760db2566652821d0c0853b898049">10867</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2P_Pos)                 </span></div>
<div class="line"><a id="l10868" name="l10868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">10868</a></span><span class="preprocessor">#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            </span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab718d04f3fadaba7c5caf79ca015bbc7">10871</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Pos       (26U)</span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga91b6f0983b98efad36bba7aa5868f5df">10872</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Msk       (0x1UL &lt;&lt; TIM_BDTR_BKDSRM_Pos)               </span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">10873</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          </span></div>
<div class="line"><a id="l10874" name="l10874"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9d4229c7b08dd96ff74beea9ce130e5d">10874</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Pos      (27U)</span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga978f2466e3874ec0b0a0eafeb8b05620">10875</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Msk      (0x1UL &lt;&lt; TIM_BDTR_BK2DSRM_Pos)              </span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">10876</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         </span></div>
<div class="line"><a id="l10878" name="l10878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaac75725cd45f69c38741ed6954f160e0">10878</a></span><span class="preprocessor">#define TIM_BDTR_BKBID_Pos        (28U)</span></div>
<div class="line"><a id="l10879" name="l10879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8b1bf3263a1093fd5fc7d64532ef5d46">10879</a></span><span class="preprocessor">#define TIM_BDTR_BKBID_Msk        (0x1UL &lt;&lt; TIM_BDTR_BKBID_Pos)                </span></div>
<div class="line"><a id="l10880" name="l10880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58c65231de95b67cb2d115064ab57f60">10880</a></span><span class="preprocessor">#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           </span></div>
<div class="line"><a id="l10881" name="l10881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4f021f54538b6e82345ad6c473a45132">10881</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID_Pos       (29U)</span></div>
<div class="line"><a id="l10882" name="l10882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga62d72088db15cb4b988545ebadb85bf2">10882</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID_Msk       (0x1UL &lt;&lt; TIM_BDTR_BK2BID_Pos)               </span></div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab3c8126b8cc13f3338b59f1e91202d43">10883</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          </span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno">10884</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3a306a1cb19e8538984d63e2728f18c9">10885</a></span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">10886</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">10887</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">10888</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a0185643c163930e30f0a1cf5fe364e">10889</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">10890</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga105f44ff18cbbd4ff4d60368c9184430">10891</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10892" name="l10892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">10892</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l10894" name="l10894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2e78721748388667766590962b29f610">10894</a></span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l10895" name="l10895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19d5bc5ed6177c1603a35d52918e5068">10895</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">10896</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l10897" name="l10897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga677195c0b4892bb6717564c0528126a9">10897</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad427ba987877e491f7a2be60e320dbea">10898</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga369926f2a8ca5cf635ded9bb4619189c">10899</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">10900</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10901" name="l10901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">10901</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno">10903</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga404a796ef83390218d4aed467f779ca0">10904</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">10905</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)              </span></div>
<div class="line"><a id="l10906" name="l10906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">10906</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno">10908</span><span class="comment">/*******************  Bit definition for TIM1_OR1 register  ******************/</span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad87257dfcedb255280386629e5dbf7ba">10909</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC_RMP_Pos   (0U)</span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga70221eba6c6144d31296bbf19babcf13">10910</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC_RMP_Msk   (0x3UL &lt;&lt; TIM1_OR1_ETR_ADC_RMP_Pos)         </span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa9d7f7f115772ce0fd4f90662c3a9570">10911</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC_RMP       TIM1_OR1_ETR_ADC_RMP_Msk                    </span></div>
<div class="line"><a id="l10912" name="l10912"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">10912</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC_RMP_0     (0x1UL &lt;&lt; TIM1_OR1_ETR_ADC_RMP_Pos)         </span></div>
<div class="line"><a id="l10913" name="l10913"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">10913</a></span><span class="preprocessor">#define TIM1_OR1_ETR_ADC_RMP_1     (0x2UL &lt;&lt; TIM1_OR1_ETR_ADC_RMP_Pos)         </span></div>
<div class="line"><a id="l10914" name="l10914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabc84c9b0f4267013069671868a3aa789">10914</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP_Pos       (4U)</span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacd117ef11ab350d17d484c834bcfccd6">10915</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP_Msk       (0x1UL &lt;&lt; TIM1_OR1_TI1_RMP_Pos)             </span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga001fc39f08ec583f846e9d2c43ccad24">10916</a></span><span class="preprocessor">#define TIM1_OR1_TI1_RMP           TIM1_OR1_TI1_RMP_Msk                        </span></div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno">10918</span><span class="comment">/*******************  Bit definition for TIM2_OR1 register  ******************/</span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gacf008c42c6af36ed66bed648e2a961ec">10919</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_Pos       (2U)</span></div>
<div class="line"><a id="l10920" name="l10920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab5db3d61483676ee0ae0834ae3e3d429">10920</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_Msk       (0x3UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)             </span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaacfeaa3e1e6c9e058134ea3f83dc2c71">10921</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP           TIM2_OR1_TI4_RMP_Msk                        </span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">10922</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_0         (0x1UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)             </span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">10923</a></span><span class="preprocessor">#define TIM2_OR1_TI4_RMP_1         (0x2UL &lt;&lt; TIM2_OR1_TI4_RMP_Pos)             </span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga58ebd08713d61ddc677b6396071135f8">10924</a></span><span class="preprocessor">#define TIM2_OR1_ETR_RMP_Pos       (1U)</span></div>
<div class="line"><a id="l10925" name="l10925"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5bd06858ad22619a2c800046af42f914">10925</a></span><span class="preprocessor">#define TIM2_OR1_ETR_RMP_Msk       (0x1UL &lt;&lt; TIM2_OR1_ETR_RMP_Pos)             </span></div>
<div class="line"><a id="l10926" name="l10926"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6f7b28b776edc9beac571f9b8f6ebe">10926</a></span><span class="preprocessor">#define TIM2_OR1_ETR_RMP           TIM2_OR1_ETR_RMP_Msk                        </span></div>
<div class="line"><a id="l10928" name="l10928"></a><span class="lineno">10928</span><span class="comment">/*******************  Bit definition for TIM16_OR1 register  *****************/</span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa49f8319b15cd1fd6119f553f37055fd">10929</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_Pos      (0U)</span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga337d5748f0372b4ad8d1f661cf8b7f96">10930</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_Msk      (0x3UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10931" name="l10931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1f58a3982e5eb51ad70981e7cd943e02">10931</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP          TIM16_OR1_TI1_RMP_Msk                       </span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">10932</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_0        (0x1UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">10933</a></span><span class="preprocessor">#define TIM16_OR1_TI1_RMP_1        (0x2UL &lt;&lt; TIM16_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno">10935</span><span class="comment">/*******************  Bit definition for TIM17_OR1 register  *****************/</span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga11a895e99e7c6690089b3316c37a3db5">10936</a></span><span class="preprocessor">#define TIM17_OR1_TI1_RMP_Pos      (0U)</span></div>
<div class="line"><a id="l10937" name="l10937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga15dbd578e33acb78fb423bb3561782dd">10937</a></span><span class="preprocessor">#define TIM17_OR1_TI1_RMP_Msk      (0x3UL &lt;&lt; TIM17_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga657be07a1106b5a2efbe304a13675542">10938</a></span><span class="preprocessor">#define TIM17_OR1_TI1_RMP          TIM17_OR1_TI1_RMP_Msk                       </span></div>
<div class="line"><a id="l10939" name="l10939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">10939</a></span><span class="preprocessor">#define TIM17_OR1_TI1_RMP_0        (0x1UL &lt;&lt; TIM17_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10940" name="l10940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">10940</a></span><span class="preprocessor">#define TIM17_OR1_TI1_RMP_1        (0x2UL &lt;&lt; TIM17_OR1_TI1_RMP_Pos)            </span></div>
<div class="line"><a id="l10942" name="l10942"></a><span class="lineno">10942</span><span class="comment">/*******************  Bit definition for TIM1_AF1 register  *******************/</span></div>
<div class="line"><a id="l10943" name="l10943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7771eb1579de4b3d50b15c54982780fb">10943</a></span><span class="preprocessor">#define TIM1_AF1_BKINE_Pos        (0U)</span></div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga59ee0049b8df69119f14139645af6b35">10944</a></span><span class="preprocessor">#define TIM1_AF1_BKINE_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINE_Pos)                </span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaf57bc819e4bbae6a1a797ee450ca47b">10945</a></span><span class="preprocessor">#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           </span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b18cf7e72e593b16bc59b0047d15c1f">10946</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Pos      (1U)                                         </span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5471d0e33d3064325df00e364c56a88b">10947</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1E_Pos)              </span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6399c9c24e9b6e1ff6cabd1592143668">10948</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         </span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga660886139284457742fc193140e0d554">10949</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Pos      (2U)                                         </span></div>
<div class="line"><a id="l10950" name="l10950"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93fc7d19d888dda408c14a6475e2076f">10950</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2E_Pos)              </span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2f736982f07370994aef89395917cea8">10951</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         </span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6d430dca75f094a5c1e84d74c331eb0e">10952</a></span><span class="preprocessor">#define TIM1_AF1_BKINP_Pos        (9U)                                         </span></div>
<div class="line"><a id="l10953" name="l10953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga63f3e5646d07373a18e2fd4d25a30f50">10953</a></span><span class="preprocessor">#define TIM1_AF1_BKINP_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINP_Pos)                </span></div>
<div class="line"><a id="l10954" name="l10954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae6a36ab915b60400a91c98ee58954b58">10954</a></span><span class="preprocessor">#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           </span></div>
<div class="line"><a id="l10955" name="l10955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38ecfc2021a9fffcc951b6b9314e1e43">10955</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Pos      (10U)                                        </span></div>
<div class="line"><a id="l10956" name="l10956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabf777667ea69156bf65616087e1739a4">10956</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1P_Pos)              </span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga075fca200013e9d58737dab7e829fdbf">10957</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         </span></div>
<div class="line"><a id="l10958" name="l10958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5fc5c612dd51b522bac03e047f9eb719">10958</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Pos      (11U)                                        </span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga619dfd825321a33aa414de0a255cd31e">10959</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2P_Pos)              </span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9aa4b524885c20bf3e4c796383e2c917">10960</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         </span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga81cd30c4209eda646842e0b531c61b09">10961</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Pos       (14U)                                        </span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7b8a9f934b4338484cb0260dc2944dba">10962</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Msk       (0xFUL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10963" name="l10963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga82c1167c4290d2312a3f3500cc514f2f">10963</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          </span></div>
<div class="line"><a id="l10964" name="l10964"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga1e5c447a1de2571985f74ca5ee201c56">10964</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_0         (0x1UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga269809ebc603562522c733f7b518bcc3">10965</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_1         (0x2UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga891aa4abfb026ec12d7e78366c57861c">10966</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_2         (0x4UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10967" name="l10967"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">10967</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_3         (0x8UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno">10969</span><span class="comment">/*******************  Bit definition for TIM2_AF1 register  *******************/</span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3d289a44425abb75ed0a9ae187c346b8">10970</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_Pos       (14U)</span></div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4a5e3914df61c444e837ce4e89100fe7">10971</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_Msk       (0xFUL &lt;&lt; TIM2_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga5a0b8ac2f992bbf5c64115e5b819dc1d">10972</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL           (0x00003C000)                                </span></div>
<div class="line"><a id="l10973" name="l10973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">10973</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_0         (0x000004000)                                </span></div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">10974</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_1         (0x000008000)                                </span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga38cf3fbfe20afba58f315ace95c88016">10975</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_2         (0x000010000)                                </span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga66c32824ee8a50777728ef23acfebe77">10976</a></span><span class="preprocessor">#define TIM2_AF1_ETRSEL_3         (0x000020000)                                </span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno">10978</span><span class="comment">/*******************  Bit definition for TIM16_AF1 register  *******************/</span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad7b40fbbe3ec4ab8621f14774236167e">10979</a></span><span class="preprocessor">#define TIM16_AF1_BKINE_Pos       (0U)</span></div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga47c0e918da26fe0c7aa8aea295a77092">10980</a></span><span class="preprocessor">#define TIM16_AF1_BKINE_Msk       (0x1UL &lt;&lt; TIM16_AF1_BKINE_Pos)               </span></div>
<div class="line"><a id="l10981" name="l10981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a7ebe720622e8bd73d07251a0ea1cac">10981</a></span><span class="preprocessor">#define TIM16_AF1_BKINE            TIM16_AF1_BKINE_Msk                         </span></div>
<div class="line"><a id="l10982" name="l10982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab1cfeb81457bccb212c47fe31114bd12">10982</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E_Pos     (1U)</span></div>
<div class="line"><a id="l10983" name="l10983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga76f10d4c78145d36fce97c7a8d63bbb1">10983</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E_Msk     (0x1UL &lt;&lt; TIM16_AF1_BKCMP1E_Pos)             </span></div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaeae07798c0803560f9bb68cd46b8b17c">10984</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E         TIM16_AF1_BKCMP1E_Msk                        </span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae9dcd4c1e4462b1fe3a76eeb5aa9417f">10985</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E_Pos     (2U)                                         </span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7ba46c60184be073ff0b48ebfbcbde6c">10986</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E_Msk     (0x1UL &lt;&lt; TIM16_AF1_BKCMP2E_Pos)             </span></div>
<div class="line"><a id="l10987" name="l10987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4de48fc94220b3ecaf90c69cee0355ec">10987</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E         TIM16_AF1_BKCMP2E_Msk                        </span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf24d405b0fe56f4b0bc43c37d74da8e3">10988</a></span><span class="preprocessor">#define TIM16_AF1_BKINP_Pos       (9U)                                         </span></div>
<div class="line"><a id="l10989" name="l10989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga93b2f7221873b7f16f4cce1d5b88ae5f">10989</a></span><span class="preprocessor">#define TIM16_AF1_BKINP_Msk       (0x1UL &lt;&lt; TIM16_AF1_BKINP_Pos)               </span></div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaee78e932866db35d04019420de0273a2">10990</a></span><span class="preprocessor">#define TIM16_AF1_BKINP           TIM16_AF1_BKINP_Msk                          </span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga60732ae400d1a919cb4d6b6b526f5b63">10991</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P_Pos     (10U)                                        </span></div>
<div class="line"><a id="l10992" name="l10992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga398adbe1c2073a55175c5bd7ac21ac0e">10992</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P_Msk     (0x1UL &lt;&lt; TIM16_AF1_BKCMP1P_Pos)             </span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga55d904cf5739614727b5f60d78a0966c">10993</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P         TIM16_AF1_BKCMP1P_Msk                        </span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa4e707298e6d24f0a3de20487c292a96">10994</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P_Pos     (11U)                                        </span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8659dd635e05e0664889cc772f1c8aef">10995</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P_Msk     (0x1UL &lt;&lt; TIM16_AF1_BKCMP2P_Pos)             </span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7fd3d5a610e06136b06167fa6185dc98">10996</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P         TIM16_AF1_BKCMP2P_Msk                        </span></div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno">10998</span><span class="comment">/*******************  Bit definition for TIM17_AF1 register  *******************/</span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga02bd0d676d4da812166cce6595f8e907">10999</a></span><span class="preprocessor">#define TIM17_AF1_BKINE_Pos       (0U)</span></div>
<div class="line"><a id="l11000" name="l11000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1f0beb5130cfe4582f7ce595d5fff1">11000</a></span><span class="preprocessor">#define TIM17_AF1_BKINE_Msk       (0x1UL &lt;&lt; TIM17_AF1_BKINE_Pos)               </span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga313ac90616ab18fd3679402206b6f1ea">11001</a></span><span class="preprocessor">#define TIM17_AF1_BKINE           TIM17_AF1_BKINE_Msk                          </span></div>
<div class="line"><a id="l11002" name="l11002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab62d98e27ecd66130faaa68aeb71ab7c">11002</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E_Pos     (1U)</span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga504d4a2b93d1a7a963a32086a21a03c6">11003</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E_Msk     (0x1UL &lt;&lt; TIM17_AF1_BKCMP1E_Pos)             </span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gae26f3e134672eee78e618564e38366c3">11004</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E         TIM17_AF1_BKCMP1E_Msk                        </span></div>
<div class="line"><a id="l11005" name="l11005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7a5996bd5cec03dd1589d3a43798de64">11005</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E_Pos     (2U)                                         </span></div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga8449ff183ec8e71f90ff6b24055a5126">11006</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E_Msk     (0x1UL &lt;&lt; TIM17_AF1_BKCMP2E_Pos)             </span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga883878f49409332d61314eb1f593082c">11007</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E         TIM17_AF1_BKCMP2E_Msk                        </span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab183f79f3f024c4ae2923883b0e409aa">11008</a></span><span class="preprocessor">#define TIM17_AF1_BKINP_Pos       (9U)                                         </span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga747c4fbe23cceb857d6a9a83ce56f26c">11009</a></span><span class="preprocessor">#define TIM17_AF1_BKINP_Msk       (0x1UL &lt;&lt; TIM17_AF1_BKINP_Pos)               </span></div>
<div class="line"><a id="l11010" name="l11010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf2db62edd7a2a4203adb6c3994d8121b">11010</a></span><span class="preprocessor">#define TIM17_AF1_BKINP           TIM17_AF1_BKINP_Msk                          </span></div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga50e4c8221fcdfeb5fb0f4ba769eb7508">11011</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P_Pos     (10U)                                        </span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9a347521592ad9753ed4c88385700629">11012</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P_Msk     (0x1UL &lt;&lt; TIM17_AF1_BKCMP1P_Pos)             </span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ccdf804a34961897bdfd2acf9cb62d0">11013</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P         TIM17_AF1_BKCMP1P_Msk                        </span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0e0d0eebf221b5488dcef91e5b5031e7">11014</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P_Pos     (11U)                                        </span></div>
<div class="line"><a id="l11015" name="l11015"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabecd98ba7c5a3f97285667dda226ad34">11015</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P_Msk     (0x1UL &lt;&lt; TIM17_AF1_BKCMP2P_Pos)             </span></div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab47fd56b52dd9df06c5baaa001b558dc">11016</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P         TIM17_AF1_BKCMP2P_Msk                        </span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno">11018</span><span class="comment">/*******************  Bit definition for TIM1_AF2 register  *******************/</span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gad76a23192b3501ffbc01e74fafc02f48">11019</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE_Pos       (0U)</span></div>
<div class="line"><a id="l11020" name="l11020"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga182745436a70d9bdc070c70d617b9397">11020</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE_Msk       (0x1UL &lt;&lt; TIM1_AF2_BK2INE_Pos)               </span></div>
<div class="line"><a id="l11021" name="l11021"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga17600cf5d71dd85e964f69fd1242f4fc">11021</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          </span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga4ef9c10da74c071debc337fd2d4e93b7">11022</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Pos     (1U)                                         </span></div>
<div class="line"><a id="l11023" name="l11023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga3088620df5c506be8bddc9c59ea85808">11023</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1E_Pos)             </span></div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gab34af298b16e0ee8725bb15117fcde16">11024</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        </span></div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaa46d9ca5171473840c8c357e9b44d73f">11025</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Pos     (2U)                                         </span></div>
<div class="line"><a id="l11026" name="l11026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga0d68660be2bf13088befdec7812b2cad">11026</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2E_Pos)             </span></div>
<div class="line"><a id="l11027" name="l11027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gabd3db5b472095c6cb069628f0906d89e">11027</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        </span></div>
<div class="line"><a id="l11028" name="l11028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga74b8c5768e427cdcd09aa3ea63d92755">11028</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP_Pos       (9U)                                         </span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga9c16d5098cc269a12ee29ca98e19a952">11029</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP_Msk       (0x1UL &lt;&lt; TIM1_AF2_BK2INP_Pos)               </span></div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga7d7b34a4506a128eea0c4a6e1adb76fc">11030</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          </span></div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga85f01b7c0ee82925ab1e1581e00fb148">11031</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Pos     (10U)                                        </span></div>
<div class="line"><a id="l11032" name="l11032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga73201b6468785d4d7b1bfae8410fe0a5">11032</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1P_Pos)             </span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga09c63826c16a444589bde2347eb50d91">11033</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        </span></div>
<div class="line"><a id="l11034" name="l11034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#gaf9d89dfafde3d75be95073f5469dda28">11034</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Pos     (11U)                                        </span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga2a421ad91cc7d458b4b2c0bab2df5014">11035</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2P_Pos)             </span></div>
<div class="line"><a id="l11036" name="l11036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition.html#ga6612065423ecb49ccbadd6df73f4f543">11036</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        </span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab68397acb7d914ac456f6b25739179ab">11045</a></span><span class="preprocessor">#define RSSLIB_HDP_AREA_Pos       (0U)</span></div>
<div class="line"><a id="l11046" name="l11046"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga16d49722b548128b5f3152678a46a943">11046</a></span><span class="preprocessor">#define RSSLIB_HDP_AREA_Msk       (0x3UL &lt;&lt; RSSLIB_HDP_AREA_Pos)</span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaf448c15a967ef00ad05668b0accf633a">11047</a></span><span class="preprocessor">#define RSSLIB_HDP_AREA1_Msk      (0x1UL &lt;&lt; RSSLIB_HDP_AREA_Pos)</span></div>
<div class="line"><a id="l11048" name="l11048"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gae87fdf5548d7d17e28265ac5d10b28e5">11048</a></span><span class="preprocessor">#define RSSLIB_HDP_AREA1          RSSLIB_HDP_AREA1_Msk</span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno">11049</span> </div>
<div class="line"><a id="l11060" name="l11060"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaae21da09a7b16b6a39408376e69e81f5">11060</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__Exported__macros.html#gaae21da09a7b16b6a39408376e69e81f5">RSSLIB_S_CloseExitHDP_t</a>)(uint32_t hdp_area, uint32_t jump_addr);</div>
<div class="line"><a id="l11061" name="l11061"></a><span class="lineno">11061</span> </div>
<div class="foldopen" id="foldopen11065" data-start="{" data-end="};">
<div class="line"><a id="l11065" name="l11065"></a><span class="lineno"><a class="line" href="structRSSLIB__pFunc__TypeDef.html">11065</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno">11066</span>{</div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="structRSSLIB__pFunc__TypeDef.html#ac339237c758922740ad72dbdde38e77c">11067</a></span>  <a class="code hl_typedef" href="group__Exported__macros.html#gaae21da09a7b16b6a39408376e69e81f5">RSSLIB_S_CloseExitHDP_t</a> <a class="code hl_variable" href="structRSSLIB__pFunc__TypeDef.html#ac339237c758922740ad72dbdde38e77c">CloseExitHDP</a>;</div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno">11068</span>}<a class="code hl_struct" href="structRSSLIB__pFunc__TypeDef.html">RSSLIB_pFunc_TypeDef</a>;</div>
</div>
<div class="line"><a id="l11069" name="l11069"></a><span class="lineno">11069</span> </div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6d84f5b2648217f709466d4a1e384423">11070</a></span><span class="preprocessor">#define RSSLIB_PFUNC                  ((RSSLIB_pFunc_TypeDef *)RSSLIB_PFUNC_BASE)</span></div>
<div class="line"><a id="l11071" name="l11071"></a><span class="lineno">11071</span> </div>
<div class="line"><a id="l11072" name="l11072"></a><span class="lineno">11072</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">11073</a></span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC)</span></div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno">11074</span> </div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">11075</a></span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC_COMMON)</span></div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno">11076</span> </div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno">11077</span><span class="comment">/******************************* AES Instances ********************************/</span></div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gabd5745e7dd25c4e6f7b964f0d1cfc965">11078</a></span><span class="preprocessor">#define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES)</span></div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno">11079</span> </div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno">11080</span><span class="comment">/******************************** COMP Instances ******************************/</span></div>
<div class="foldopen" id="foldopen11081" data-start="" data-end="">
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaefa161742156617f25fb34aec6354427">11081</a></span><span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno">11082</span><span class="preprocessor">                                        ((INSTANCE) == COMP2))</span></div>
</div>
<div class="line"><a id="l11083" name="l11083"></a><span class="lineno">11083</span> </div>
<div class="line"><a id="l11084" name="l11084"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737">11084</a></span><span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div>
<div class="line"><a id="l11085" name="l11085"></a><span class="lineno">11085</span> </div>
<div class="line"><a id="l11086" name="l11086"></a><span class="lineno">11086</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l11087" name="l11087"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">11087</a></span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l11088" name="l11088"></a><span class="lineno">11088</span> </div>
<div class="line"><a id="l11089" name="l11089"></a><span class="lineno">11089</span><span class="comment">/******************************* DAC Instances ********************************/</span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8">11090</a></span><span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno">11091</span> </div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno">11092</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="foldopen" id="foldopen11093" data-start="" data-end="">
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">11093</a></span><span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a id="l11094" name="l11094"></a><span class="lineno">11094</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno">11095</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno">11096</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno">11097</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno">11098</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno">11099</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno">11100</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno">11101</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno">11102</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div>
<div class="line"><a id="l11103" name="l11103"></a><span class="lineno">11103</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno">11104</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5) || \</span></div>
<div class="line"><a id="l11105" name="l11105"></a><span class="lineno">11105</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel6) || \</span></div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno">11106</span><span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel7))</span></div>
</div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno">11107</span> </div>
<div class="line"><a id="l11108" name="l11108"></a><span class="lineno">11108</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="foldopen" id="foldopen11109" data-start="" data-end="">
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga783626dd2431afebea836a102e318957">11109</a></span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno">11110</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno">11111</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno">11112</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
</div>
<div class="line"><a id="l11113" name="l11113"></a><span class="lineno">11113</span> </div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno">11114</span><span class="comment">/******************************* GPIO AF Instances ****************************/</span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535">11115</a></span><span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno">11116</span> </div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno">11117</span><span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="line"><a id="l11118" name="l11118"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6">11118</a></span><span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno">11119</span> </div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno">11120</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="foldopen" id="foldopen11121" data-start="" data-end="">
<div class="line"><a id="l11121" name="l11121"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">11121</a></span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno">11122</span><span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno">11123</span><span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
</div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno">11124</span> </div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno">11125</span><span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div>
<div class="line"><a id="l11126" name="l11126"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9">11126</a></span><span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l11127" name="l11127"></a><span class="lineno">11127</span> </div>
<div class="line"><a id="l11128" name="l11128"></a><span class="lineno">11128</span><span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6">11129</a></span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno">11130</span> </div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno">11131</span><span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a id="l11132" name="l11132"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">11132</a></span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI2)</span></div>
<div class="line"><a id="l11133" name="l11133"></a><span class="lineno">11133</span> </div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno">11134</span><span class="comment">/******************************* IPCC Instances ********************************/</span></div>
<div class="line"><a id="l11135" name="l11135"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga31581c5f7ee3dcf08aa821c93cc217f8">11135</a></span><span class="preprocessor">#define IS_IPCC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IPCC)</span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno">11136</span> </div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno">11137</span><span class="comment">/******************************** HSEM Instances *******************************/</span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga9f35d12aecce4cfae1be4b0cbf22f562">11138</a></span><span class="preprocessor">#define IS_HSEM_ALL_INSTANCE(INSTANCE) ((INSTANCE) == HSEM)</span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno">11139</span> </div>
<div class="line"><a id="l11140" name="l11140"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaa1c060147d6dc9aafe767c56094644e5">11140</a></span><span class="preprocessor">#define HSEM_CPU1_COREID   (0x00000004U) </span><span class="comment">/* Semaphore Core ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gae77db22b9d3d2a3dc80fe27a019ee3e1">11141</a></span><span class="preprocessor">#define HSEM_CPU2_COREID   (0x00000008U) </span><span class="comment">/* Semaphore Core ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11142" name="l11142"></a><span class="lineno">11142</span> </div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga8a4d35b6db27a04f29290cdf78fd2ff9">11143</a></span><span class="preprocessor">#define HSEM_SEMID_MIN     (0U)       </span><span class="comment">/* HSEM ID Min*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga02b1236b9941da615d30c8d313ccb89c">11144</a></span><span class="preprocessor">#define HSEM_SEMID_MAX     (15U)      </span><span class="comment">/* HSEM ID Max */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno">11145</span> </div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga57283acf2eb8f2b624234f55a46df4a9">11146</a></span><span class="preprocessor">#define HSEM_PROCESSID_MIN (0U)       </span><span class="comment">/* HSEM Process ID Min */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0fe932da5e5c69dd762ae65380fadcbf">11147</a></span><span class="preprocessor">#define HSEM_PROCESSID_MAX (255U)     </span><span class="comment">/* HSEM Process ID Max */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11148" name="l11148"></a><span class="lineno">11148</span> </div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0b6867ee0f473774419edfd6caeb4fe3">11149</a></span><span class="preprocessor">#define HSEM_CLEAR_KEY_MIN (0U)       </span><span class="comment">/* HSEM clear Key Min value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga9fbe31f7c20be9c9cd5b29dd16b4d93a">11150</a></span><span class="preprocessor">#define HSEM_CLEAR_KEY_MAX (0xFFFFU)  </span><span class="comment">/* HSEM clear Key Max value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno">11151</span> </div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno">11152</span><span class="comment">/******************************** PKA Instances *******************************/</span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0ee429500a95b7dae236916993c07c5a">11153</a></span><span class="preprocessor">#define IS_PKA_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == PKA)</span></div>
<div class="line"><a id="l11154" name="l11154"></a><span class="lineno">11154</span> </div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno">11155</span><span class="comment">/******************************* RNG Instances ********************************/</span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7369db258c1b8931b427262d0673751f">11156</a></span><span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno">11157</span> </div>
<div class="line"><a id="l11158" name="l11158"></a><span class="lineno">11158</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">11159</a></span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno">11160</span> </div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno">11161</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaae7d6377f66e0c6d31f707af846974f6">11162</a></span><span class="preprocessor">#define IS_TAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TAMP)</span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno">11163</span> </div>
<div class="line"><a id="l11164" name="l11164"></a><span class="lineno">11164</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="foldopen" id="foldopen11165" data-start="" data-end="">
<div class="line"><a id="l11165" name="l11165"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">11165</a></span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno">11166</span><span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno">11167</span><span class="preprocessor">                                       ((INSTANCE) == SUBGHZSPI))</span></div>
</div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno">11168</span> </div>
<div class="line"><a id="l11169" name="l11169"></a><span class="lineno">11169</span><span class="comment">/******************************** SUBGHZSPI Instances *************************/</span></div>
<div class="line"><a id="l11170" name="l11170"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaafc8ba26f2b93f1c540afb4366c9e563">11170</a></span><span class="preprocessor">#define IS_SUBGHZ_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SUBGHZSPI)</span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab8f22c773eb2a453ee0deb9ac7809786">11171</a></span><span class="preprocessor">#define IS_SUBGHZ_MODULATION_SUPPORTED(COMMAND,PACKET_TYPE)  (1U == 1U)</span></div>
<div class="line"><a id="l11172" name="l11172"></a><span class="lineno">11172</span> </div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno">11173</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">11174</a></span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l11175" name="l11175"></a><span class="lineno">11175</span> </div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno">11176</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l11177" name="l11177"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gac2a8aaec233e19987232455643a04d6f">11177</a></span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno">11178</span> </div>
<div class="line"><a id="l11179" name="l11179"></a><span class="lineno">11179</span><span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div>
<div class="foldopen" id="foldopen11180" data-start="" data-end="">
<div class="line"><a id="l11180" name="l11180"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077">11180</a></span><span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \</span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno">11181</span><span class="preprocessor">                                         ((INSTANCE) == LPTIM2) || \</span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno">11182</span><span class="preprocessor">                                         ((INSTANCE) == LPTIM3))</span></div>
</div>
<div class="line"><a id="l11183" name="l11183"></a><span class="lineno">11183</span> </div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno">11184</span><span class="comment">/****************** LPTIM Instances : Encoder mode ****************************/</span></div>
<div class="line"><a id="l11185" name="l11185"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19">11185</a></span><span class="preprocessor">#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l11186" name="l11186"></a><span class="lineno">11186</span> </div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno">11187</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="foldopen" id="foldopen11188" data-start="" data-end="">
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">11188</a></span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno">11189</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11190" name="l11190"></a><span class="lineno">11190</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11191" name="l11191"></a><span class="lineno">11191</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno">11192</span> </div>
<div class="line"><a id="l11193" name="l11193"></a><span class="lineno">11193</span><span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">11194</a></span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)</span></div>
<div class="line"><a id="l11195" name="l11195"></a><span class="lineno">11195</span> </div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno">11196</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="foldopen" id="foldopen11197" data-start="" data-end="">
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga68b8d9ca22720c9034753c604d83500d">11197</a></span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno">11198</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l11199" name="l11199"></a><span class="lineno">11199</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11200" name="l11200"></a><span class="lineno">11200</span> </div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno">11201</span><span class="comment">/************** TIM Instances : supporting Break source selection *************/</span></div>
<div class="foldopen" id="foldopen11202" data-start="" data-end="">
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f">11202</a></span><span class="preprocessor">#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno">11203</span><span class="preprocessor">                                               ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno">11204</span><span class="preprocessor">                                               ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11205" name="l11205"></a><span class="lineno">11205</span> </div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno">11206</span><span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8">11207</a></span><span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno">11208</span> </div>
<div class="line"><a id="l11209" name="l11209"></a><span class="lineno">11209</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="foldopen" id="foldopen11210" data-start="" data-end="">
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">11210</a></span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno">11211</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno">11212</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11213" name="l11213"></a><span class="lineno">11213</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno">11214</span> </div>
<div class="line"><a id="l11215" name="l11215"></a><span class="lineno">11215</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen11216" data-start="" data-end="">
<div class="line"><a id="l11216" name="l11216"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">11216</a></span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno">11217</span><span class="preprocessor">                                         ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno">11218</span> </div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno">11219</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen11220" data-start="" data-end="">
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">11220</a></span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno">11221</span><span class="preprocessor">                                         ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno">11222</span> </div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno">11223</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen11224" data-start="" data-end="">
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gae72b7182a73d81c33196265b31091c07">11224</a></span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno">11225</span><span class="preprocessor">                                         ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno">11226</span> </div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno">11227</span><span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff">11228</a></span><span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)      ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno">11229</span> </div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno">11230</span><span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga41866b98e60d00f42889a97271d2fefa">11231</a></span><span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)      ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11232" name="l11232"></a><span class="lineno">11232</span> </div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno">11233</span><span class="comment">/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/</span></div>
<div class="foldopen" id="foldopen11234" data-start="" data-end="">
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">11234</a></span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11235" name="l11235"></a><span class="lineno">11235</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno">11236</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno">11237</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11238" name="l11238"></a><span class="lineno">11238</span> </div>
<div class="line"><a id="l11239" name="l11239"></a><span class="lineno">11239</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/</span></div>
<div class="foldopen" id="foldopen11240" data-start="" data-end="">
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">11240</a></span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11241" name="l11241"></a><span class="lineno">11241</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno">11242</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno">11243</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11244" name="l11244"></a><span class="lineno">11244</span> </div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno">11245</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="foldopen" id="foldopen11246" data-start="" data-end="">
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">11246</a></span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11247" name="l11247"></a><span class="lineno">11247</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno">11248</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno">11249</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11250" name="l11250"></a><span class="lineno">11250</span> </div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno">11251</span><span class="comment">/******************* TIM Instances : Timer input selection ********************/</span></div>
<div class="foldopen" id="foldopen11252" data-start="" data-end="">
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab776355fbf66b74870bf2f5c0abd35ac">11252</a></span><span class="preprocessor">#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11253" name="l11253"></a><span class="lineno">11253</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l11254" name="l11254"></a><span class="lineno">11254</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l11255" name="l11255"></a><span class="lineno">11255</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11256" name="l11256"></a><span class="lineno">11256</span> </div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno">11257</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="foldopen" id="foldopen11258" data-start="" data-end="">
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">11258</a></span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno">11259</span><span class="preprocessor">        ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l11260" name="l11260"></a><span class="lineno">11260</span><span class="preprocessor">           (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l11261" name="l11261"></a><span class="lineno">11261</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l11262" name="l11262"></a><span class="lineno">11262</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l11263" name="l11263"></a><span class="lineno">11263</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno">11264</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno">11265</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno">11266</span><span class="preprocessor">           ||                                        \</span></div>
<div class="line"><a id="l11267" name="l11267"></a><span class="lineno">11267</span><span class="preprocessor">           (((INSTANCE) == TIM2) &amp;&amp;                  \</span></div>
<div class="line"><a id="l11268" name="l11268"></a><span class="lineno">11268</span><span class="preprocessor">           (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l11269" name="l11269"></a><span class="lineno">11269</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l11270" name="l11270"></a><span class="lineno">11270</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l11271" name="l11271"></a><span class="lineno">11271</span><span class="preprocessor">            ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l11272" name="l11272"></a><span class="lineno">11272</span><span class="preprocessor">           ||                                        \</span></div>
<div class="line"><a id="l11273" name="l11273"></a><span class="lineno">11273</span><span class="preprocessor">           (((INSTANCE) == TIM16) &amp;&amp;                 \</span></div>
<div class="line"><a id="l11274" name="l11274"></a><span class="lineno">11274</span><span class="preprocessor">           (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a id="l11275" name="l11275"></a><span class="lineno">11275</span><span class="preprocessor">           ||                                        \</span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno">11276</span><span class="preprocessor">           (((INSTANCE) == TIM17) &amp;&amp;                 \</span></div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno">11277</span><span class="preprocessor">            (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
</div>
<div class="line"><a id="l11278" name="l11278"></a><span class="lineno">11278</span> </div>
<div class="line"><a id="l11279" name="l11279"></a><span class="lineno">11279</span><span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div>
<div class="foldopen" id="foldopen11280" data-start="" data-end="">
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">11280</a></span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno">11281</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l11282" name="l11282"></a><span class="lineno">11282</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l11283" name="l11283"></a><span class="lineno">11283</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l11284" name="l11284"></a><span class="lineno">11284</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno">11285</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l11286" name="l11286"></a><span class="lineno">11286</span><span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno">11287</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a id="l11288" name="l11288"></a><span class="lineno">11288</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno">11289</span><span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div>
<div class="line"><a id="l11290" name="l11290"></a><span class="lineno">11290</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
</div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno">11291</span> </div>
<div class="line"><a id="l11292" name="l11292"></a><span class="lineno">11292</span> </div>
<div class="line"><a id="l11293" name="l11293"></a><span class="lineno">11293</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="foldopen" id="foldopen11294" data-start="" data-end="">
<div class="line"><a id="l11294" name="l11294"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">11294</a></span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l11295" name="l11295"></a><span class="lineno">11295</span><span class="preprocessor">                                                    ((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a id="l11296" name="l11296"></a><span class="lineno">11296</span><span class="preprocessor">                                                    ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l11297" name="l11297"></a><span class="lineno">11297</span><span class="preprocessor">                                                    ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11298" name="l11298"></a><span class="lineno">11298</span> </div>
<div class="line"><a id="l11299" name="l11299"></a><span class="lineno">11299</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="foldopen" id="foldopen11300" data-start="" data-end="">
<div class="line"><a id="l11300" name="l11300"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">11300</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11301" name="l11301"></a><span class="lineno">11301</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11302" name="l11302"></a><span class="lineno">11302</span> </div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno">11303</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="foldopen" id="foldopen11304" data-start="" data-end="">
<div class="line"><a id="l11304" name="l11304"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">11304</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11305" name="l11305"></a><span class="lineno">11305</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11306" name="l11306"></a><span class="lineno">11306</span> </div>
<div class="line"><a id="l11307" name="l11307"></a><span class="lineno">11307</span><span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="foldopen" id="foldopen11308" data-start="" data-end="">
<div class="line"><a id="l11308" name="l11308"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">11308</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11309" name="l11309"></a><span class="lineno">11309</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11310" name="l11310"></a><span class="lineno">11310</span> </div>
<div class="line"><a id="l11311" name="l11311"></a><span class="lineno">11311</span><span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="foldopen" id="foldopen11312" data-start="" data-end="">
<div class="line"><a id="l11312" name="l11312"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">11312</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11313" name="l11313"></a><span class="lineno">11313</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno">11314</span> </div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno">11315</span><span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div>
<div class="line"><a id="l11316" name="l11316"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d">11316</a></span><span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno">11317</span> </div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno">11318</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="foldopen" id="foldopen11319" data-start="" data-end="">
<div class="line"><a id="l11319" name="l11319"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd">11319</a></span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno">11320</span><span class="preprocessor">                                                     ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno">11321</span><span class="preprocessor">                                                     ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno">11322</span> </div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno">11323</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="foldopen" id="foldopen11324" data-start="" data-end="">
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">11324</a></span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno">11325</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno">11326</span> </div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno">11327</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="foldopen" id="foldopen11328" data-start="" data-end="">
<div class="line"><a id="l11328" name="l11328"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gacb14170c4996e004849647d8cb626402">11328</a></span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno">11329</span><span class="preprocessor">                                                      ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11330" name="l11330"></a><span class="lineno">11330</span> </div>
<div class="line"><a id="l11331" name="l11331"></a><span class="lineno">11331</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a id="l11332" name="l11332"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b">11332</a></span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11333" name="l11333"></a><span class="lineno">11333</span> </div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno">11334</span><span class="comment">/**************** TIM Instances : external trigger input available ************/</span></div>
<div class="foldopen" id="foldopen11335" data-start="" data-end="">
<div class="line"><a id="l11335" name="l11335"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">11335</a></span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11336" name="l11336"></a><span class="lineno">11336</span><span class="preprocessor">                                            ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11337" name="l11337"></a><span class="lineno">11337</span> </div>
<div class="line"><a id="l11338" name="l11338"></a><span class="lineno">11338</span><span class="comment">/************* TIM Instances : supporting ETR source selection ***************/</span></div>
<div class="foldopen" id="foldopen11339" data-start="" data-end="">
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb">11339</a></span><span class="preprocessor">#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11340" name="l11340"></a><span class="lineno">11340</span><span class="preprocessor">                                             ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11341" name="l11341"></a><span class="lineno">11341</span> </div>
<div class="line"><a id="l11342" name="l11342"></a><span class="lineno">11342</span><span class="comment">/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="foldopen" id="foldopen11343" data-start="" data-end="">
<div class="line"><a id="l11343" name="l11343"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">11343</a></span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11344" name="l11344"></a><span class="lineno">11344</span><span class="preprocessor">                                            ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11345" name="l11345"></a><span class="lineno">11345</span> </div>
<div class="line"><a id="l11346" name="l11346"></a><span class="lineno">11346</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="foldopen" id="foldopen11347" data-start="" data-end="">
<div class="line"><a id="l11347" name="l11347"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">11347</a></span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11348" name="l11348"></a><span class="lineno">11348</span><span class="preprocessor">                                            ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno">11349</span> </div>
<div class="line"><a id="l11350" name="l11350"></a><span class="lineno">11350</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="foldopen" id="foldopen11351" data-start="" data-end="">
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">11351</a></span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l11352" name="l11352"></a><span class="lineno">11352</span><span class="preprocessor">                                                       ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno">11353</span> </div>
<div class="line"><a id="l11354" name="l11354"></a><span class="lineno">11354</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="foldopen" id="foldopen11355" data-start="" data-end="">
<div class="line"><a id="l11355" name="l11355"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">11355</a></span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11356" name="l11356"></a><span class="lineno">11356</span><span class="preprocessor">                                            ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l11357" name="l11357"></a><span class="lineno">11357</span><span class="preprocessor">                                            ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l11358" name="l11358"></a><span class="lineno">11358</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11359" name="l11359"></a><span class="lineno">11359</span> </div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno">11360</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="foldopen" id="foldopen11361" data-start="" data-end="">
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07">11361</a></span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l11362" name="l11362"></a><span class="lineno">11362</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno">11363</span><span class="preprocessor">                                                       ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l11364" name="l11364"></a><span class="lineno">11364</span> </div>
<div class="line"><a id="l11365" name="l11365"></a><span class="lineno">11365</span><span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div>
<div class="line"><a id="l11366" name="l11366"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga68305c0173caf4e109020403624d252f">11366</a></span><span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l11367" name="l11367"></a><span class="lineno">11367</span> </div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno">11368</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="foldopen" id="foldopen11369" data-start="" data-end="">
<div class="line"><a id="l11369" name="l11369"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">11369</a></span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l11370" name="l11370"></a><span class="lineno">11370</span><span class="preprocessor">                                            ((INSTANCE) == TIM2))</span></div>
</div>
<div class="line"><a id="l11371" name="l11371"></a><span class="lineno">11371</span> </div>
<div class="line"><a id="l11372" name="l11372"></a><span class="lineno">11372</span><span class="comment">/************ TIM Instances : Advanced timers  ********************************/</span></div>
<div class="line"><a id="l11373" name="l11373"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1">11373</a></span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l11374" name="l11374"></a><span class="lineno">11374</span> </div>
<div class="line"><a id="l11375" name="l11375"></a><span class="lineno">11375</span><span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="foldopen" id="foldopen11376" data-start="" data-end="">
<div class="line"><a id="l11376" name="l11376"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">11376</a></span><span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11377" name="l11377"></a><span class="lineno">11377</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11378" name="l11378"></a><span class="lineno">11378</span> </div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno">11379</span> </div>
<div class="line"><a id="l11380" name="l11380"></a><span class="lineno">11380</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="foldopen" id="foldopen11381" data-start="" data-end="">
<div class="line"><a id="l11381" name="l11381"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gafbce654f84a7c994817453695ac91cbe">11381</a></span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11382" name="l11382"></a><span class="lineno">11382</span><span class="preprocessor">                                     ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11383" name="l11383"></a><span class="lineno">11383</span> </div>
<div class="line"><a id="l11384" name="l11384"></a><span class="lineno">11384</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="foldopen" id="foldopen11385" data-start="" data-end="">
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">11385</a></span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11386" name="l11386"></a><span class="lineno">11386</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l11387" name="l11387"></a><span class="lineno">11387</span><span class="preprocessor">                                           ((INSTANCE) == LPUART1))</span></div>
</div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno">11388</span> </div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno">11389</span><span class="comment">/********************* USART Instances : Smard card mode ***********************/</span></div>
<div class="foldopen" id="foldopen11390" data-start="" data-end="">
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gab2734c105403831749ccb34eeb058988">11390</a></span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno">11391</span><span class="preprocessor">                                         ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno">11392</span> </div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno">11393</span><span class="comment">/****************** UART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="foldopen" id="foldopen11394" data-start="" data-end="">
<div class="line"><a id="l11394" name="l11394"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e">11394</a></span><span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno">11395</span><span class="preprocessor">                                                            ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno">11396</span> </div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno">11397</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="foldopen" id="foldopen11398" data-start="" data-end="">
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">11398</a></span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno">11399</span><span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno">11400</span><span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div>
</div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno">11401</span> </div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno">11402</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="foldopen" id="foldopen11403" data-start="" data-end="">
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482">11403</a></span><span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11404" name="l11404"></a><span class="lineno">11404</span><span class="preprocessor">                                          ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno">11405</span> </div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno">11406</span><span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="foldopen" id="foldopen11407" data-start="" data-end="">
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga6303097822ab1977cc83f05319a10f1e">11407</a></span><span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno">11408</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno">11409</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
</div>
<div class="line"><a id="l11410" name="l11410"></a><span class="lineno">11410</span> </div>
<div class="line"><a id="l11411" name="l11411"></a><span class="lineno">11411</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="foldopen" id="foldopen11412" data-start="" data-end="">
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596">11412</a></span><span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11413" name="l11413"></a><span class="lineno">11413</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno">11414</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
</div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno">11415</span> </div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno">11416</span><span class="comment">/****************** UART Instances : SPI Slave selection mode ***************/</span></div>
<div class="foldopen" id="foldopen11417" data-start="" data-end="">
<div class="line"><a id="l11417" name="l11417"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gad8d8a7aadc02ce444005b06704625bd8">11417</a></span><span class="preprocessor">#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno">11418</span><span class="preprocessor">                                              ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno">11419</span> </div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno">11420</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="foldopen" id="foldopen11421" data-start="" data-end="">
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga475c1cee6992ab9325a52bca1b34c496">11421</a></span><span class="preprocessor">#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno">11422</span><span class="preprocessor">                                             ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno">11423</span><span class="preprocessor">                                             ((INSTANCE) == LPUART1))</span></div>
</div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno">11424</span> </div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno">11425</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="foldopen" id="foldopen11426" data-start="" data-end="">
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">11426</a></span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno">11427</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno">11428</span> </div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno">11429</span><span class="comment">/******************** LPUART Instance *****************************************/</span></div>
<div class="line"><a id="l11430" name="l11430"></a><span class="lineno"><a class="line" href="group__Exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de">11430</a></span><span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)</span></div>
<div class="line"><a id="l11443" name="l11443"></a><span class="lineno">11443</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno">11444</span>}</div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno">11445</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno">11446</span> </div>
<div class="line"><a id="l11447" name="l11447"></a><span class="lineno">11447</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32WL55xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno">11448</span> </div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="acore__cm0plus_8h_html"><div class="ttname"><a href="core__cm0plus_8h.html">core_cm0plus.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup__Exported__macros_html_gaae21da09a7b16b6a39408376e69e81f5"><div class="ttname"><a href="group__Exported__macros.html#gaae21da09a7b16b6a39408376e69e81f5">RSSLIB_S_CloseExitHDP_t</a></div><div class="ttdeci">void(* RSSLIB_S_CloseExitHDP_t)(uint32_t hdp_area, uint32_t jump_addr)</div><div class="ttdoc">Prototype of RSSLIB Close and exit HDP Function @detail This function close the requested hdp area pa...</div><div class="ttdef"><b>Definition</b> <a href="#l11060">stm32wl55xx.h:11060</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">stm32wl55xx Interrupt Number Definition, according to the selected device in Library_configuration_se...</div><div class="ttdef"><b>Definition</b> <a href="#l00101">stm32wl55xx.h:102</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00111">stm32wl55xx.h:111</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00123">stm32wl55xx.h:123</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a></div><div class="ttdeci">@ DMA2_Channel4_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00172">stm32wl55xx.h:172</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00118">stm32wl55xx.h:118</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00127">stm32wl55xx.h:127</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2">SUBGHZSPI_IRQn</a></div><div class="ttdeci">@ SUBGHZSPI_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00159">stm32wl55xx.h:159</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740">LPTIM3_IRQn</a></div><div class="ttdeci">@ LPTIM3_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00158">stm32wl55xx.h:158</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d">PKA_IRQn</a></div><div class="ttdeci">@ PKA_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00168">stm32wl55xx.h:168</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00146">stm32wl55xx.h:146</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00147">stm32wl55xx.h:147</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00106">stm32wl55xx.h:106</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdeci">@ TIM17_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00144">stm32wl55xx.h:144</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00142">stm32wl55xx.h:142</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00126">stm32wl55xx.h:126</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00128">stm32wl55xx.h:128</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00152">stm32wl55xx.h:152</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7">DMA2_Channel7_IRQn</a></div><div class="ttdeci">@ DMA2_Channel7_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00175">stm32wl55xx.h:175</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01">SUBGHZ_Radio_IRQn</a></div><div class="ttdeci">@ SUBGHZ_Radio_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00165">stm32wl55xx.h:165</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00109">stm32wl55xx.h:109</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00133">stm32wl55xx.h:133</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0">HSEM_IRQn</a></div><div class="ttdeci">@ HSEM_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00162">stm32wl55xx.h:162</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00150">stm32wl55xx.h:150</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1">TAMP_STAMP_LSECSS_SSRU_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_LSECSS_SSRU_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00117">stm32wl55xx.h:117</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00138">stm32wl55xx.h:138</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00120">stm32wl55xx.h:120</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b">LPTIM2_IRQn</a></div><div class="ttdeci">@ LPTIM2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00155">stm32wl55xx.h:155</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00148">stm32wl55xx.h:148</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel7_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00132">stm32wl55xx.h:132</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00108">stm32wl55xx.h:108</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00112">stm32wl55xx.h:112</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d">IPCC_C1_RX_IRQn</a></div><div class="ttdeci">@ IPCC_C1_RX_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00160">stm32wl55xx.h:160</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00164">stm32wl55xx.h:164</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a></div><div class="ttdeci">@ TIM1_UP_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00139">stm32wl55xx.h:139</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00163">stm32wl55xx.h:163</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">AES_IRQn</a></div><div class="ttdeci">@ AES_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00166">stm32wl55xx.h:166</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00107">stm32wl55xx.h:107</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92">DMA2_Channel6_IRQn</a></div><div class="ttdeci">@ DMA2_Channel6_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00174">stm32wl55xx.h:174</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb">DMAMUX1_OVR_IRQn</a></div><div class="ttdeci">@ DMAMUX1_OVR_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00177">stm32wl55xx.h:176</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da">IPCC_C1_TX_IRQn</a></div><div class="ttdeci">@ IPCC_C1_TX_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00161">stm32wl55xx.h:161</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00110">stm32wl55xx.h:110</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdeci">@ RNG_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00167">stm32wl55xx.h:167</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00119">stm32wl55xx.h:119</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00115">stm32wl55xx.h:115</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00145">stm32wl55xx.h:145</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00156">stm32wl55xx.h:156</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00137">stm32wl55xx.h:137</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdeci">@ LPTIM1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00154">stm32wl55xx.h:154</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00131">stm32wl55xx.h:131</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00149">stm32wl55xx.h:149</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00105">stm32wl55xx.h:105</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00121">stm32wl55xx.h:121</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00125">stm32wl55xx.h:125</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdeci">@ DMA2_Channel1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00169">stm32wl55xx.h:169</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00130">stm32wl55xx.h:130</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a></div><div class="ttdeci">@ DMA2_Channel5_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00173">stm32wl55xx.h:173</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00140">stm32wl55xx.h:140</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdeci">@ DMA2_Channel2_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00170">stm32wl55xx.h:170</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00151">stm32wl55xx.h:151</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a></div><div class="ttdeci">@ COMP_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00136">stm32wl55xx.h:136</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e">C2SEV_PWR_C2H_IRQn</a></div><div class="ttdeci">@ C2SEV_PWR_C2H_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00135">stm32wl55xx.h:135</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdeci">@ DMA2_Channel3_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00171">stm32wl55xx.h:171</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00124">stm32wl55xx.h:124</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00104">stm32wl55xx.h:104</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b">PVD_PVM_IRQn</a></div><div class="ttdeci">@ PVD_PVM_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00116">stm32wl55xx.h:116</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00129">stm32wl55xx.h:129</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00122">stm32wl55xx.h:122</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00141">stm32wl55xx.h:141</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a">LPUART1_IRQn</a></div><div class="ttdeci">@ LPUART1_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00153">stm32wl55xx.h:153</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00157">stm32wl55xx.h:157</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a></div><div class="ttdeci">@ DAC_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00134">stm32wl55xx.h:134</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdeci">@ TIM16_IRQn</div><div class="ttdef"><b>Definition</b> <a href="#l00143">stm32wl55xx.h:143</a></div></div>
<div class="ttc" id="astructADC__Common__TypeDef_html"><div class="ttname"><a href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00255">stm32wl55xx.h:256</a></div></div>
<div class="ttc" id="astructADC__Common__TypeDef_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="structADC__Common__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="#l00257">stm32wl55xx.h:257</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html"><div class="ttname"><a href="structADC__TypeDef.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> <a href="#l00232">stm32wl55xx.h:233</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="structADC__TypeDef.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition</b> <a href="#l00244">stm32wl55xx.h:244</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a29b9c5387e26932298f220236bd69dee"><div class="ttname"><a href="structADC__TypeDef.html#a29b9c5387e26932298f220236bd69dee">ADC_TypeDef::TR2</a></div><div class="ttdeci">__IO uint32_t TR2</div><div class="ttdef"><b>Definition</b> <a href="#l00243">stm32wl55xx.h:243</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="structADC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="#l00247">stm32wl55xx.h:247</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structADC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00241">stm32wl55xx.h:241</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="structADC__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="#l00235">stm32wl55xx.h:235</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="structADC__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition</b> <a href="#l00237">stm32wl55xx.h:237</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_a8634248df172cd37d156a9d4df976a74"><div class="ttname"><a href="structADC__TypeDef.html#a8634248df172cd37d156a9d4df976a74">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition</b> <a href="#l00242">stm32wl55xx.h:242</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ab06ef5ee40897c98320733b78b837768"><div class="ttname"><a href="structADC__TypeDef.html#ab06ef5ee40897c98320733b78b837768">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition</b> <a href="#l00250">stm32wl55xx.h:250</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structADC__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00234">stm32wl55xx.h:234</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structADC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00236">stm32wl55xx.h:236</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="structADC__TypeDef.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition</b> <a href="#l00252">stm32wl55xx.h:252</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structADC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00240">stm32wl55xx.h:240</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="structADC__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> <a href="#l00238">stm32wl55xx.h:238</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="structADC__TypeDef.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition</b> <a href="#l00239">stm32wl55xx.h:239</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_aee443a628cc2914005393b723b836c2a"><div class="ttname"><a href="structADC__TypeDef.html#aee443a628cc2914005393b723b836c2a">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition</b> <a href="#l00249">stm32wl55xx.h:249</a></div></div>
<div class="ttc" id="astructADC__TypeDef_html_af3ffbe3e7e1def1ea3ed3d7e87f74d39"><div class="ttname"><a href="structADC__TypeDef.html#af3ffbe3e7e1def1ea3ed3d7e87f74d39">ADC_TypeDef::TR3</a></div><div class="ttdeci">__IO uint32_t TR3</div><div class="ttdef"><b>Definition</b> <a href="#l00245">stm32wl55xx.h:245</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html"><div class="ttname"><a href="structAES__TypeDef.html">AES_TypeDef</a></div><div class="ttdoc">AES hardware accelerator.</div><div class="ttdef"><b>Definition</b> <a href="#l00263">stm32wl55xx.h:264</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a2042d25f011691711cc4613771bdc5d6"><div class="ttname"><a href="structAES__TypeDef.html#a2042d25f011691711cc4613771bdc5d6">AES_TypeDef::SUSP3R</a></div><div class="ttdeci">__IO uint32_t SUSP3R</div><div class="ttdef"><b>Definition</b> <a href="#l00284">stm32wl55xx.h:284</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a2d71bb740b9ea915f05427623b40ab55"><div class="ttname"><a href="structAES__TypeDef.html#a2d71bb740b9ea915f05427623b40ab55">AES_TypeDef::IVR2</a></div><div class="ttdeci">__IO uint32_t IVR2</div><div class="ttdef"><b>Definition</b> <a href="#l00275">stm32wl55xx.h:275</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a36453d9986d0f2b0e777ef3f5dca8908"><div class="ttname"><a href="structAES__TypeDef.html#a36453d9986d0f2b0e777ef3f5dca8908">AES_TypeDef::SUSP7R</a></div><div class="ttdeci">__IO uint32_t SUSP7R</div><div class="ttdef"><b>Definition</b> <a href="#l00288">stm32wl55xx.h:288</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a381c81d7df10a15903b09ddddfdda154"><div class="ttname"><a href="structAES__TypeDef.html#a381c81d7df10a15903b09ddddfdda154">AES_TypeDef::KEYR1</a></div><div class="ttdeci">__IO uint32_t KEYR1</div><div class="ttdef"><b>Definition</b> <a href="#l00270">stm32wl55xx.h:270</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a3d3462f0fc544ffe52d4f7d0103a6f59"><div class="ttname"><a href="structAES__TypeDef.html#a3d3462f0fc544ffe52d4f7d0103a6f59">AES_TypeDef::IVR1</a></div><div class="ttdeci">__IO uint32_t IVR1</div><div class="ttdef"><b>Definition</b> <a href="#l00274">stm32wl55xx.h:274</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a4dc6b5708d56b1870c970c45e5314916"><div class="ttname"><a href="structAES__TypeDef.html#a4dc6b5708d56b1870c970c45e5314916">AES_TypeDef::IVR3</a></div><div class="ttdeci">__IO uint32_t IVR3</div><div class="ttdef"><b>Definition</b> <a href="#l00276">stm32wl55xx.h:276</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a540a2334c5f7b36d267cd204ebe73863"><div class="ttname"><a href="structAES__TypeDef.html#a540a2334c5f7b36d267cd204ebe73863">AES_TypeDef::KEYR0</a></div><div class="ttdeci">__IO uint32_t KEYR0</div><div class="ttdef"><b>Definition</b> <a href="#l00269">stm32wl55xx.h:269</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a68a69835e932e0ec40d4f1ee68fdf81e"><div class="ttname"><a href="structAES__TypeDef.html#a68a69835e932e0ec40d4f1ee68fdf81e">AES_TypeDef::SUSP5R</a></div><div class="ttdeci">__IO uint32_t SUSP5R</div><div class="ttdef"><b>Definition</b> <a href="#l00286">stm32wl55xx.h:286</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a6f1a00c7ee672e33574cf2798d10b4fb"><div class="ttname"><a href="structAES__TypeDef.html#a6f1a00c7ee672e33574cf2798d10b4fb">AES_TypeDef::IVR0</a></div><div class="ttdeci">__IO uint32_t IVR0</div><div class="ttdef"><b>Definition</b> <a href="#l00273">stm32wl55xx.h:273</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a727638bfa712935b7bb81674486d6458"><div class="ttname"><a href="structAES__TypeDef.html#a727638bfa712935b7bb81674486d6458">AES_TypeDef::DOUTR</a></div><div class="ttdeci">__IO uint32_t DOUTR</div><div class="ttdef"><b>Definition</b> <a href="#l00268">stm32wl55xx.h:268</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a74329f3ed3d4cd96916a562b8c0fbfb6"><div class="ttname"><a href="structAES__TypeDef.html#a74329f3ed3d4cd96916a562b8c0fbfb6">AES_TypeDef::KEYR2</a></div><div class="ttdeci">__IO uint32_t KEYR2</div><div class="ttdef"><b>Definition</b> <a href="#l00271">stm32wl55xx.h:271</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a77bc88f5d51f276b4b65504e8026d637"><div class="ttname"><a href="structAES__TypeDef.html#a77bc88f5d51f276b4b65504e8026d637">AES_TypeDef::SUSP1R</a></div><div class="ttdeci">__IO uint32_t SUSP1R</div><div class="ttdef"><b>Definition</b> <a href="#l00282">stm32wl55xx.h:282</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_a8e00ebc68e69a9527059120798e48af6"><div class="ttname"><a href="structAES__TypeDef.html#a8e00ebc68e69a9527059120798e48af6">AES_TypeDef::KEYR5</a></div><div class="ttdeci">__IO uint32_t KEYR5</div><div class="ttdef"><b>Definition</b> <a href="#l00278">stm32wl55xx.h:278</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_ab08b7a0ae06a0c3b4b8e0287fa64eefc"><div class="ttname"><a href="structAES__TypeDef.html#ab08b7a0ae06a0c3b4b8e0287fa64eefc">AES_TypeDef::SUSP6R</a></div><div class="ttdeci">__IO uint32_t SUSP6R</div><div class="ttdef"><b>Definition</b> <a href="#l00287">stm32wl55xx.h:287</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_ab232392610ee61f18af8b2054610e0f2"><div class="ttname"><a href="structAES__TypeDef.html#ab232392610ee61f18af8b2054610e0f2">AES_TypeDef::SUSP2R</a></div><div class="ttdeci">__IO uint32_t SUSP2R</div><div class="ttdef"><b>Definition</b> <a href="#l00283">stm32wl55xx.h:283</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_ab2845d8a28f022e11db9203ae4f10e52"><div class="ttname"><a href="structAES__TypeDef.html#ab2845d8a28f022e11db9203ae4f10e52">AES_TypeDef::SUSP0R</a></div><div class="ttdeci">__IO uint32_t SUSP0R</div><div class="ttdef"><b>Definition</b> <a href="#l00281">stm32wl55xx.h:281</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structAES__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">AES_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00265">stm32wl55xx.h:265</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_ab8f0cee9139bdd013384279b5ca7b7a8"><div class="ttname"><a href="structAES__TypeDef.html#ab8f0cee9139bdd013384279b5ca7b7a8">AES_TypeDef::DINR</a></div><div class="ttdeci">__IO uint32_t DINR</div><div class="ttdef"><b>Definition</b> <a href="#l00267">stm32wl55xx.h:267</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_acc956c181c904baaa08f4de7e62bc647"><div class="ttname"><a href="structAES__TypeDef.html#acc956c181c904baaa08f4de7e62bc647">AES_TypeDef::KEYR3</a></div><div class="ttdeci">__IO uint32_t KEYR3</div><div class="ttdef"><b>Definition</b> <a href="#l00272">stm32wl55xx.h:272</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_af1e6d5f1aff2946fa3dc78f83cdbd6f8"><div class="ttname"><a href="structAES__TypeDef.html#af1e6d5f1aff2946fa3dc78f83cdbd6f8">AES_TypeDef::SUSP4R</a></div><div class="ttdeci">__IO uint32_t SUSP4R</div><div class="ttdef"><b>Definition</b> <a href="#l00285">stm32wl55xx.h:285</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_af66276e9e3c3d852d7aef38688158f79"><div class="ttname"><a href="structAES__TypeDef.html#af66276e9e3c3d852d7aef38688158f79">AES_TypeDef::KEYR6</a></div><div class="ttdeci">__IO uint32_t KEYR6</div><div class="ttdef"><b>Definition</b> <a href="#l00279">stm32wl55xx.h:279</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structAES__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">AES_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00266">stm32wl55xx.h:266</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_afa7abf06fa1b34ac6cd58415abe0e256"><div class="ttname"><a href="structAES__TypeDef.html#afa7abf06fa1b34ac6cd58415abe0e256">AES_TypeDef::KEYR4</a></div><div class="ttdeci">__IO uint32_t KEYR4</div><div class="ttdef"><b>Definition</b> <a href="#l00277">stm32wl55xx.h:277</a></div></div>
<div class="ttc" id="astructAES__TypeDef_html_afc0767a0bb1c1169de50f70962af0ddb"><div class="ttname"><a href="structAES__TypeDef.html#afc0767a0bb1c1169de50f70962af0ddb">AES_TypeDef::KEYR7</a></div><div class="ttdeci">__IO uint32_t KEYR7</div><div class="ttdef"><b>Definition</b> <a href="#l00280">stm32wl55xx.h:280</a></div></div>
<div class="ttc" id="astructCOMP__Common__TypeDef_html"><div class="ttname"><a href="structCOMP__Common__TypeDef.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00299">stm32wl55xx.h:300</a></div></div>
<div class="ttc" id="astructCOMP__Common__TypeDef_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="structCOMP__Common__TypeDef.html#a876dd0a8546697065f406b7543e27af2">COMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00301">stm32wl55xx.h:301</a></div></div>
<div class="ttc" id="astructCOMP__TypeDef_html"><div class="ttname"><a href="structCOMP__TypeDef.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator.</div><div class="ttdef"><b>Definition</b> <a href="#l00294">stm32wl55xx.h:295</a></div></div>
<div class="ttc" id="astructCOMP__TypeDef_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="structCOMP__TypeDef.html#a876dd0a8546697065f406b7543e27af2">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00296">stm32wl55xx.h:296</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html"><div class="ttname"><a href="structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition</b> <a href="#l00307">stm32wl55xx.h:308</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="structCRC__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> <a href="#l00310">stm32wl55xx.h:310</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="structCRC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="#l00309">stm32wl55xx.h:309</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structCRC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00312">stm32wl55xx.h:312</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="structCRC__TypeDef.html#a9037a11797290aef4ac48048c07e2e89">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition</b> <a href="#l00314">stm32wl55xx.h:314</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structCRC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00311">stm32wl55xx.h:311</a></div></div>
<div class="ttc" id="astructCRC__TypeDef_html_af29f59e3e9149946df6717c205eaac7c"><div class="ttname"><a href="structCRC__TypeDef.html#af29f59e3e9149946df6717c205eaac7c">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition</b> <a href="#l00313">stm32wl55xx.h:313</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html"><div class="ttname"><a href="structDAC__TypeDef.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition</b> <a href="#l00320">stm32wl55xx.h:321</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a0fa3fb0105403a3cc45c5199a7cf18aa"><div class="ttname"><a href="structDAC__TypeDef.html#a0fa3fb0105403a3cc45c5199a7cf18aa">DAC_TypeDef::SHRR</a></div><div class="ttdeci">__IO uint32_t SHRR</div><div class="ttdef"><b>Definition</b> <a href="#l00341">stm32wl55xx.h:341</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="structDAC__TypeDef.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition</b> <a href="#l00330">stm32wl55xx.h:330</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="structDAC__TypeDef.html#a27af4e9f888f0b7b1e8da7e002d98798">DAC_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition</b> <a href="#l00337">stm32wl55xx.h:337</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a2f1b1c5dc8845e9975fd4e389f3d61df"><div class="ttname"><a href="structDAC__TypeDef.html#a2f1b1c5dc8845e9975fd4e389f3d61df">DAC_TypeDef::SHSR1</a></div><div class="ttdeci">__IO uint32_t SHSR1</div><div class="ttdef"><b>Definition</b> <a href="#l00338">stm32wl55xx.h:338</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a32bcc4a8d05220fba0dc44a6cd289a5b"><div class="ttname"><a href="structDAC__TypeDef.html#a32bcc4a8d05220fba0dc44a6cd289a5b">DAC_TypeDef::SHHR</a></div><div class="ttdeci">__IO uint32_t SHHR</div><div class="ttdef"><b>Definition</b> <a href="#l00340">stm32wl55xx.h:340</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structDAC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">DAC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00328">stm32wl55xx.h:328</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="structDAC__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">DAC_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="#l00336">stm32wl55xx.h:336</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="structDAC__TypeDef.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition</b> <a href="#l00323">stm32wl55xx.h:323</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="structDAC__TypeDef.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition</b> <a href="#l00332">stm32wl55xx.h:332</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="structDAC__TypeDef.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition</b> <a href="#l00333">stm32wl55xx.h:333</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDAC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00322">stm32wl55xx.h:322</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="structDAC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">DAC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition</b> <a href="#l00334">stm32wl55xx.h:334</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="structDAC__TypeDef.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition</b> <a href="#l00324">stm32wl55xx.h:324</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structDAC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">DAC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00327">stm32wl55xx.h:327</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="structDAC__TypeDef.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition</b> <a href="#l00331">stm32wl55xx.h:331</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="structDAC__TypeDef.html#ad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition</b> <a href="#l00326">stm32wl55xx.h:326</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_adb4bebbe6b0ac5c1518bc6efb1086fd9"><div class="ttname"><a href="structDAC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">DAC_TypeDef::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition</b> <a href="#l00339">stm32wl55xx.h:339</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_ae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="structDAC__TypeDef.html#ae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition</b> <a href="#l00325">stm32wl55xx.h:325</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="structDAC__TypeDef.html#af2b40c5e36a5e861490988275499e158">DAC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> <a href="#l00329">stm32wl55xx.h:329</a></div></div>
<div class="ttc" id="astructDAC__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structDAC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00335">stm32wl55xx.h:335</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html"><div class="ttname"><a href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition</b> <a href="#l00349">stm32wl55xx.h:350</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition</b> <a href="#l00351">stm32wl55xx.h:351</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_a28c34e6f73e221c57a5464377d5caf82"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a28c34e6f73e221c57a5464377d5caf82">DBGMCU_TypeDef::APB2FZR</a></div><div class="ttdeci">__IO uint32_t APB2FZR</div><div class="ttdef"><b>Definition</b> <a href="#l00358">stm32wl55xx.h:358</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_a28c36c82c92159d332e737b3eb3e91f8"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a28c36c82c92159d332e737b3eb3e91f8">DBGMCU_TypeDef::APB1FZR1</a></div><div class="ttdeci">__IO uint32_t APB1FZR1</div><div class="ttdef"><b>Definition</b> <a href="#l00354">stm32wl55xx.h:354</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_a30d0ff4808d959eb83836fa7e3688a60"><div class="ttname"><a href="structDBGMCU__TypeDef.html#a30d0ff4808d959eb83836fa7e3688a60">DBGMCU_TypeDef::C2APB1FZR1</a></div><div class="ttdeci">__IO uint32_t C2APB1FZR1</div><div class="ttdef"><b>Definition</b> <a href="#l00355">stm32wl55xx.h:355</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDBGMCU__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00352">stm32wl55xx.h:352</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_acd2e6232df2a59e1404b361408dcd3af"><div class="ttname"><a href="structDBGMCU__TypeDef.html#acd2e6232df2a59e1404b361408dcd3af">DBGMCU_TypeDef::APB1FZR2</a></div><div class="ttdeci">__IO uint32_t APB1FZR2</div><div class="ttdef"><b>Definition</b> <a href="#l00356">stm32wl55xx.h:356</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_ad27661c3c2624865080bf813ccee80cf"><div class="ttname"><a href="structDBGMCU__TypeDef.html#ad27661c3c2624865080bf813ccee80cf">DBGMCU_TypeDef::C2APB2FZR</a></div><div class="ttdeci">__IO uint32_t C2APB2FZR</div><div class="ttdef"><b>Definition</b> <a href="#l00359">stm32wl55xx.h:359</a></div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html_ad65b418332870e9fe27c36ccf05acb38"><div class="ttname"><a href="structDBGMCU__TypeDef.html#ad65b418332870e9fe27c36ccf05acb38">DBGMCU_TypeDef::C2APB1FZR2</a></div><div class="ttdeci">__IO uint32_t C2APB1FZR2</div><div class="ttdef"><b>Definition</b> <a href="#l00357">stm32wl55xx.h:357</a></div></div>
<div class="ttc" id="astructDMAMUX__ChannelStatus__TypeDef_html"><div class="ttname"><a href="structDMAMUX__ChannelStatus__TypeDef.html">DMAMUX_ChannelStatus_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00388">stm32wl55xx.h:389</a></div></div>
<div class="ttc" id="astructDMAMUX__ChannelStatus__TypeDef_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="structDMAMUX__ChannelStatus__TypeDef.html#a876dd0a8546697065f406b7543e27af2">DMAMUX_ChannelStatus_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00390">stm32wl55xx.h:390</a></div></div>
<div class="ttc" id="astructDMAMUX__ChannelStatus__TypeDef_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="structDMAMUX__ChannelStatus__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">DMAMUX_ChannelStatus_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> <a href="#l00391">stm32wl55xx.h:391</a></div></div>
<div class="ttc" id="astructDMAMUX__Channel__TypeDef_html"><div class="ttname"><a href="structDMAMUX__Channel__TypeDef.html">DMAMUX_Channel_TypeDef</a></div><div class="ttdoc">DMA Multiplexer.</div><div class="ttdef"><b>Definition</b> <a href="#l00383">stm32wl55xx.h:384</a></div></div>
<div class="ttc" id="astructDMAMUX__Channel__TypeDef_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="structDMAMUX__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">DMAMUX_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="#l00385">stm32wl55xx.h:385</a></div></div>
<div class="ttc" id="astructDMAMUX__RequestGenStatus__TypeDef_html"><div class="ttname"><a href="structDMAMUX__RequestGenStatus__TypeDef.html">DMAMUX_RequestGenStatus_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00399">stm32wl55xx.h:400</a></div></div>
<div class="ttc" id="astructDMAMUX__RequestGenStatus__TypeDef_html_a38d23c49e57da98eddc7e80805a53d01"><div class="ttname"><a href="structDMAMUX__RequestGenStatus__TypeDef.html#a38d23c49e57da98eddc7e80805a53d01">DMAMUX_RequestGenStatus_TypeDef::RGCFR</a></div><div class="ttdeci">__IO uint32_t RGCFR</div><div class="ttdef"><b>Definition</b> <a href="#l00402">stm32wl55xx.h:402</a></div></div>
<div class="ttc" id="astructDMAMUX__RequestGenStatus__TypeDef_html_acd15854a6b0590daecbc44dd3e4e0bff"><div class="ttname"><a href="structDMAMUX__RequestGenStatus__TypeDef.html#acd15854a6b0590daecbc44dd3e4e0bff">DMAMUX_RequestGenStatus_TypeDef::RGSR</a></div><div class="ttdeci">__IO uint32_t RGSR</div><div class="ttdef"><b>Definition</b> <a href="#l00401">stm32wl55xx.h:401</a></div></div>
<div class="ttc" id="astructDMAMUX__RequestGen__TypeDef_html"><div class="ttname"><a href="structDMAMUX__RequestGen__TypeDef.html">DMAMUX_RequestGen_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00394">stm32wl55xx.h:395</a></div></div>
<div class="ttc" id="astructDMAMUX__RequestGen__TypeDef_html_af617ec455f55f9d75a3cd87886ed0db2"><div class="ttname"><a href="structDMAMUX__RequestGen__TypeDef.html#af617ec455f55f9d75a3cd87886ed0db2">DMAMUX_RequestGen_TypeDef::RGCR</a></div><div class="ttdeci">__IO uint32_t RGCR</div><div class="ttdef"><b>Definition</b> <a href="#l00396">stm32wl55xx.h:396</a></div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> <a href="#l00366">stm32wl55xx.h:367</a></div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition</b> <a href="#l00370">stm32wl55xx.h:370</a></div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="#l00368">stm32wl55xx.h:368</a></div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition</b> <a href="#l00369">stm32wl55xx.h:369</a></div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="structDMA__Channel__TypeDef.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition</b> <a href="#l00371">stm32wl55xx.h:371</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00374">stm32wl55xx.h:375</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structDMA__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00376">stm32wl55xx.h:376</a></div></div>
<div class="ttc" id="astructDMA__TypeDef_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="structDMA__TypeDef.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition</b> <a href="#l00377">stm32wl55xx.h:377</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html"><div class="ttname"><a href="structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">Async Interrupts and Events Controller.</div><div class="ttdef"><b>Definition</b> <a href="#l00408">stm32wl55xx.h:409</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a07109a90b5fb37cc18b87abfbbd24617"><div class="ttname"><a href="structEXTI__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">EXTI_TypeDef::C2IMR2</a></div><div class="ttdeci">__IO uint32_t C2IMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00431">stm32wl55xx.h:431</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a07bacdf23d9c3a8692d99cc2930c1ed1"><div class="ttname"><a href="structEXTI__TypeDef.html#a07bacdf23d9c3a8692d99cc2930c1ed1">EXTI_TypeDef::RTSR2</a></div><div class="ttdeci">__IO uint32_t RTSR2</div><div class="ttdef"><b>Definition</b> <a href="#l00415">stm32wl55xx.h:415</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a0e17561a663731942ae2a24ccfeda992"><div class="ttname"><a href="structEXTI__TypeDef.html#a0e17561a663731942ae2a24ccfeda992">EXTI_TypeDef::SWIER2</a></div><div class="ttdeci">__IO uint32_t SWIER2</div><div class="ttdef"><b>Definition</b> <a href="#l00417">stm32wl55xx.h:417</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a1505a648822329eafa565c3fd5589b6c"><div class="ttname"><a href="structEXTI__TypeDef.html#a1505a648822329eafa565c3fd5589b6c">EXTI_TypeDef::SWIER1</a></div><div class="ttdeci">__IO uint32_t SWIER1</div><div class="ttdef"><b>Definition</b> <a href="#l00412">stm32wl55xx.h:412</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a230867a7be42661d545fcb8c6667490d"><div class="ttname"><a href="structEXTI__TypeDef.html#a230867a7be42661d545fcb8c6667490d">EXTI_TypeDef::EMR2</a></div><div class="ttdeci">__IO uint32_t EMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00426">stm32wl55xx.h:426</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a35cb1cf342522c35163ca68d129225bb"><div class="ttname"><a href="structEXTI__TypeDef.html#a35cb1cf342522c35163ca68d129225bb">EXTI_TypeDef::EMR1</a></div><div class="ttdeci">__IO uint32_t EMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00423">stm32wl55xx.h:423</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a4270c3f84d19ae7e5ddac96cf36fb9fe"><div class="ttname"><a href="structEXTI__TypeDef.html#a4270c3f84d19ae7e5ddac96cf36fb9fe">EXTI_TypeDef::PR1</a></div><div class="ttdeci">__IO uint32_t PR1</div><div class="ttdef"><b>Definition</b> <a href="#l00413">stm32wl55xx.h:413</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a5f29c8b62471283dab069ead6db92854"><div class="ttname"><a href="structEXTI__TypeDef.html#a5f29c8b62471283dab069ead6db92854">EXTI_TypeDef::C2EMR2</a></div><div class="ttdeci">__IO uint32_t C2EMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00432">stm32wl55xx.h:432</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a5f69f8f69bc737360b01b0e066643592"><div class="ttname"><a href="structEXTI__TypeDef.html#a5f69f8f69bc737360b01b0e066643592">EXTI_TypeDef::FTSR2</a></div><div class="ttdeci">__IO uint32_t FTSR2</div><div class="ttdef"><b>Definition</b> <a href="#l00416">stm32wl55xx.h:416</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a6148580ac6bf32f046fd0d6d7af90756"><div class="ttname"><a href="structEXTI__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">EXTI_TypeDef::IMR2</a></div><div class="ttdeci">__IO uint32_t IMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00425">stm32wl55xx.h:425</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a86124759eb82b2816e3b8e19e578ae23"><div class="ttname"><a href="structEXTI__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">EXTI_TypeDef::IMR1</a></div><div class="ttdeci">__IO uint32_t IMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00422">stm32wl55xx.h:422</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a9977ed8528793541e579a317b264e657"><div class="ttname"><a href="structEXTI__TypeDef.html#a9977ed8528793541e579a317b264e657">EXTI_TypeDef::RTSR1</a></div><div class="ttdeci">__IO uint32_t RTSR1</div><div class="ttdef"><b>Definition</b> <a href="#l00410">stm32wl55xx.h:410</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_ab8efedbc657f99209359fec332f799db"><div class="ttname"><a href="structEXTI__TypeDef.html#ab8efedbc657f99209359fec332f799db">EXTI_TypeDef::C2IMR1</a></div><div class="ttdeci">__IO uint32_t C2IMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00428">stm32wl55xx.h:428</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_addeefb434dd1b9a76c4b856b1ad2b732"><div class="ttname"><a href="structEXTI__TypeDef.html#addeefb434dd1b9a76c4b856b1ad2b732">EXTI_TypeDef::C2EMR1</a></div><div class="ttdeci">__IO uint32_t C2EMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00429">stm32wl55xx.h:429</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_af19a6271cc16f9052ca5b8933fdedec2"><div class="ttname"><a href="structEXTI__TypeDef.html#af19a6271cc16f9052ca5b8933fdedec2">EXTI_TypeDef::FTSR1</a></div><div class="ttdeci">__IO uint32_t FTSR1</div><div class="ttdef"><b>Definition</b> <a href="#l00411">stm32wl55xx.h:411</a></div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_afa9403cd8cce41e2f668bb31b5821efa"><div class="ttname"><a href="structEXTI__TypeDef.html#afa9403cd8cce41e2f668bb31b5821efa">EXTI_TypeDef::PR2</a></div><div class="ttdeci">__IO uint32_t PR2</div><div class="ttdef"><b>Definition</b> <a href="#l00418">stm32wl55xx.h:418</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html"><div class="ttname"><a href="structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition</b> <a href="#l00438">stm32wl55xx.h:439</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a0a5451bd489a6183347939eecfb69b14"><div class="ttname"><a href="structFLASH__TypeDef.html#a0a5451bd489a6183347939eecfb69b14">FLASH_TypeDef::OPTR</a></div><div class="ttdeci">__IO uint32_t OPTR</div><div class="ttdef"><b>Definition</b> <a href="#l00448">stm32wl55xx.h:448</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a189e6e34cb9d39427960589f4b8f1495"><div class="ttname"><a href="structFLASH__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">FLASH_TypeDef::C2CR</a></div><div class="ttdeci">__IO uint32_t C2CR</div><div class="ttdef"><b>Definition</b> <a href="#l00459">stm32wl55xx.h:459</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a503024fb8ce3251295cb464cb2fc296a"><div class="ttname"><a href="structFLASH__TypeDef.html#a503024fb8ce3251295cb464cb2fc296a">FLASH_TypeDef::WRP1AR</a></div><div class="ttdeci">__IO uint32_t WRP1AR</div><div class="ttdef"><b>Definition</b> <a href="#l00451">stm32wl55xx.h:451</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a6c4436204616aa7b8494c93cc3a58cee"><div class="ttname"><a href="structFLASH__TypeDef.html#a6c4436204616aa7b8494c93cc3a58cee">FLASH_TypeDef::WRP1BR</a></div><div class="ttdeci">__IO uint32_t WRP1BR</div><div class="ttdef"><b>Definition</b> <a href="#l00452">stm32wl55xx.h:452</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a7ba4cf58616e1bd452463656c7975c57"><div class="ttname"><a href="structFLASH__TypeDef.html#a7ba4cf58616e1bd452463656c7975c57">FLASH_TypeDef::SFR</a></div><div class="ttdeci">__IO uint32_t SFR</div><div class="ttdef"><b>Definition</b> <a href="#l00461">stm32wl55xx.h:461</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="structFLASH__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition</b> <a href="#l00442">stm32wl55xx.h:442</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a905a9adf28eeab5004bedafa3cc6a45a"><div class="ttname"><a href="structFLASH__TypeDef.html#a905a9adf28eeab5004bedafa3cc6a45a">FLASH_TypeDef::PCROP1BSR</a></div><div class="ttdeci">__IO uint32_t PCROP1BSR</div><div class="ttdef"><b>Definition</b> <a href="#l00453">stm32wl55xx.h:453</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a9c827388019974a9299adbdd27500769"><div class="ttname"><a href="structFLASH__TypeDef.html#a9c827388019974a9299adbdd27500769">FLASH_TypeDef::C2ACR</a></div><div class="ttdeci">__IO uint32_t C2ACR</div><div class="ttdef"><b>Definition</b> <a href="#l00457">stm32wl55xx.h:457</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="structFLASH__TypeDef.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition</b> <a href="#l00440">stm32wl55xx.h:440</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_aa0764e1fe5a64c4d241cea6602632bc6"><div class="ttname"><a href="structFLASH__TypeDef.html#aa0764e1fe5a64c4d241cea6602632bc6">FLASH_TypeDef::SRRVR</a></div><div class="ttdeci">__IO uint32_t SRRVR</div><div class="ttdef"><b>Definition</b> <a href="#l00462">stm32wl55xx.h:462</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_ab3f40e9835d8abb8b42a3bde32967c77"><div class="ttname"><a href="structFLASH__TypeDef.html#ab3f40e9835d8abb8b42a3bde32967c77">FLASH_TypeDef::PCROP1AER</a></div><div class="ttdeci">__IO uint32_t PCROP1AER</div><div class="ttdef"><b>Definition</b> <a href="#l00450">stm32wl55xx.h:450</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structFLASH__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00445">stm32wl55xx.h:445</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_abccadcbffce527241193860a464ec6e8"><div class="ttname"><a href="structFLASH__TypeDef.html#abccadcbffce527241193860a464ec6e8">FLASH_TypeDef::PCROP1ASR</a></div><div class="ttdeci">__IO uint32_t PCROP1ASR</div><div class="ttdef"><b>Definition</b> <a href="#l00449">stm32wl55xx.h:449</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_abd9e215e3258cb07966f2c192d52fa5c"><div class="ttname"><a href="structFLASH__TypeDef.html#abd9e215e3258cb07966f2c192d52fa5c">FLASH_TypeDef::IPCCBR</a></div><div class="ttdeci">__IO uint32_t IPCCBR</div><div class="ttdef"><b>Definition</b> <a href="#l00455">stm32wl55xx.h:455</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_abe203f827d2e33c7f162e4170b6dfdb3"><div class="ttname"><a href="structFLASH__TypeDef.html#abe203f827d2e33c7f162e4170b6dfdb3">FLASH_TypeDef::ECCR</a></div><div class="ttdeci">__IO uint32_t ECCR</div><div class="ttdef"><b>Definition</b> <a href="#l00446">stm32wl55xx.h:446</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structFLASH__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">FLASH_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00447">stm32wl55xx.h:447</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_ace493f3255a930643af0884cba1891b4"><div class="ttname"><a href="structFLASH__TypeDef.html#ace493f3255a930643af0884cba1891b4">FLASH_TypeDef::C2SR</a></div><div class="ttdeci">__IO uint32_t C2SR</div><div class="ttdef"><b>Definition</b> <a href="#l00458">stm32wl55xx.h:458</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_addce94bf5cf5ff6335b853939e97d3d7"><div class="ttname"><a href="structFLASH__TypeDef.html#addce94bf5cf5ff6335b853939e97d3d7">FLASH_TypeDef::PCROP1BER</a></div><div class="ttdeci">__IO uint32_t PCROP1BER</div><div class="ttdef"><b>Definition</b> <a href="#l00454">stm32wl55xx.h:454</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structFLASH__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00444">stm32wl55xx.h:444</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition</b> <a href="#l00443">stm32wl55xx.h:443</a></div></div>
<div class="ttc" id="astructFLASH__TypeDef_html_afed2894a9eb7ad0747c4b9620f26e8bf"><div class="ttname"><a href="structFLASH__TypeDef.html#afed2894a9eb7ad0747c4b9620f26e8bf">FLASH_TypeDef::ACR2</a></div><div class="ttdeci">__IO uint32_t ACR2</div><div class="ttdef"><b>Definition</b> <a href="#l00441">stm32wl55xx.h:441</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html"><div class="ttname"><a href="structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition</b> <a href="#l00468">stm32wl55xx.h:469</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="structGPIO__TypeDef.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition</b> <a href="#l00479">stm32wl55xx.h:479</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="structGPIO__TypeDef.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition</b> <a href="#l00477">stm32wl55xx.h:477</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="structGPIO__TypeDef.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition</b> <a href="#l00470">stm32wl55xx.h:470</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> <a href="#l00472">stm32wl55xx.h:472</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="structGPIO__TypeDef.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> <a href="#l00474">stm32wl55xx.h:474</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> <a href="#l00471">stm32wl55xx.h:471</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="structGPIO__TypeDef.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> <a href="#l00473">stm32wl55xx.h:473</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition</b> <a href="#l00475">stm32wl55xx.h:475</a></div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="structGPIO__TypeDef.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition</b> <a href="#l00476">stm32wl55xx.h:476</a></div></div>
<div class="ttc" id="astructGTZC__TZIC__TypeDef_html"><div class="ttname"><a href="structGTZC__TZIC__TypeDef.html">GTZC_TZIC_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00499">stm32wl55xx.h:499</a></div></div>
<div class="ttc" id="astructGTZC__TZIC__TypeDef_html_a2c623191ce9d78bdfc4fa7d44109887f"><div class="ttname"><a href="structGTZC__TZIC__TypeDef.html#a2c623191ce9d78bdfc4fa7d44109887f">GTZC_TZIC_TypeDef::IER1</a></div><div class="ttdeci">__IO uint32_t IER1</div><div class="ttdef"><b>Definition</b> <a href="#l00500">stm32wl55xx.h:500</a></div></div>
<div class="ttc" id="astructGTZC__TZIC__TypeDef_html_a9e1dd63e40377ac952c3bf069f41f220"><div class="ttname"><a href="structGTZC__TZIC__TypeDef.html#a9e1dd63e40377ac952c3bf069f41f220">GTZC_TZIC_TypeDef::MISR1</a></div><div class="ttdeci">__IO uint32_t MISR1</div><div class="ttdef"><b>Definition</b> <a href="#l00502">stm32wl55xx.h:502</a></div></div>
<div class="ttc" id="astructGTZC__TZIC__TypeDef_html_ae8e06dfaca046690b61036654bd7d98f"><div class="ttname"><a href="structGTZC__TZIC__TypeDef.html#ae8e06dfaca046690b61036654bd7d98f">GTZC_TZIC_TypeDef::ICR1</a></div><div class="ttdeci">__IO uint32_t ICR1</div><div class="ttdef"><b>Definition</b> <a href="#l00504">stm32wl55xx.h:504</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html">GTZC_TZSC_TypeDef</a></div><div class="ttdoc">Global Security Controller.</div><div class="ttdef"><b>Definition</b> <a href="#l00485">stm32wl55xx.h:485</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_a0821cb33936bff498c0c640391579846"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#a0821cb33936bff498c0c640391579846">GTZC_TZSC_TypeDef::MPCWM3_UPWMR</a></div><div class="ttdeci">__IO uint32_t MPCWM3_UPWMR</div><div class="ttdef"><b>Definition</b> <a href="#l00496">stm32wl55xx.h:496</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_a2a370652920aff65aaef0666e363e35d"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#a2a370652920aff65aaef0666e363e35d">GTZC_TZSC_TypeDef::MPCWM1_UPWWMR</a></div><div class="ttdeci">__IO uint32_t MPCWM1_UPWWMR</div><div class="ttdef"><b>Definition</b> <a href="#l00493">stm32wl55xx.h:493</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_a5155382fa7dea4d5012bf07ad4cb4558"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#a5155382fa7dea4d5012bf07ad4cb4558">GTZC_TZSC_TypeDef::MPCWM2_UPWMR</a></div><div class="ttdeci">__IO uint32_t MPCWM2_UPWMR</div><div class="ttdef"><b>Definition</b> <a href="#l00494">stm32wl55xx.h:494</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_a55862d648a0def7a39e6428e48db4ba0"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#a55862d648a0def7a39e6428e48db4ba0">GTZC_TZSC_TypeDef::SECCFGR1</a></div><div class="ttdeci">__IO uint32_t SECCFGR1</div><div class="ttdef"><b>Definition</b> <a href="#l00488">stm32wl55xx.h:488</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_a6cf1d42ee9a2f5b3e05232d130f834ec"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#a6cf1d42ee9a2f5b3e05232d130f834ec">GTZC_TZSC_TypeDef::PRIVCFGR1</a></div><div class="ttdeci">__IO uint32_t PRIVCFGR1</div><div class="ttdef"><b>Definition</b> <a href="#l00490">stm32wl55xx.h:490</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">GTZC_TZSC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00486">stm32wl55xx.h:486</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">GTZC_TZSC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition</b> <a href="#l00495">stm32wl55xx.h:495</a></div></div>
<div class="ttc" id="astructGTZC__TZSC__TypeDef_html_ac2a7cac1eb0fa8484cfdc6d011e54fbf"><div class="ttname"><a href="structGTZC__TZSC__TypeDef.html#ac2a7cac1eb0fa8484cfdc6d011e54fbf">GTZC_TZSC_TypeDef::MPCWM1_UPWMR</a></div><div class="ttdeci">__IO uint32_t MPCWM1_UPWMR</div><div class="ttdef"><b>Definition</b> <a href="#l00492">stm32wl55xx.h:492</a></div></div>
<div class="ttc" id="astructHSEM__Common__TypeDef_html"><div class="ttname"><a href="structHSEM__Common__TypeDef.html">HSEM_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00529">stm32wl55xx.h:530</a></div></div>
<div class="ttc" id="astructHSEM__Common__TypeDef_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="structHSEM__Common__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">HSEM_Common_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00532">stm32wl55xx.h:532</a></div></div>
<div class="ttc" id="astructHSEM__Common__TypeDef_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="structHSEM__Common__TypeDef.html#a524e134cec519206cb41d0545e382978">HSEM_Common_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> <a href="#l00534">stm32wl55xx.h:534</a></div></div>
<div class="ttc" id="astructHSEM__Common__TypeDef_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="structHSEM__Common__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">HSEM_Common_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="#l00531">stm32wl55xx.h:531</a></div></div>
<div class="ttc" id="astructHSEM__Common__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structHSEM__Common__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">HSEM_Common_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00533">stm32wl55xx.h:533</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html"><div class="ttname"><a href="structHSEM__TypeDef.html">HSEM_TypeDef</a></div><div class="ttdoc">HW Semaphore HSEM.</div><div class="ttdef"><b>Definition</b> <a href="#l00510">stm32wl55xx.h:511</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a33307e78abadc2e962c11bd9ff7b7cd1"><div class="ttname"><a href="structHSEM__TypeDef.html#a33307e78abadc2e962c11bd9ff7b7cd1">HSEM_TypeDef::C2ICR</a></div><div class="ttdeci">__IO uint32_t C2ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00521">stm32wl55xx.h:521</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a382114eb443044dc93476aabdd0b9d5b"><div class="ttname"><a href="structHSEM__TypeDef.html#a382114eb443044dc93476aabdd0b9d5b">HSEM_TypeDef::C1ISR</a></div><div class="ttdeci">__IO uint32_t C1ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00518">stm32wl55xx.h:518</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a4946861e406fb6bee3f60d697fbaf37b"><div class="ttname"><a href="structHSEM__TypeDef.html#a4946861e406fb6bee3f60d697fbaf37b">HSEM_TypeDef::C1IER</a></div><div class="ttdeci">__IO uint32_t C1IER</div><div class="ttdef"><b>Definition</b> <a href="#l00516">stm32wl55xx.h:516</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a5e9388284969126cb857aa821824fb1e"><div class="ttname"><a href="structHSEM__TypeDef.html#a5e9388284969126cb857aa821824fb1e">HSEM_TypeDef::C2IER</a></div><div class="ttdeci">__IO uint32_t C2IER</div><div class="ttdef"><b>Definition</b> <a href="#l00520">stm32wl55xx.h:520</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="structHSEM__TypeDef.html#a84c491be6c66b1d5b6a2efd0740b3d0c">HSEM_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition</b> <a href="#l00526">stm32wl55xx.h:526</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a89da1b3a852cf994180c980f3df32635"><div class="ttname"><a href="structHSEM__TypeDef.html#a89da1b3a852cf994180c980f3df32635">HSEM_TypeDef::C2MISR</a></div><div class="ttdeci">__IO uint32_t C2MISR</div><div class="ttdef"><b>Definition</b> <a href="#l00523">stm32wl55xx.h:523</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a8d87d6b24326561113dd40ece1ab92d3"><div class="ttname"><a href="structHSEM__TypeDef.html#a8d87d6b24326561113dd40ece1ab92d3">HSEM_TypeDef::C2ISR</a></div><div class="ttdeci">__IO uint32_t C2ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00522">stm32wl55xx.h:522</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_a95c2a920d6552f69191bf1d168dbdaad"><div class="ttname"><a href="structHSEM__TypeDef.html#a95c2a920d6552f69191bf1d168dbdaad">HSEM_TypeDef::C1MISR</a></div><div class="ttdeci">__IO uint32_t C1MISR</div><div class="ttdef"><b>Definition</b> <a href="#l00519">stm32wl55xx.h:519</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structHSEM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">HSEM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00525">stm32wl55xx.h:525</a></div></div>
<div class="ttc" id="astructHSEM__TypeDef_html_af3877a8db1cbed614cdbce2ee256b677"><div class="ttname"><a href="structHSEM__TypeDef.html#af3877a8db1cbed614cdbce2ee256b677">HSEM_TypeDef::C1ICR</a></div><div class="ttdeci">__IO uint32_t C1ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00517">stm32wl55xx.h:517</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html"><div class="ttname"><a href="structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> <a href="#l00540">stm32wl55xx.h:541</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition</b> <a href="#l00544">stm32wl55xx.h:544</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="structI2C__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00549">stm32wl55xx.h:549</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="structI2C__TypeDef.html#a5576a30ffbe0a0800ce7788610327677">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition</b> <a href="#l00546">stm32wl55xx.h:546</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="structI2C__TypeDef.html#a95187d83f061ebbddd8668d0db3fbaa5">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition</b> <a href="#l00547">stm32wl55xx.h:547</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="structI2C__TypeDef.html#a9bf29a9104cb5569823ab892174f9c8c">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition</b> <a href="#l00551">stm32wl55xx.h:551</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structI2C__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00542">stm32wl55xx.h:542</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structI2C__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00548">stm32wl55xx.h:548</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition</b> <a href="#l00545">stm32wl55xx.h:545</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="structI2C__TypeDef.html#ad7e8d785fff2acfeb8814e43bda8dd72">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition</b> <a href="#l00552">stm32wl55xx.h:552</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="structI2C__TypeDef.html#af427631ab4515bb1f16bf5869682c18b">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition</b> <a href="#l00550">stm32wl55xx.h:550</a></div></div>
<div class="ttc" id="astructI2C__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structI2C__TypeDef.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00543">stm32wl55xx.h:543</a></div></div>
<div class="ttc" id="astructIPCC__CommonTypeDef_html"><div class="ttname"><a href="structIPCC__CommonTypeDef.html">IPCC_CommonTypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="#l00570">stm32wl55xx.h:571</a></div></div>
<div class="ttc" id="astructIPCC__CommonTypeDef_html_a3cb789a52add9ce321b96d8d18dc4dda"><div class="ttname"><a href="structIPCC__CommonTypeDef.html#a3cb789a52add9ce321b96d8d18dc4dda">IPCC_CommonTypeDef::MR</a></div><div class="ttdeci">__IO uint32_t MR</div><div class="ttdef"><b>Definition</b> <a href="#l00573">stm32wl55xx.h:573</a></div></div>
<div class="ttc" id="astructIPCC__CommonTypeDef_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="structIPCC__CommonTypeDef.html#a64a95891ad3e904dd5548112539c1c98">IPCC_CommonTypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00574">stm32wl55xx.h:574</a></div></div>
<div class="ttc" id="astructIPCC__CommonTypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structIPCC__CommonTypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">IPCC_CommonTypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00572">stm32wl55xx.h:572</a></div></div>
<div class="ttc" id="astructIPCC__CommonTypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structIPCC__CommonTypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">IPCC_CommonTypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00575">stm32wl55xx.h:575</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html"><div class="ttname"><a href="structIPCC__TypeDef.html">IPCC_TypeDef</a></div><div class="ttdoc">Inter-Processor Communication.</div><div class="ttdef"><b>Definition</b> <a href="#l00558">stm32wl55xx.h:559</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a189e6e34cb9d39427960589f4b8f1495"><div class="ttname"><a href="structIPCC__TypeDef.html#a189e6e34cb9d39427960589f4b8f1495">IPCC_TypeDef::C2CR</a></div><div class="ttdeci">__IO uint32_t C2CR</div><div class="ttdef"><b>Definition</b> <a href="#l00564">stm32wl55xx.h:564</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a2a6cdb5dc6e523e4e8c540e4598f2582"><div class="ttname"><a href="structIPCC__TypeDef.html#a2a6cdb5dc6e523e4e8c540e4598f2582">IPCC_TypeDef::C2SCR</a></div><div class="ttdeci">__IO uint32_t C2SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00566">stm32wl55xx.h:566</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a4e247a98efbddf429d6b0adf825e8b18"><div class="ttname"><a href="structIPCC__TypeDef.html#a4e247a98efbddf429d6b0adf825e8b18">IPCC_TypeDef::C2MR</a></div><div class="ttdeci">__IO uint32_t C2MR</div><div class="ttdef"><b>Definition</b> <a href="#l00565">stm32wl55xx.h:565</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a5be27696e7453f3d1157ef8613794374"><div class="ttname"><a href="structIPCC__TypeDef.html#a5be27696e7453f3d1157ef8613794374">IPCC_TypeDef::C1MR</a></div><div class="ttdeci">__IO uint32_t C1MR</div><div class="ttdef"><b>Definition</b> <a href="#l00561">stm32wl55xx.h:561</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a7022954ae328faa673f499eebf571364"><div class="ttname"><a href="structIPCC__TypeDef.html#a7022954ae328faa673f499eebf571364">IPCC_TypeDef::C1SCR</a></div><div class="ttdeci">__IO uint32_t C1SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00562">stm32wl55xx.h:562</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_a9ece4682dfc8b988ae6372a605a14d5f"><div class="ttname"><a href="structIPCC__TypeDef.html#a9ece4682dfc8b988ae6372a605a14d5f">IPCC_TypeDef::C1TOC2SR</a></div><div class="ttdeci">__IO uint32_t C1TOC2SR</div><div class="ttdef"><b>Definition</b> <a href="#l00563">stm32wl55xx.h:563</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2"><div class="ttname"><a href="structIPCC__TypeDef.html#ad3a2ac8f631d1ba9a7fc8b1d9fc645d2">IPCC_TypeDef::C2TOC1SR</a></div><div class="ttdeci">__IO uint32_t C2TOC1SR</div><div class="ttdef"><b>Definition</b> <a href="#l00567">stm32wl55xx.h:567</a></div></div>
<div class="ttc" id="astructIPCC__TypeDef_html_ad9cf9b4e17dc4b5d90568ff92ee3bcf0"><div class="ttname"><a href="structIPCC__TypeDef.html#ad9cf9b4e17dc4b5d90568ff92ee3bcf0">IPCC_TypeDef::C1CR</a></div><div class="ttdeci">__IO uint32_t C1CR</div><div class="ttdef"><b>Definition</b> <a href="#l00560">stm32wl55xx.h:560</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html"><div class="ttname"><a href="structIWDG__TypeDef.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition</b> <a href="#l00581">stm32wl55xx.h:582</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="structIWDG__TypeDef.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition</b> <a href="#l00583">stm32wl55xx.h:583</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="structIWDG__TypeDef.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition</b> <a href="#l00585">stm32wl55xx.h:585</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html_a794a46a7a95dca7444f7a797a4f6aa2a"><div class="ttname"><a href="structIWDG__TypeDef.html#a794a46a7a95dca7444f7a797a4f6aa2a">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition</b> <a href="#l00587">stm32wl55xx.h:587</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structIWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00586">stm32wl55xx.h:586</a></div></div>
<div class="ttc" id="astructIWDG__TypeDef_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="structIWDG__TypeDef.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition</b> <a href="#l00584">stm32wl55xx.h:584</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html"><div class="ttname"><a href="structLPTIM__TypeDef.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMER.</div><div class="ttdef"><b>Definition</b> <a href="#l00593">stm32wl55xx.h:594</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="structLPTIM__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">LPTIM_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00596">stm32wl55xx.h:596</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a12521d40371a2f123a6834c74f2b2041"><div class="ttname"><a href="structLPTIM__TypeDef.html#a12521d40371a2f123a6834c74f2b2041">LPTIM_TypeDef::CMP</a></div><div class="ttdeci">__IO uint32_t CMP</div><div class="ttdef"><b>Definition</b> <a href="#l00600">stm32wl55xx.h:600</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="structLPTIM__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00598">stm32wl55xx.h:598</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="structLPTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> <a href="#l00602">stm32wl55xx.h:602</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="structLPTIM__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">LPTIM_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="#l00597">stm32wl55xx.h:597</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="structLPTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b">LPTIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> <a href="#l00603">stm32wl55xx.h:603</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="structLPTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">LPTIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> <a href="#l00605">stm32wl55xx.h:605</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structLPTIM__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">LPTIM_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00595">stm32wl55xx.h:595</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structLPTIM__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00599">stm32wl55xx.h:599</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_ad21eb922f00d583e80943def27a0f05c"><div class="ttname"><a href="structLPTIM__TypeDef.html#ad21eb922f00d583e80943def27a0f05c">LPTIM_TypeDef::RESERVED</a></div><div class="ttdeci">__IO uint32_t RESERVED</div><div class="ttdef"><b>Definition</b> <a href="#l00604">stm32wl55xx.h:604</a></div></div>
<div class="ttc" id="astructLPTIM__TypeDef_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="structLPTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">LPTIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> <a href="#l00601">stm32wl55xx.h:601</a></div></div>
<div class="ttc" id="astructPKA__TypeDef_html"><div class="ttname"><a href="structPKA__TypeDef.html">PKA_TypeDef</a></div><div class="ttdoc">Public Key Accelerator (PKA)</div><div class="ttdef"><b>Definition</b> <a href="#l00611">stm32wl55xx.h:612</a></div></div>
<div class="ttc" id="astructPKA__TypeDef_html_aa46ece753867049c7643819478b8330b"><div class="ttname"><a href="structPKA__TypeDef.html#aa46ece753867049c7643819478b8330b">PKA_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition</b> <a href="#l00615">stm32wl55xx.h:615</a></div></div>
<div class="ttc" id="astructPKA__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structPKA__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">PKA_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00613">stm32wl55xx.h:613</a></div></div>
<div class="ttc" id="astructPKA__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structPKA__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">PKA_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00614">stm32wl55xx.h:614</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html"><div class="ttname"><a href="structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition</b> <a href="#l00623">stm32wl55xx.h:624</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a01da8362dc3687f77323c3e64734d21f"><div class="ttname"><a href="structPWR__TypeDef.html#a01da8362dc3687f77323c3e64734d21f">PWR_TypeDef::SUBGHZSPICR</a></div><div class="ttdeci">__IO uint32_t SUBGHZSPICR</div><div class="ttdef"><b>Definition</b> <a href="#l00647">stm32wl55xx.h:647</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a0bbbf567fcfbb44116c5ae184dca8b58"><div class="ttname"><a href="structPWR__TypeDef.html#a0bbbf567fcfbb44116c5ae184dca8b58">PWR_TypeDef::CR5</a></div><div class="ttdeci">__IO uint32_t CR5</div><div class="ttdef"><b>Definition</b> <a href="#l00632">stm32wl55xx.h:632</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a1bc6c88bc9f84bd8b0f527cb86bfabe0"><div class="ttname"><a href="structPWR__TypeDef.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PWR_TypeDef::PDCRB</a></div><div class="ttdeci">__IO uint32_t PDCRB</div><div class="ttdef"><b>Definition</b> <a href="#l00636">stm32wl55xx.h:636</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a2676bf9a592b8a6befd85ae98ea597b0"><div class="ttname"><a href="structPWR__TypeDef.html#a2676bf9a592b8a6befd85ae98ea597b0">PWR_TypeDef::PDCRA</a></div><div class="ttdeci">__IO uint32_t PDCRA</div><div class="ttdef"><b>Definition</b> <a href="#l00634">stm32wl55xx.h:634</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a331f512e0a904c7e356e9ab2a7c1769f"><div class="ttname"><a href="structPWR__TypeDef.html#a331f512e0a904c7e356e9ab2a7c1769f">PWR_TypeDef::PDCRH</a></div><div class="ttdeci">__IO uint32_t PDCRH</div><div class="ttdef"><b>Definition</b> <a href="#l00641">stm32wl55xx.h:641</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structPWR__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">PWR_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00648">stm32wl55xx.h:648</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a5307ccc16bd5ea41c2d7ee3821588e28"><div class="ttname"><a href="structPWR__TypeDef.html#a5307ccc16bd5ea41c2d7ee3821588e28">PWR_TypeDef::EXTSCR</a></div><div class="ttdeci">__IO uint32_t EXTSCR</div><div class="ttdef"><b>Definition</b> <a href="#l00645">stm32wl55xx.h:645</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a5c4eba2c90ea7bf1ceb653301a77e8bf"><div class="ttname"><a href="structPWR__TypeDef.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PWR_TypeDef::PUCRC</a></div><div class="ttdeci">__IO uint32_t PUCRC</div><div class="ttdef"><b>Definition</b> <a href="#l00637">stm32wl55xx.h:637</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="structPWR__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">PWR_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00631">stm32wl55xx.h:631</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a83c60692b67555ed20c6ea990698242e"><div class="ttname"><a href="structPWR__TypeDef.html#a83c60692b67555ed20c6ea990698242e">PWR_TypeDef::PUCRH</a></div><div class="ttdeci">__IO uint32_t PUCRH</div><div class="ttdef"><b>Definition</b> <a href="#l00640">stm32wl55xx.h:640</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="structPWR__TypeDef.html#a89623ee198737b29dc0a803310605a83">PWR_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition</b> <a href="#l00630">stm32wl55xx.h:630</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_a8b419b22309c807ea4e6f1121c1afc12"><div class="ttname"><a href="structPWR__TypeDef.html#a8b419b22309c807ea4e6f1121c1afc12">PWR_TypeDef::PDCRC</a></div><div class="ttdeci">__IO uint32_t PDCRC</div><div class="ttdef"><b>Definition</b> <a href="#l00638">stm32wl55xx.h:638</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_aac08e044942a48e01334e4fa5e56bba3"><div class="ttname"><a href="structPWR__TypeDef.html#aac08e044942a48e01334e4fa5e56bba3">PWR_TypeDef::C2CR3</a></div><div class="ttdeci">__IO uint32_t C2CR3</div><div class="ttdef"><b>Definition</b> <a href="#l00644">stm32wl55xx.h:644</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_aacce4e99fd4d45862a1f81251abf9457"><div class="ttname"><a href="structPWR__TypeDef.html#aacce4e99fd4d45862a1f81251abf9457">PWR_TypeDef::C2CR1</a></div><div class="ttdeci">__IO uint32_t C2CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00643">stm32wl55xx.h:643</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_aad73b4746976ca75f784db4062482f07"><div class="ttname"><a href="structPWR__TypeDef.html#aad73b4746976ca75f784db4062482f07">PWR_TypeDef::CR4</a></div><div class="ttdeci">__IO uint32_t CR4</div><div class="ttdef"><b>Definition</b> <a href="#l00628">stm32wl55xx.h:628</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structPWR__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">PWR_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00625">stm32wl55xx.h:625</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_ab72f8959a6bd611677cd4afbe9cf07d9"><div class="ttname"><a href="structPWR__TypeDef.html#ab72f8959a6bd611677cd4afbe9cf07d9">PWR_TypeDef::PUCRB</a></div><div class="ttdeci">__IO uint32_t PUCRB</div><div class="ttdef"><b>Definition</b> <a href="#l00635">stm32wl55xx.h:635</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_aba7e25109836cea76da27f3aeed47c4a"><div class="ttname"><a href="structPWR__TypeDef.html#aba7e25109836cea76da27f3aeed47c4a">PWR_TypeDef::RSSCMDR</a></div><div class="ttdeci">__IO uint32_t RSSCMDR</div><div class="ttdef"><b>Definition</b> <a href="#l00649">stm32wl55xx.h:649</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_acefca4fd83c4b7846ae6d3cfe7bb8df9"><div class="ttname"><a href="structPWR__TypeDef.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">PWR_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition</b> <a href="#l00629">stm32wl55xx.h:629</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="structPWR__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">PWR_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> <a href="#l00627">stm32wl55xx.h:627</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_aeead890c47f378dffcb852b99d303ee6"><div class="ttname"><a href="structPWR__TypeDef.html#aeead890c47f378dffcb852b99d303ee6">PWR_TypeDef::PUCRA</a></div><div class="ttdeci">__IO uint32_t PUCRA</div><div class="ttdef"><b>Definition</b> <a href="#l00633">stm32wl55xx.h:633</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_af02167f064f76326d181f4456aa92647"><div class="ttname"><a href="structPWR__TypeDef.html#af02167f064f76326d181f4456aa92647">PWR_TypeDef::SECCFGR</a></div><div class="ttdeci">__IO uint32_t SECCFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00646">stm32wl55xx.h:646</a></div></div>
<div class="ttc" id="astructPWR__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structPWR__TypeDef.html#afdfa307571967afb1d97943e982b6586">PWR_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00626">stm32wl55xx.h:626</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html"><div class="ttname"><a href="structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition</b> <a href="#l00655">stm32wl55xx.h:656</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a00801d5faa4a35f68199f3cac3847bfb"><div class="ttname"><a href="structRCC__TypeDef.html#a00801d5faa4a35f68199f3cac3847bfb">RCC_TypeDef::APB3SMENR</a></div><div class="ttdeci">__IO uint32_t APB3SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00690">stm32wl55xx.h:690</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a04dc454e176d50a3a5918b2095880924"><div class="ttname"><a href="structRCC__TypeDef.html#a04dc454e176d50a3a5918b2095880924">RCC_TypeDef::CCIPR</a></div><div class="ttdeci">__IO uint32_t CCIPR</div><div class="ttdef"><b>Definition</b> <a href="#l00691">stm32wl55xx.h:691</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a056687364a883b087fc5664830563cad"><div class="ttname"><a href="structRCC__TypeDef.html#a056687364a883b087fc5664830563cad">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition</b> <a href="#l00658">stm32wl55xx.h:658</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a0b86632e083b14cd70083eb2af0dd29e"><div class="ttname"><a href="structRCC__TypeDef.html#a0b86632e083b14cd70083eb2af0dd29e">RCC_TypeDef::APB1SMENR2</a></div><div class="ttdeci">__IO uint32_t APB1SMENR2</div><div class="ttdef"><b>Definition</b> <a href="#l00688">stm32wl55xx.h:688</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="structRCC__TypeDef.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition</b> <a href="#l00693">stm32wl55xx.h:693</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a14a0dbd0c41659c5f8d901efdc2def02"><div class="ttname"><a href="structRCC__TypeDef.html#a14a0dbd0c41659c5f8d901efdc2def02">RCC_TypeDef::C2APB2SMENR</a></div><div class="ttdeci">__IO uint32_t C2APB2SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00712">stm32wl55xx.h:712</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a197c5ad92b90b5d78ebb04f072983c14"><div class="ttname"><a href="structRCC__TypeDef.html#a197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef::CIER</a></div><div class="ttdeci">__IO uint32_t CIER</div><div class="ttdef"><b>Definition</b> <a href="#l00663">stm32wl55xx.h:663</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a1a5e68965cb3e02c2b611eb6bcc2f1bd"><div class="ttname"><a href="structRCC__TypeDef.html#a1a5e68965cb3e02c2b611eb6bcc2f1bd">RCC_TypeDef::C2AHB2ENR</a></div><div class="ttdeci">__IO uint32_t C2AHB2ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00699">stm32wl55xx.h:699</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a1e9c75b06c99d0611535f38c7b4aa845"><div class="ttname"><a href="structRCC__TypeDef.html#a1e9c75b06c99d0611535f38c7b4aa845">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00675">stm32wl55xx.h:675</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a237a692a156e19b3becf8fc97ff0f584"><div class="ttname"><a href="structRCC__TypeDef.html#a237a692a156e19b3becf8fc97ff0f584">RCC_TypeDef::APB1RSTR1</a></div><div class="ttdeci">__IO uint32_t APB1RSTR1</div><div class="ttdef"><b>Definition</b> <a href="#l00671">stm32wl55xx.h:671</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="structRCC__TypeDef.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00659">stm32wl55xx.h:659</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a28560c5bfeb45326ea7f2019dba57bea"><div class="ttname"><a href="structRCC__TypeDef.html#a28560c5bfeb45326ea7f2019dba57bea">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00669">stm32wl55xx.h:669</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a2952fe1c77d143f96c8a5c97b4c0d3be"><div class="ttname"><a href="structRCC__TypeDef.html#a2952fe1c77d143f96c8a5c97b4c0d3be">RCC_TypeDef::C2APB3ENR</a></div><div class="ttdeci">__IO uint32_t C2APB3ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00705">stm32wl55xx.h:705</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a3fe12618b6c53aa080ffffa1cab2a594"><div class="ttname"><a href="structRCC__TypeDef.html#a3fe12618b6c53aa080ffffa1cab2a594">RCC_TypeDef::C2APB1SMENR2</a></div><div class="ttdeci">__IO uint32_t C2APB1SMENR2</div><div class="ttdef"><b>Definition</b> <a href="#l00711">stm32wl55xx.h:711</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a41222aba7f47f3e85cea55f2af225857"><div class="ttname"><a href="structRCC__TypeDef.html#a41222aba7f47f3e85cea55f2af225857">RCC_TypeDef::C2APB1SMENR1</a></div><div class="ttdeci">__IO uint32_t C2APB1SMENR1</div><div class="ttdef"><b>Definition</b> <a href="#l00710">stm32wl55xx.h:710</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a4484a5d1f02025926b62dcc5e0311bb0"><div class="ttname"><a href="structRCC__TypeDef.html#a4484a5d1f02025926b62dcc5e0311bb0">RCC_TypeDef::APB2SMENR</a></div><div class="ttdeci">__IO uint32_t APB2SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00689">stm32wl55xx.h:689</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a452c6551af910a8fd8892e7e45b20824"><div class="ttname"><a href="structRCC__TypeDef.html#a452c6551af910a8fd8892e7e45b20824">RCC_TypeDef::C2AHB2SMENR</a></div><div class="ttdeci">__IO uint32_t C2AHB2SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00707">stm32wl55xx.h:707</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a46c20c598e9e12f919f0ea47ebcbc90f"><div class="ttname"><a href="structRCC__TypeDef.html#a46c20c598e9e12f919f0ea47ebcbc90f">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00667">stm32wl55xx.h:667</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a4825892582e4d544f3874244c4ba84f5"><div class="ttname"><a href="structRCC__TypeDef.html#a4825892582e4d544f3874244c4ba84f5">RCC_TypeDef::EXTCFGR</a></div><div class="ttdeci">__IO uint32_t EXTCFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00696">stm32wl55xx.h:696</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structRCC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00666">stm32wl55xx.h:666</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a540dca302294444f48c31655a7496a3a"><div class="ttname"><a href="structRCC__TypeDef.html#a540dca302294444f48c31655a7496a3a">RCC_TypeDef::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6</div><div class="ttdef"><b>Definition</b> <a href="#l00692">stm32wl55xx.h:692</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a543aa341a8ebd0ea0c03b89bf0beceff"><div class="ttname"><a href="structRCC__TypeDef.html#a543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef::CICR</a></div><div class="ttdeci">__IO uint32_t CICR</div><div class="ttdef"><b>Definition</b> <a href="#l00665">stm32wl55xx.h:665</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a5e92ed32c33c92e7ebf6919400ad535b"><div class="ttname"><a href="structRCC__TypeDef.html#a5e92ed32c33c92e7ebf6919400ad535b">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00676">stm32wl55xx.h:676</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a652b0e9556d58102277cd30ae6559382"><div class="ttname"><a href="structRCC__TypeDef.html#a652b0e9556d58102277cd30ae6559382">RCC_TypeDef::APB1RSTR2</a></div><div class="ttdeci">__IO uint32_t APB1RSTR2</div><div class="ttdef"><b>Definition</b> <a href="#l00672">stm32wl55xx.h:672</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a78a5aa9dd5694c48a7d8e66888a46450"><div class="ttname"><a href="structRCC__TypeDef.html#a78a5aa9dd5694c48a7d8e66888a46450">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00668">stm32wl55xx.h:668</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a79b5aff2202e70906b3ac0a0e3ecfa98"><div class="ttname"><a href="structRCC__TypeDef.html#a79b5aff2202e70906b3ac0a0e3ecfa98">RCC_TypeDef::APB1ENR1</a></div><div class="ttdeci">__IO uint32_t APB1ENR1</div><div class="ttdef"><b>Definition</b> <a href="#l00679">stm32wl55xx.h:679</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a7c173f2fa5c4ef64aafebcccaebf05fd"><div class="ttname"><a href="structRCC__TypeDef.html#a7c173f2fa5c4ef64aafebcccaebf05fd">RCC_TypeDef::RESERVED10</a></div><div class="ttdeci">uint32_t RESERVED10</div><div class="ttdef"><b>Definition</b> <a href="#l00709">stm32wl55xx.h:709</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a841a7bb4d613adba6ae8a65f3451f14a"><div class="ttname"><a href="structRCC__TypeDef.html#a841a7bb4d613adba6ae8a65f3451f14a">RCC_TypeDef::C2APB2ENR</a></div><div class="ttdeci">__IO uint32_t C2APB2ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00704">stm32wl55xx.h:704</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a856a6f67bf8f310ec5c6d1bf75521881"><div class="ttname"><a href="structRCC__TypeDef.html#a856a6f67bf8f310ec5c6d1bf75521881">RCC_TypeDef::APB3ENR</a></div><div class="ttdeci">__IO uint32_t APB3ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00682">stm32wl55xx.h:682</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a863f87e1dd68ddf388a72e73200cb9a1"><div class="ttname"><a href="structRCC__TypeDef.html#a863f87e1dd68ddf388a72e73200cb9a1">RCC_TypeDef::C2AHB3ENR</a></div><div class="ttdeci">__IO uint32_t C2AHB3ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00700">stm32wl55xx.h:700</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="structRCC__TypeDef.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00694">stm32wl55xx.h:694</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a93996406d26cc7fafe69c7c1f56b27c2"><div class="ttname"><a href="structRCC__TypeDef.html#a93996406d26cc7fafe69c7c1f56b27c2">RCC_TypeDef::APB3RSTR</a></div><div class="ttdeci">__IO uint32_t APB3RSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00674">stm32wl55xx.h:674</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a959e3c2e6f3e6327d47d2f70af1d6922"><div class="ttname"><a href="structRCC__TypeDef.html#a959e3c2e6f3e6327d47d2f70af1d6922">RCC_TypeDef::AHB3SMENR</a></div><div class="ttdeci">__IO uint32_t AHB3SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00685">stm32wl55xx.h:685</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a95eee285ca5d5d52f478c999d3576441"><div class="ttname"><a href="structRCC__TypeDef.html#a95eee285ca5d5d52f478c999d3576441">RCC_TypeDef::C2APB1ENR2</a></div><div class="ttdeci">__IO uint32_t C2APB1ENR2</div><div class="ttdef"><b>Definition</b> <a href="#l00703">stm32wl55xx.h:703</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_aa24cc8efa24dca7e4ce6f180580c7299"><div class="ttname"><a href="structRCC__TypeDef.html#aa24cc8efa24dca7e4ce6f180580c7299">RCC_TypeDef::C2APB3SMENR</a></div><div class="ttdeci">__IO uint32_t C2APB3SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00713">stm32wl55xx.h:713</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_aaf0a001d3f29b6edcc69182a77f8c9a9"><div class="ttname"><a href="structRCC__TypeDef.html#aaf0a001d3f29b6edcc69182a77f8c9a9">RCC_TypeDef::AHB2SMENR</a></div><div class="ttdeci">__IO uint32_t AHB2SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00684">stm32wl55xx.h:684</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ab2b346b27e669f0ff83ad94abaccf22b"><div class="ttname"><a href="structRCC__TypeDef.html#ab2b346b27e669f0ff83ad94abaccf22b">RCC_TypeDef::C2AHB1ENR</a></div><div class="ttdeci">__IO uint32_t C2AHB1ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00698">stm32wl55xx.h:698</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="structRCC__TypeDef.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00673">stm32wl55xx.h:673</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structRCC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00657">stm32wl55xx.h:657</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="structRCC__TypeDef.html#ac0018930ee9f18afda25b695b9a4ec16">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition</b> <a href="#l00678">stm32wl55xx.h:678</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structRCC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RCC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00662">stm32wl55xx.h:662</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="structRCC__TypeDef.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00681">stm32wl55xx.h:681</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_acdaa650fcd63730825479f6e8f70d4c0"><div class="ttname"><a href="structRCC__TypeDef.html#acdaa650fcd63730825479f6e8f70d4c0">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition</b> <a href="#l00677">stm32wl55xx.h:677</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ad5e6ea0a37a7f654716cd4036ad9d54a"><div class="ttname"><a href="structRCC__TypeDef.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RCC_TypeDef::RESERVED9</a></div><div class="ttdeci">uint32_t RESERVED9</div><div class="ttdef"><b>Definition</b> <a href="#l00701">stm32wl55xx.h:701</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ad8423b2da6edd95c40655f31a39b5d63"><div class="ttname"><a href="structRCC__TypeDef.html#ad8423b2da6edd95c40655f31a39b5d63">RCC_TypeDef::AHB1SMENR</a></div><div class="ttdeci">__IO uint32_t AHB1SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00683">stm32wl55xx.h:683</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_adadeee103cf937f548f7f922eb305e97"><div class="ttname"><a href="structRCC__TypeDef.html#adadeee103cf937f548f7f922eb305e97">RCC_TypeDef::APB1SMENR1</a></div><div class="ttdeci">__IO uint32_t APB1SMENR1</div><div class="ttdef"><b>Definition</b> <a href="#l00687">stm32wl55xx.h:687</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_adb4bebbe6b0ac5c1518bc6efb1086fd9"><div class="ttname"><a href="structRCC__TypeDef.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RCC_TypeDef::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition</b> <a href="#l00686">stm32wl55xx.h:686</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_adfe8e91573bd68465b9b772e3d46024c"><div class="ttname"><a href="structRCC__TypeDef.html#adfe8e91573bd68465b9b772e3d46024c">RCC_TypeDef::C2AHB3SMENR</a></div><div class="ttdeci">__IO uint32_t C2AHB3SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00708">stm32wl55xx.h:708</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="structRCC__TypeDef.html#ae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00660">stm32wl55xx.h:660</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ae7ec8dbf145ff5aca8ca1615b7a8ab72"><div class="ttname"><a href="structRCC__TypeDef.html#ae7ec8dbf145ff5aca8ca1615b7a8ab72">RCC_TypeDef::C2APB1ENR1</a></div><div class="ttdeci">__IO uint32_t C2APB1ENR1</div><div class="ttdef"><b>Definition</b> <a href="#l00702">stm32wl55xx.h:702</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="structRCC__TypeDef.html#af2b40c5e36a5e861490988275499e158">RCC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> <a href="#l00670">stm32wl55xx.h:670</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_af7b2383b3d5fbc21e7356b6cbefc2c0f"><div class="ttname"><a href="structRCC__TypeDef.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef::CIFR</a></div><div class="ttdeci">__IO uint32_t CIFR</div><div class="ttdef"><b>Definition</b> <a href="#l00664">stm32wl55xx.h:664</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_af84d22cd2c07c0a4b4d37f8cc8ba856d"><div class="ttname"><a href="structRCC__TypeDef.html#af84d22cd2c07c0a4b4d37f8cc8ba856d">RCC_TypeDef::APB1ENR2</a></div><div class="ttdeci">__IO uint32_t APB1ENR2</div><div class="ttdef"><b>Definition</b> <a href="#l00680">stm32wl55xx.h:680</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="structRCC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> <a href="#l00661">stm32wl55xx.h:661</a></div></div>
<div class="ttc" id="astructRCC__TypeDef_html_afbf0daf78e1938f18549e9fba27decf3"><div class="ttname"><a href="structRCC__TypeDef.html#afbf0daf78e1938f18549e9fba27decf3">RCC_TypeDef::C2AHB1SMENR</a></div><div class="ttdeci">__IO uint32_t C2AHB1SMENR</div><div class="ttdef"><b>Definition</b> <a href="#l00706">stm32wl55xx.h:706</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html"><div class="ttname"><a href="structRNG__TypeDef.html">RNG_TypeDef</a></div><div class="ttdoc">RNG.</div><div class="ttdef"><b>Definition</b> <a href="#l00719">stm32wl55xx.h:720</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="structRNG__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RNG_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="#l00723">stm32wl55xx.h:723</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html_a845a96f74eb9e952921091c4c621242e"><div class="ttname"><a href="structRNG__TypeDef.html#a845a96f74eb9e952921091c4c621242e">RNG_TypeDef::HTCR</a></div><div class="ttdeci">__IO uint32_t HTCR</div><div class="ttdef"><b>Definition</b> <a href="#l00725">stm32wl55xx.h:725</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structRNG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">RNG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00721">stm32wl55xx.h:721</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structRNG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">RNG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00722">stm32wl55xx.h:722</a></div></div>
<div class="ttc" id="astructRNG__TypeDef_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="structRNG__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RNG_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> <a href="#l00724">stm32wl55xx.h:724</a></div></div>
<div class="ttc" id="astructRSSLIB__pFunc__TypeDef_html"><div class="ttname"><a href="structRSSLIB__pFunc__TypeDef.html">RSSLIB_pFunc_TypeDef</a></div><div class="ttdoc">RSSLib function pointer structure.</div><div class="ttdef"><b>Definition</b> <a href="#l11065">stm32wl55xx.h:11066</a></div></div>
<div class="ttc" id="astructRSSLIB__pFunc__TypeDef_html_ac339237c758922740ad72dbdde38e77c"><div class="ttname"><a href="structRSSLIB__pFunc__TypeDef.html#ac339237c758922740ad72dbdde38e77c">RSSLIB_pFunc_TypeDef::CloseExitHDP</a></div><div class="ttdeci">RSSLIB_S_CloseExitHDP_t CloseExitHDP</div><div class="ttdef"><b>Definition</b> <a href="#l11067">stm32wl55xx.h:11067</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html"><div class="ttname"><a href="structRTC__TypeDef.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition</b> <a href="#l00737">stm32wl55xx.h:738</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="structRTC__TypeDef.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition</b> <a href="#l00751">stm32wl55xx.h:751</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="structRTC__TypeDef.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition</b> <a href="#l00753">stm32wl55xx.h:753</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="structRTC__TypeDef.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition</b> <a href="#l00750">stm32wl55xx.h:750</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a29273d8714c6f8ffdb39b24bc773bbef"><div class="ttname"><a href="structRTC__TypeDef.html#a29273d8714c6f8ffdb39b24bc773bbef">RTC_TypeDef::ALRABINR</a></div><div class="ttdeci">__IO uint32_t ALRABINR</div><div class="ttdef"><b>Definition</b> <a href="#l00764">stm32wl55xx.h:764</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="structRTC__TypeDef.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition</b> <a href="#l00749">stm32wl55xx.h:749</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="structRTC__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="#l00740">stm32wl55xx.h:740</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="structRTC__TypeDef.html#a4c9b972a304c0e08ca27cbe57627c496">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> <a href="#l00754">stm32wl55xx.h:754</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="structRTC__TypeDef.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition</b> <a href="#l00757">stm32wl55xx.h:757</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="structRTC__TypeDef.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition</b> <a href="#l00758">stm32wl55xx.h:758</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="structRTC__TypeDef.html#a524e134cec519206cb41d0545e382978">RTC_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> <a href="#l00760">stm32wl55xx.h:760</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="structRTC__TypeDef.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition</b> <a href="#l00756">stm32wl55xx.h:756</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="structRTC__TypeDef.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition</b> <a href="#l00748">stm32wl55xx.h:748</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="structRTC__TypeDef.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition</b> <a href="#l00739">stm32wl55xx.h:739</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="structRTC__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">RTC_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00762">stm32wl55xx.h:762</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="structRTC__TypeDef.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition</b> <a href="#l00741">stm32wl55xx.h:741</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a8fec9e122b923822e7f951cd48cf1d47"><div class="ttname"><a href="structRTC__TypeDef.html#a8fec9e122b923822e7f951cd48cf1d47">RTC_TypeDef::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition</b> <a href="#l00742">stm32wl55xx.h:742</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_a93fcdf23b399bf4cebcdf9fc8fe6c734"><div class="ttname"><a href="structRTC__TypeDef.html#a93fcdf23b399bf4cebcdf9fc8fe6c734">RTC_TypeDef::ALRBBINR</a></div><div class="ttdeci">__IO uint32_t ALRBBINR</div><div class="ttdef"><b>Definition</b> <a href="#l00765">stm32wl55xx.h:765</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structRTC__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00745">stm32wl55xx.h:745</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="structRTC__TypeDef.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition</b> <a href="#l00752">stm32wl55xx.h:752</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="structRTC__TypeDef.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition</b> <a href="#l00755">stm32wl55xx.h:755</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structRTC__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00747">stm32wl55xx.h:747</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="structRTC__TypeDef.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition</b> <a href="#l00744">stm32wl55xx.h:744</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="structRTC__TypeDef.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition</b> <a href="#l00743">stm32wl55xx.h:743</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="structRTC__TypeDef.html#af2b40c5e36a5e861490988275499e158">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> <a href="#l00761">stm32wl55xx.h:761</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structRTC__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">RTC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00759">stm32wl55xx.h:759</a></div></div>
<div class="ttc" id="astructRTC__TypeDef_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="structRTC__TypeDef.html#af86c61a5d38a4fc9cef942a12744486b">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> <a href="#l00746">stm32wl55xx.h:746</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html"><div class="ttname"><a href="structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition</b> <a href="#l00771">stm32wl55xx.h:772</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="structSPI__TypeDef.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition</b> <a href="#l00778">stm32wl55xx.h:778</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="structSPI__TypeDef.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> <a href="#l00776">stm32wl55xx.h:776</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="structSPI__TypeDef.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition</b> <a href="#l00780">stm32wl55xx.h:780</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structSPI__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00773">stm32wl55xx.h:773</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="structSPI__TypeDef.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition</b> <a href="#l00779">stm32wl55xx.h:779</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="structSPI__TypeDef.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition</b> <a href="#l00781">stm32wl55xx.h:781</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="structSPI__TypeDef.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition</b> <a href="#l00777">stm32wl55xx.h:777</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structSPI__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00775">stm32wl55xx.h:775</a></div></div>
<div class="ttc" id="astructSPI__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structSPI__TypeDef.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00774">stm32wl55xx.h:774</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html"><div class="ttname"><a href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition</b> <a href="#l00787">stm32wl55xx.h:788</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a07109a90b5fb37cc18b87abfbbd24617"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a07109a90b5fb37cc18b87abfbbd24617">SYSCFG_TypeDef::C2IMR2</a></div><div class="ttdeci">__IO uint32_t C2IMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00800">stm32wl55xx.h:800</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a3e9b568118f73101acf1006c5d5f10a2"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a3e9b568118f73101acf1006c5d5f10a2">SYSCFG_TypeDef::SWPR</a></div><div class="ttdeci">__IO uint32_t SWPR</div><div class="ttdef"><b>Definition</b> <a href="#l00794">stm32wl55xx.h:794</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a6148580ac6bf32f046fd0d6d7af90756"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a6148580ac6bf32f046fd0d6d7af90756">SYSCFG_TypeDef::IMR2</a></div><div class="ttdeci">__IO uint32_t IMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00798">stm32wl55xx.h:798</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a7a12ab903dcfa91c96beb2e36562eed6">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition</b> <a href="#l00790">stm32wl55xx.h:790</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a8400cd28474edc58d9a34316039bc125"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a8400cd28474edc58d9a34316039bc125">SYSCFG_TypeDef::SKR</a></div><div class="ttdeci">__IO uint32_t SKR</div><div class="ttdef"><b>Definition</b> <a href="#l00795">stm32wl55xx.h:795</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_a86124759eb82b2816e3b8e19e578ae23"><div class="ttname"><a href="structSYSCFG__TypeDef.html#a86124759eb82b2816e3b8e19e578ae23">SYSCFG_TypeDef::IMR1</a></div><div class="ttdeci">__IO uint32_t IMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00797">stm32wl55xx.h:797</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_ab36c409d0a009e3ce5a89ac55d3ff194"><div class="ttname"><a href="structSYSCFG__TypeDef.html#ab36c409d0a009e3ce5a89ac55d3ff194">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition</b> <a href="#l00789">stm32wl55xx.h:789</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_ab8efedbc657f99209359fec332f799db"><div class="ttname"><a href="structSYSCFG__TypeDef.html#ab8efedbc657f99209359fec332f799db">SYSCFG_TypeDef::C2IMR1</a></div><div class="ttdeci">__IO uint32_t C2IMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00799">stm32wl55xx.h:799</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_ab8f9a0cca4f3a0c5d7da482f56c534c4"><div class="ttname"><a href="structSYSCFG__TypeDef.html#ab8f9a0cca4f3a0c5d7da482f56c534c4">SYSCFG_TypeDef::RFDCR</a></div><div class="ttdeci">__IO uint32_t RFDCR</div><div class="ttdef"><b>Definition</b> <a href="#l00802">stm32wl55xx.h:802</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_ac47be9a014592341e7bf863ae3d6195d"><div class="ttname"><a href="structSYSCFG__TypeDef.html#ac47be9a014592341e7bf863ae3d6195d">SYSCFG_TypeDef::SCSR</a></div><div class="ttdeci">__IO uint32_t SCSR</div><div class="ttdef"><b>Definition</b> <a href="#l00792">stm32wl55xx.h:792</a></div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="structSYSCFG__TypeDef.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> <a href="#l00793">stm32wl55xx.h:793</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html"><div class="ttname"><a href="structTAMP__TypeDef.html">TAMP_TypeDef</a></div><div class="ttdoc">Tamper and backup registers.</div><div class="ttdef"><b>Definition</b> <a href="#l00808">stm32wl55xx.h:809</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="structTAMP__TypeDef.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">TAMP_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition</b> <a href="#l00825">stm32wl55xx.h:825</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a1d854d2d7f0452f4c90035952b92d2ba"><div class="ttname"><a href="structTAMP__TypeDef.html#a1d854d2d7f0452f4c90035952b92d2ba">TAMP_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition</b> <a href="#l00828">stm32wl55xx.h:828</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a2842aa523df62f3508316eb3b2e08f4e"><div class="ttname"><a href="structTAMP__TypeDef.html#a2842aa523df62f3508316eb3b2e08f4e">TAMP_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition</b> <a href="#l00839">stm32wl55xx.h:839</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><div class="ttname"><a href="structTAMP__TypeDef.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">TAMP_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition</b> <a href="#l00829">stm32wl55xx.h:829</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="structTAMP__TypeDef.html#a4808ec597e5a5fefd8a83a9127dd1aec">TAMP_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition</b> <a href="#l00822">stm32wl55xx.h:822</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a4ec1dd54d976989b7c9e59fb14d974fb"><div class="ttname"><a href="structTAMP__TypeDef.html#a4ec1dd54d976989b7c9e59fb14d974fb">TAMP_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition</b> <a href="#l00841">stm32wl55xx.h:841</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="structTAMP__TypeDef.html#a524e134cec519206cb41d0545e382978">TAMP_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> <a href="#l00817">stm32wl55xx.h:817</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a640ccb2ccfb6316b88c070362dc29339"><div class="ttname"><a href="structTAMP__TypeDef.html#a640ccb2ccfb6316b88c070362dc29339">TAMP_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition</b> <a href="#l00840">stm32wl55xx.h:840</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="structTAMP__TypeDef.html#a64a95891ad3e904dd5548112539c1c98">TAMP_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> <a href="#l00819">stm32wl55xx.h:819</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="structTAMP__TypeDef.html#a6566f8cfbd1d8aa7e8db046aa35e77db">TAMP_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> <a href="#l00815">stm32wl55xx.h:815</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a6c33564df6eaf97400e0457dde9b14ef"><div class="ttname"><a href="structTAMP__TypeDef.html#a6c33564df6eaf97400e0457dde9b14ef">TAMP_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition</b> <a href="#l00831">stm32wl55xx.h:831</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a6ed4c3a0d4588a75078e9f8e376b4d06"><div class="ttname"><a href="structTAMP__TypeDef.html#a6ed4c3a0d4588a75078e9f8e376b4d06">TAMP_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition</b> <a href="#l00835">stm32wl55xx.h:835</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a6f7eee5ae8a32c07f9c8fe14281bdaf3"><div class="ttname"><a href="structTAMP__TypeDef.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">TAMP_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition</b> <a href="#l00834">stm32wl55xx.h:834</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_a7b9a396bf60fe92f8ea0713862d9679e"><div class="ttname"><a href="structTAMP__TypeDef.html#a7b9a396bf60fe92f8ea0713862d9679e">TAMP_TypeDef::FLTCR</a></div><div class="ttdeci">__IO uint32_t FLTCR</div><div class="ttdef"><b>Definition</b> <a href="#l00813">stm32wl55xx.h:813</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_aa1ce9ae227146731ccf8ae1bd3fa610d"><div class="ttname"><a href="structTAMP__TypeDef.html#aa1ce9ae227146731ccf8ae1bd3fa610d">TAMP_TypeDef::COUNTR</a></div><div class="ttdeci">__IO uint32_t COUNTR</div><div class="ttdef"><b>Definition</b> <a href="#l00820">stm32wl55xx.h:820</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="structTAMP__TypeDef.html#aaa251a80daa57ad0bd7db75cb3b9cdec">TAMP_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition</b> <a href="#l00824">stm32wl55xx.h:824</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_aade2881a3e408bfd106b27f78bbbcfc9"><div class="ttname"><a href="structTAMP__TypeDef.html#aade2881a3e408bfd106b27f78bbbcfc9">TAMP_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition</b> <a href="#l00832">stm32wl55xx.h:832</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structTAMP__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">TAMP_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00810">stm32wl55xx.h:810</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="structTAMP__TypeDef.html#ab13e106cc2eca92d1f4022df3bfdbcd7">TAMP_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition</b> <a href="#l00826">stm32wl55xx.h:826</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ab6bed862c0d0476ff4f89f7b9bf3e130"><div class="ttname"><a href="structTAMP__TypeDef.html#ab6bed862c0d0476ff4f89f7b9bf3e130">TAMP_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition</b> <a href="#l00827">stm32wl55xx.h:827</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ac1085f6aae54b353c30871fe90c59851"><div class="ttname"><a href="structTAMP__TypeDef.html#ac1085f6aae54b353c30871fe90c59851">TAMP_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition</b> <a href="#l00830">stm32wl55xx.h:830</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="structTAMP__TypeDef.html#ac4ac04e673b5b8320d53f7b0947db902">TAMP_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> <a href="#l00818">stm32wl55xx.h:818</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ac60f13e6619724747e61cfbff55b9fab"><div class="ttname"><a href="structTAMP__TypeDef.html#ac60f13e6619724747e61cfbff55b9fab">TAMP_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition</b> <a href="#l00836">stm32wl55xx.h:836</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ac66d5e2d3459cff89794c47dbc8f7228"><div class="ttname"><a href="structTAMP__TypeDef.html#ac66d5e2d3459cff89794c47dbc8f7228">TAMP_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition</b> <a href="#l00833">stm32wl55xx.h:833</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_ad2f2eb2fb4b93e21515b10e920e719b6"><div class="ttname"><a href="structTAMP__TypeDef.html#ad2f2eb2fb4b93e21515b10e920e719b6">TAMP_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition</b> <a href="#l00838">stm32wl55xx.h:838</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="structTAMP__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">TAMP_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> <a href="#l00812">stm32wl55xx.h:812</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structTAMP__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">TAMP_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00816">stm32wl55xx.h:816</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="structTAMP__TypeDef.html#af85290529fb82acef7c9fcea3718346c">TAMP_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition</b> <a href="#l00823">stm32wl55xx.h:823</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_afafaddc3a983eb71332b7526d82191ad"><div class="ttname"><a href="structTAMP__TypeDef.html#afafaddc3a983eb71332b7526d82191ad">TAMP_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition</b> <a href="#l00837">stm32wl55xx.h:837</a></div></div>
<div class="ttc" id="astructTAMP__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structTAMP__TypeDef.html#afdfa307571967afb1d97943e982b6586">TAMP_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00811">stm32wl55xx.h:811</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> <a href="#l00847">stm32wl55xx.h:848</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> <a href="#l00852">stm32wl55xx.h:852</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="structTIM__TypeDef.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition</b> <a href="#l00856">stm32wl55xx.h:856</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> <a href="#l00857">stm32wl55xx.h:857</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> <a href="#l00854">stm32wl55xx.h:854</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> <a href="#l00864">stm32wl55xx.h:864</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> <a href="#l00851">stm32wl55xx.h:851</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a34474d97b298c0bf671b72203ae43713"><div class="ttname"><a href="structTIM__TypeDef.html#a34474d97b298c0bf671b72203ae43713">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition</b> <a href="#l00871">stm32wl55xx.h:871</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a3d712f76141c5f21d16d3c55ec7d89a0"><div class="ttname"><a href="structTIM__TypeDef.html#a3d712f76141c5f21d16d3c55ec7d89a0">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition</b> <a href="#l00874">stm32wl55xx.h:874</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> <a href="#l00866">stm32wl55xx.h:866</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a522126f56497797646c95acb049bfa9c"><div class="ttname"><a href="structTIM__TypeDef.html#a522126f56497797646c95acb049bfa9c">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition</b> <a href="#l00872">stm32wl55xx.h:872</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> <a href="#l00858">stm32wl55xx.h:858</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> <a href="#l00865">stm32wl55xx.h:865</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9b85c0208edae4594cbdfcf215573182"><div class="ttname"><a href="structTIM__TypeDef.html#a9b85c0208edae4594cbdfcf215573182">TIM_TypeDef::OR1</a></div><div class="ttdeci">__IO uint32_t OR1</div><div class="ttdef"><b>Definition</b> <a href="#l00869">stm32wl55xx.h:869</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> <a href="#l00859">stm32wl55xx.h:859</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> <a href="#l00861">stm32wl55xx.h:861</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_aaa8b893e1390434a07a70d17ea058223"><div class="ttname"><a href="structTIM__TypeDef.html#aaa8b893e1390434a07a70d17ea058223">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition</b> <a href="#l00873">stm32wl55xx.h:873</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00849">stm32wl55xx.h:849</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="structTIM__TypeDef.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition</b> <a href="#l00868">stm32wl55xx.h:868</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> <a href="#l00863">stm32wl55xx.h:863</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> <a href="#l00862">stm32wl55xx.h:862</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> <a href="#l00855">stm32wl55xx.h:855</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_aeae3f2752306d96164bb0b895aec60da"><div class="ttname"><a href="structTIM__TypeDef.html#aeae3f2752306d96164bb0b895aec60da">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition</b> <a href="#l00870">stm32wl55xx.h:870</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> <a href="#l00860">stm32wl55xx.h:860</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> <a href="#l00867">stm32wl55xx.h:867</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00853">stm32wl55xx.h:853</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00850">stm32wl55xx.h:850</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html"><div class="ttname"><a href="structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition</b> <a href="#l00880">stm32wl55xx.h:881</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="structUSART__TypeDef.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition</b> <a href="#l00885">stm32wl55xx.h:885</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="structUSART__TypeDef.html#a0a8c8230846fd8ff154b9fde8dfa0399">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> <a href="#l00890">stm32wl55xx.h:890</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a40540a209bca9f0e2045a5748e1803da"><div class="ttname"><a href="structUSART__TypeDef.html#a40540a209bca9f0e2045a5748e1803da">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition</b> <a href="#l00892">stm32wl55xx.h:892</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="structUSART__TypeDef.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition</b> <a href="#l00886">stm32wl55xx.h:886</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a8aa81f5cac584bdef4235fcc7e8fa745"><div class="ttname"><a href="structUSART__TypeDef.html#a8aa81f5cac584bdef4235fcc7e8fa745">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition</b> <a href="#l00891">stm32wl55xx.h:891</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_aab90d7451f8af4b6e6fd1de6c72d8f22"><div class="ttname"><a href="structUSART__TypeDef.html#aab90d7451f8af4b6e6fd1de6c72d8f22">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition</b> <a href="#l00888">stm32wl55xx.h:888</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="structUSART__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="#l00882">stm32wl55xx.h:882</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="structUSART__TypeDef.html#ab3c49a96815fcbee63d95e1e74f20e75">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> <a href="#l00889">stm32wl55xx.h:889</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="structUSART__TypeDef.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> <a href="#l00884">stm32wl55xx.h:884</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_af455f54206b36a7cfd7441501adf7535"><div class="ttname"><a href="structUSART__TypeDef.html#af455f54206b36a7cfd7441501adf7535">USART_TypeDef::PRESC</a></div><div class="ttdeci">__IO uint32_t PRESC</div><div class="ttdef"><b>Definition</b> <a href="#l00893">stm32wl55xx.h:893</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_af702fd1614d8606cf715e9f961f2e381"><div class="ttname"><a href="structUSART__TypeDef.html#af702fd1614d8606cf715e9f961f2e381">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition</b> <a href="#l00887">stm32wl55xx.h:887</a></div></div>
<div class="ttc" id="astructUSART__TypeDef_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="structUSART__TypeDef.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="#l00883">stm32wl55xx.h:883</a></div></div>
<div class="ttc" id="astructVREFBUF__TypeDef_html"><div class="ttname"><a href="structVREFBUF__TypeDef.html">VREFBUF_TypeDef</a></div><div class="ttdoc">VREFBUF.</div><div class="ttdef"><b>Definition</b> <a href="#l00899">stm32wl55xx.h:900</a></div></div>
<div class="ttc" id="astructVREFBUF__TypeDef_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="structVREFBUF__TypeDef.html#a5e1322e27c40bf91d172f9673f205c97">VREFBUF_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="#l00902">stm32wl55xx.h:902</a></div></div>
<div class="ttc" id="astructVREFBUF__TypeDef_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="structVREFBUF__TypeDef.html#a876dd0a8546697065f406b7543e27af2">VREFBUF_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> <a href="#l00901">stm32wl55xx.h:901</a></div></div>
<div class="ttc" id="astructWWDG__TypeDef_html"><div class="ttname"><a href="structWWDG__TypeDef.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition</b> <a href="#l00908">stm32wl55xx.h:909</a></div></div>
<div class="ttc" id="astructWWDG__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structWWDG__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="#l00910">stm32wl55xx.h:910</a></div></div>
<div class="ttc" id="astructWWDG__TypeDef_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="structWWDG__TypeDef.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> <a href="#l00911">stm32wl55xx.h:911</a></div></div>
<div class="ttc" id="astructWWDG__TypeDef_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="structWWDG__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="#l00912">stm32wl55xx.h:912</a></div></div>
<div class="ttc" id="asystem__stm32wlxx_8h_html"><div class="ttname"><a href="system__stm32wlxx_8h.html">system_stm32wlxx.h</a></div><div class="ttdoc">CMSIS Cortex Device System Source File for STM32WLxx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_3b54b789fed0ee574fb6f88a7b0701b9.html">STM32WLxx</a></li><li class="navelem"><a class="el" href="dir_499dcb409a686e0b6a8175dd973d6500.html">Include</a></li><li class="navelem"><a class="el" href="stm32wl55xx_8h.html">stm32wl55xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
