{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701179143102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701179143102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 22:45:29 2023 " "Processing started: Tue Nov 28 22:45:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701179143102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179143102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1PTEST -c 1PTEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1PTEST -c 1PTEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179143102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701179143400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701179143400 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7DEC_TEN.v " "Can't analyze file -- file SEG7DEC_TEN.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7DEC_ONE.v " "Can't analyze file -- file SEG7DEC_ONE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 READY.v(32) " "Verilog HDL Expression warning at READY.v(32): truncated literal to match 2 bits" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 READY " "Found entity 1: READY" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/READY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MANAGE_HP.v(14) " "Verilog HDL Expression warning at MANAGE_HP.v(14): truncated literal to match 3 bits" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MANAGE_HP.v(15) " "Verilog HDL Expression warning at MANAGE_HP.v(15): truncated literal to match 3 bits" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_hp.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MANAGE_HP " "Found entity 1: MANAGE_HP" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/MANAGE_HP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.v 1 1 " "Found 1 design units, including 1 entities, in source file input.v" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT " "Found entity 1: INPUT" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "good_ouch.v 1 1 " "Found 1 design units, including 1 entities, in source file good_ouch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GOOD_OUCH " "Found entity 1: GOOD_OUCH" {  } { { "GOOD_OUCH.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/GOOD_OUCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 DB " "Found entity 1: DB" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHECK " "Found entity 1: CHECK" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CHECK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "BTN_IN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/BTN_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179149954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[9..1\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701179149969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 1 1 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "test.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179149985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "que2 test.v(20) " "Verilog HDL Implicit Net warning at test.v(20): created implicit net for \"que2\"" {  } { { "test.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:test " "Elaborating entity \"TEST\" for hierarchy \"TEST:test\"" {  } { { "DE10_LITE_Golden_Top.v" "test" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DE10_LITE_Golden_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN TEST:test\|BTN_IN:b0 " "Elaborating entity \"BTN_IN\" for hierarchy \"TEST:test\|BTN_IN:b0\"" {  } { { "test.v" "b0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL TEST:test\|CONTROL:c0 " "Elaborating entity \"CONTROL\" for hierarchy \"TEST:test\|CONTROL:c0\"" {  } { { "test.v" "c0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CONTROL.v(150) " "Verilog HDL Case Statement information at CONTROL.v(150): all case item expressions in this case statement are onehot" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/CONTROL.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 "|DE10_LITE_Golden_Top|TEST:test|CONTROL:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READY TEST:test\|READY:r0 " "Elaborating entity \"READY\" for hierarchy \"TEST:test\|READY:r0\"" {  } { { "test.v" "r0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DB TEST:test\|DB:d0 " "Elaborating entity \"DB\" for hierarchy \"TEST:test\|DB:d0\"" {  } { { "test.v" "d0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.data_a 0 DB.v(15) " "Net \"Q_table.data_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.waddr_a 0 DB.v(15) " "Net \"Q_table.waddr_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.we_a 0 DB.v(15) " "Net \"Q_table.we_a\" at DB.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/DB.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701179149985 "|DE10_LITE_Golden_Top|TEST:test|DB:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT TEST:test\|INPUT:i0 " "Elaborating entity \"INPUT\" for hierarchy \"TEST:test\|INPUT:i0\"" {  } { { "test.v" "i0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179150000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 INPUT.v(111) " "Verilog HDL assignment warning at INPUT.v(111): truncated value with size 13 to match size of target (12)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179150000 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(182) " "Verilog HDL assignment warning at INPUT.v(182): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179150000 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(188) " "Verilog HDL assignment warning at INPUT.v(188): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179150000 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(194) " "Verilog HDL assignment warning at INPUT.v(194): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/INPUT.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701179150000 "|DE10_LITE_Golden_Top|TEST:test|INPUT:i0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dec_1.v 1 1 " "Using design file seg7dec_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_1 " "Found entity 1: SEG7DEC_1" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179150016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_1 TEST:test\|SEG7DEC_1:s0 " "Elaborating entity \"SEG7DEC_1\" for hierarchy \"TEST:test\|SEG7DEC_1:s0\"" {  } { { "test.v" "s0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX seg7dec_1.v(51) " "Verilog HDL Always Construct warning at seg7dec_1.v(51): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[0\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[1\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[2\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[3\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[4\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[5\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] seg7dec_1.v(55) " "Inferred latch for \"nHEX\[6\]\" at seg7dec_1.v(55)" {  } { { "seg7dec_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_1.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_1:s0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dec_2.v 1 1 " "Using design file seg7dec_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_2 " "Found entity 1: SEG7DEC_2" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701179150016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_2 TEST:test\|SEG7DEC_2:s1 " "Elaborating entity \"SEG7DEC_2\" for hierarchy \"TEST:test\|SEG7DEC_2:s1\"" {  } { { "test.v" "s1" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX seg7dec_2.v(52) " "Verilog HDL Always Construct warning at seg7dec_2.v(52): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[0\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[1\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[2\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[3\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[4\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[5\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] seg7dec_2.v(55) " "Inferred latch for \"nHEX\[6\]\" at seg7dec_2.v(55)" {  } { { "seg7dec_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/seg7dec_2.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150016 "|DE10_LITE_Golden_Top|TEST:test|SEG7DEC_2:s1"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OK d0 " "Port \"OK\" does not exist in macrofunction \"d0\"" {  } { { "test.v" "d0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179150047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST d0 " "Port \"RST\" does not exist in macrofunction \"d0\"" {  } { { "test.v" "d0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST/test.v" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701179150047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701179150047 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701179150110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 22:45:50 2023 " "Processing ended: Tue Nov 28 22:45:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701179150110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701179150110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701179150110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150110 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701179150696 ""}
