{
  "id": "cxl-2.0-controller-001",
  "name": "CXL 2.0 Controller",
  "category": "Interconnect",
  "version": "1.0.0",
  "createdAt": "2025-10-18T16:50:22.628Z",
  "updatedAt": "2025-10-21T10:28:31.648Z",
  "properties": {
    "power": {
      "typical": "3.5W",
      "peak": "6.0W",
      "idle": "0.8W",
      "voltage": "0.9V"
    },
    "physical": {
      "area": "18 mmÂ²",
      "technology": "5nm",
      "packageType": "BGA"
    },
    "defaultPathLatency": 3
  },
  "interfaces": [
    {
      "id": "cxl-interface",
      "name": "CXL 2.0 Interface",
      "direction": "master",
      "speed": "32 GT/s",
      "dataWidth": 32,
      "busType": "CXL",
      "placement": "south"
    },
    {
      "id": "chi-interface",
      "name": "CHI Interface",
      "direction": "master",
      "busType": "AXI4",
      "dataWidth": 256,
      "addrWidth": 32,
      "idWidth": 4,
      "placement": "south"
    }
  ],
  "description": "Compute Express Link (CXL) 2.0 controller for cache-coherent memory expansion and accelerator connectivity",
  "tags": [
    "CXL",
    "2.0",
    "cache-coherent",
    "memory-expansion",
    "accelerator"
  ],
  "vendor": "Intel",
  "partNumber": "CXL-2.0-CTRL",
  "compatibility": [
    "CXL 2.0",
    "PCIe 5.0",
    "CHI"
  ],
  "customizable": true,
  "baseTemplate": "cxl-controller-base",
  "visualization": {
    "icon": "Network",
    "width": 500,
    "height": 100
  },
  "addressMapping": {
    "baseAddress": "-",
    "addressSpace": "-"
  }
}
