#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d78570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d78700 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d6b2d0 .functor NOT 1, L_0x1dc6120, C4<0>, C4<0>, C4<0>;
L_0x1dc5f00 .functor XOR 2, L_0x1dc5da0, L_0x1dc5e60, C4<00>, C4<00>;
L_0x1dc6010 .functor XOR 2, L_0x1dc5f00, L_0x1dc5f70, C4<00>, C4<00>;
v0x1dc1a00_0 .net *"_ivl_10", 1 0, L_0x1dc5f70;  1 drivers
v0x1dc1b00_0 .net *"_ivl_12", 1 0, L_0x1dc6010;  1 drivers
v0x1dc1be0_0 .net *"_ivl_2", 1 0, L_0x1dc4d70;  1 drivers
v0x1dc1ca0_0 .net *"_ivl_4", 1 0, L_0x1dc5da0;  1 drivers
v0x1dc1d80_0 .net *"_ivl_6", 1 0, L_0x1dc5e60;  1 drivers
v0x1dc1eb0_0 .net *"_ivl_8", 1 0, L_0x1dc5f00;  1 drivers
v0x1dc1f90_0 .net "a", 0 0, v0x1dbeb30_0;  1 drivers
v0x1dc2030_0 .net "b", 0 0, v0x1dbebd0_0;  1 drivers
v0x1dc20d0_0 .net "c", 0 0, v0x1dbec70_0;  1 drivers
v0x1dc2170_0 .var "clk", 0 0;
v0x1dc2210_0 .net "d", 0 0, v0x1dbedb0_0;  1 drivers
v0x1dc22b0_0 .net "out_pos_dut", 0 0, L_0x1dc5c20;  1 drivers
v0x1dc2350_0 .net "out_pos_ref", 0 0, L_0x1dc3880;  1 drivers
v0x1dc23f0_0 .net "out_sop_dut", 0 0, L_0x1dc4ed0;  1 drivers
v0x1dc2490_0 .net "out_sop_ref", 0 0, L_0x1d992e0;  1 drivers
v0x1dc2530_0 .var/2u "stats1", 223 0;
v0x1dc25d0_0 .var/2u "strobe", 0 0;
v0x1dc2670_0 .net "tb_match", 0 0, L_0x1dc6120;  1 drivers
v0x1dc2740_0 .net "tb_mismatch", 0 0, L_0x1d6b2d0;  1 drivers
v0x1dc27e0_0 .net "wavedrom_enable", 0 0, v0x1dbf080_0;  1 drivers
v0x1dc28b0_0 .net "wavedrom_title", 511 0, v0x1dbf120_0;  1 drivers
L_0x1dc4d70 .concat [ 1 1 0 0], L_0x1dc3880, L_0x1d992e0;
L_0x1dc5da0 .concat [ 1 1 0 0], L_0x1dc3880, L_0x1d992e0;
L_0x1dc5e60 .concat [ 1 1 0 0], L_0x1dc5c20, L_0x1dc4ed0;
L_0x1dc5f70 .concat [ 1 1 0 0], L_0x1dc3880, L_0x1d992e0;
L_0x1dc6120 .cmp/eeq 2, L_0x1dc4d70, L_0x1dc6010;
S_0x1d78890 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d78700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d6b6b0 .functor AND 1, v0x1dbec70_0, v0x1dbedb0_0, C4<1>, C4<1>;
L_0x1d6ba90 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1d6be70 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6c0f0 .functor AND 1, L_0x1d6ba90, L_0x1d6be70, C4<1>, C4<1>;
L_0x1d83100 .functor AND 1, L_0x1d6c0f0, v0x1dbec70_0, C4<1>, C4<1>;
L_0x1d992e0 .functor OR 1, L_0x1d6b6b0, L_0x1d83100, C4<0>, C4<0>;
L_0x1dc2d00 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2d70 .functor OR 1, L_0x1dc2d00, v0x1dbedb0_0, C4<0>, C4<0>;
L_0x1dc2e80 .functor AND 1, v0x1dbec70_0, L_0x1dc2d70, C4<1>, C4<1>;
L_0x1dc2f40 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3010 .functor OR 1, L_0x1dc2f40, v0x1dbebd0_0, C4<0>, C4<0>;
L_0x1dc3080 .functor AND 1, L_0x1dc2e80, L_0x1dc3010, C4<1>, C4<1>;
L_0x1dc3200 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3270 .functor OR 1, L_0x1dc3200, v0x1dbedb0_0, C4<0>, C4<0>;
L_0x1dc3190 .functor AND 1, v0x1dbec70_0, L_0x1dc3270, C4<1>, C4<1>;
L_0x1dc3400 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3500 .functor OR 1, L_0x1dc3400, v0x1dbedb0_0, C4<0>, C4<0>;
L_0x1dc35c0 .functor AND 1, L_0x1dc3190, L_0x1dc3500, C4<1>, C4<1>;
L_0x1dc3770 .functor XNOR 1, L_0x1dc3080, L_0x1dc35c0, C4<0>, C4<0>;
v0x1d6ac00_0 .net *"_ivl_0", 0 0, L_0x1d6b6b0;  1 drivers
v0x1d6b000_0 .net *"_ivl_12", 0 0, L_0x1dc2d00;  1 drivers
v0x1d6b3e0_0 .net *"_ivl_14", 0 0, L_0x1dc2d70;  1 drivers
v0x1d6b7c0_0 .net *"_ivl_16", 0 0, L_0x1dc2e80;  1 drivers
v0x1d6bba0_0 .net *"_ivl_18", 0 0, L_0x1dc2f40;  1 drivers
v0x1d6bf80_0 .net *"_ivl_2", 0 0, L_0x1d6ba90;  1 drivers
v0x1d6c200_0 .net *"_ivl_20", 0 0, L_0x1dc3010;  1 drivers
v0x1dbd0a0_0 .net *"_ivl_24", 0 0, L_0x1dc3200;  1 drivers
v0x1dbd180_0 .net *"_ivl_26", 0 0, L_0x1dc3270;  1 drivers
v0x1dbd260_0 .net *"_ivl_28", 0 0, L_0x1dc3190;  1 drivers
v0x1dbd340_0 .net *"_ivl_30", 0 0, L_0x1dc3400;  1 drivers
v0x1dbd420_0 .net *"_ivl_32", 0 0, L_0x1dc3500;  1 drivers
v0x1dbd500_0 .net *"_ivl_36", 0 0, L_0x1dc3770;  1 drivers
L_0x7f4d3351e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dbd5c0_0 .net *"_ivl_38", 0 0, L_0x7f4d3351e018;  1 drivers
v0x1dbd6a0_0 .net *"_ivl_4", 0 0, L_0x1d6be70;  1 drivers
v0x1dbd780_0 .net *"_ivl_6", 0 0, L_0x1d6c0f0;  1 drivers
v0x1dbd860_0 .net *"_ivl_8", 0 0, L_0x1d83100;  1 drivers
v0x1dbd940_0 .net "a", 0 0, v0x1dbeb30_0;  alias, 1 drivers
v0x1dbda00_0 .net "b", 0 0, v0x1dbebd0_0;  alias, 1 drivers
v0x1dbdac0_0 .net "c", 0 0, v0x1dbec70_0;  alias, 1 drivers
v0x1dbdb80_0 .net "d", 0 0, v0x1dbedb0_0;  alias, 1 drivers
v0x1dbdc40_0 .net "out_pos", 0 0, L_0x1dc3880;  alias, 1 drivers
v0x1dbdd00_0 .net "out_sop", 0 0, L_0x1d992e0;  alias, 1 drivers
v0x1dbddc0_0 .net "pos0", 0 0, L_0x1dc3080;  1 drivers
v0x1dbde80_0 .net "pos1", 0 0, L_0x1dc35c0;  1 drivers
L_0x1dc3880 .functor MUXZ 1, L_0x7f4d3351e018, L_0x1dc3080, L_0x1dc3770, C4<>;
S_0x1dbe000 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d78700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1dbeb30_0 .var "a", 0 0;
v0x1dbebd0_0 .var "b", 0 0;
v0x1dbec70_0 .var "c", 0 0;
v0x1dbed10_0 .net "clk", 0 0, v0x1dc2170_0;  1 drivers
v0x1dbedb0_0 .var "d", 0 0;
v0x1dbeea0_0 .var/2u "fail", 0 0;
v0x1dbef40_0 .var/2u "fail1", 0 0;
v0x1dbefe0_0 .net "tb_match", 0 0, L_0x1dc6120;  alias, 1 drivers
v0x1dbf080_0 .var "wavedrom_enable", 0 0;
v0x1dbf120_0 .var "wavedrom_title", 511 0;
E_0x1d76ee0/0 .event negedge, v0x1dbed10_0;
E_0x1d76ee0/1 .event posedge, v0x1dbed10_0;
E_0x1d76ee0 .event/or E_0x1d76ee0/0, E_0x1d76ee0/1;
S_0x1dbe330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dbe000;
 .timescale -12 -12;
v0x1dbe570_0 .var/2s "i", 31 0;
E_0x1d76d80 .event posedge, v0x1dbed10_0;
S_0x1dbe670 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1dbe000;
 .timescale -12 -12;
v0x1dbe870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dbe950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1dbe000;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dbf300 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d78700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dc3a30 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3bd0 .functor AND 1, v0x1dbeb30_0, L_0x1dc3a30, C4<1>, C4<1>;
L_0x1dc3cb0 .functor NOT 1, v0x1dbec70_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3e30 .functor AND 1, L_0x1dc3bd0, L_0x1dc3cb0, C4<1>, C4<1>;
L_0x1dc3f70 .functor NOT 1, v0x1dbedb0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc40f0 .functor AND 1, L_0x1dc3e30, L_0x1dc3f70, C4<1>, C4<1>;
L_0x1dc4240 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1dc43c0 .functor AND 1, L_0x1dc4240, v0x1dbebd0_0, C4<1>, C4<1>;
L_0x1dc44d0 .functor NOT 1, v0x1dbec70_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4540 .functor AND 1, L_0x1dc43c0, L_0x1dc44d0, C4<1>, C4<1>;
L_0x1dc46b0 .functor NOT 1, v0x1dbedb0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4720 .functor AND 1, L_0x1dc4540, L_0x1dc46b0, C4<1>, C4<1>;
L_0x1dc4850 .functor OR 1, L_0x1dc40f0, L_0x1dc4720, C4<0>, C4<0>;
L_0x1dc4960 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1dc47e0 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4a50 .functor AND 1, L_0x1dc4960, L_0x1dc47e0, C4<1>, C4<1>;
L_0x1dc4bf0 .functor NOT 1, v0x1dbec70_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4c60 .functor AND 1, L_0x1dc4a50, L_0x1dc4bf0, C4<1>, C4<1>;
L_0x1dc4e10 .functor AND 1, L_0x1dc4c60, v0x1dbedb0_0, C4<1>, C4<1>;
L_0x1dc4ed0 .functor OR 1, L_0x1dc4850, L_0x1dc4e10, C4<0>, C4<0>;
L_0x1dc50e0 .functor OR 1, v0x1dbeb30_0, v0x1dbebd0_0, C4<0>, C4<0>;
L_0x1dc5150 .functor OR 1, L_0x1dc50e0, v0x1dbec70_0, C4<0>, C4<0>;
L_0x1dc52d0 .functor OR 1, L_0x1dc5150, v0x1dbedb0_0, C4<0>, C4<0>;
L_0x1dc5390 .functor NOT 1, v0x1dbeb30_0, C4<0>, C4<0>, C4<0>;
L_0x1dc54d0 .functor NOT 1, v0x1dbebd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5540 .functor OR 1, L_0x1dc5390, L_0x1dc54d0, C4<0>, C4<0>;
L_0x1dc5730 .functor NOT 1, v0x1dbec70_0, C4<0>, C4<0>, C4<0>;
L_0x1dc57a0 .functor OR 1, L_0x1dc5540, L_0x1dc5730, C4<0>, C4<0>;
L_0x1dc59a0 .functor NOT 1, v0x1dbedb0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc5a10 .functor OR 1, L_0x1dc57a0, L_0x1dc59a0, C4<0>, C4<0>;
L_0x1dc5c20 .functor AND 1, L_0x1dc52d0, L_0x1dc5a10, C4<1>, C4<1>;
v0x1dbf4c0_0 .net *"_ivl_0", 0 0, L_0x1dc3a30;  1 drivers
v0x1dbf5a0_0 .net *"_ivl_10", 0 0, L_0x1dc40f0;  1 drivers
v0x1dbf680_0 .net *"_ivl_12", 0 0, L_0x1dc4240;  1 drivers
v0x1dbf770_0 .net *"_ivl_14", 0 0, L_0x1dc43c0;  1 drivers
v0x1dbf850_0 .net *"_ivl_16", 0 0, L_0x1dc44d0;  1 drivers
v0x1dbf980_0 .net *"_ivl_18", 0 0, L_0x1dc4540;  1 drivers
v0x1dbfa60_0 .net *"_ivl_2", 0 0, L_0x1dc3bd0;  1 drivers
v0x1dbfb40_0 .net *"_ivl_20", 0 0, L_0x1dc46b0;  1 drivers
v0x1dbfc20_0 .net *"_ivl_22", 0 0, L_0x1dc4720;  1 drivers
v0x1dbfd90_0 .net *"_ivl_24", 0 0, L_0x1dc4850;  1 drivers
v0x1dbfe70_0 .net *"_ivl_26", 0 0, L_0x1dc4960;  1 drivers
v0x1dbff50_0 .net *"_ivl_28", 0 0, L_0x1dc47e0;  1 drivers
v0x1dc0030_0 .net *"_ivl_30", 0 0, L_0x1dc4a50;  1 drivers
v0x1dc0110_0 .net *"_ivl_32", 0 0, L_0x1dc4bf0;  1 drivers
v0x1dc01f0_0 .net *"_ivl_34", 0 0, L_0x1dc4c60;  1 drivers
v0x1dc02d0_0 .net *"_ivl_36", 0 0, L_0x1dc4e10;  1 drivers
v0x1dc03b0_0 .net *"_ivl_4", 0 0, L_0x1dc3cb0;  1 drivers
v0x1dc05a0_0 .net *"_ivl_40", 0 0, L_0x1dc50e0;  1 drivers
v0x1dc0680_0 .net *"_ivl_42", 0 0, L_0x1dc5150;  1 drivers
v0x1dc0760_0 .net *"_ivl_44", 0 0, L_0x1dc52d0;  1 drivers
v0x1dc0840_0 .net *"_ivl_46", 0 0, L_0x1dc5390;  1 drivers
v0x1dc0920_0 .net *"_ivl_48", 0 0, L_0x1dc54d0;  1 drivers
v0x1dc0a00_0 .net *"_ivl_50", 0 0, L_0x1dc5540;  1 drivers
v0x1dc0ae0_0 .net *"_ivl_52", 0 0, L_0x1dc5730;  1 drivers
v0x1dc0bc0_0 .net *"_ivl_54", 0 0, L_0x1dc57a0;  1 drivers
v0x1dc0ca0_0 .net *"_ivl_56", 0 0, L_0x1dc59a0;  1 drivers
v0x1dc0d80_0 .net *"_ivl_58", 0 0, L_0x1dc5a10;  1 drivers
v0x1dc0e60_0 .net *"_ivl_6", 0 0, L_0x1dc3e30;  1 drivers
v0x1dc0f40_0 .net *"_ivl_8", 0 0, L_0x1dc3f70;  1 drivers
v0x1dc1020_0 .net "a", 0 0, v0x1dbeb30_0;  alias, 1 drivers
v0x1dc10c0_0 .net "b", 0 0, v0x1dbebd0_0;  alias, 1 drivers
v0x1dc11b0_0 .net "c", 0 0, v0x1dbec70_0;  alias, 1 drivers
v0x1dc12a0_0 .net "d", 0 0, v0x1dbedb0_0;  alias, 1 drivers
v0x1dc15a0_0 .net "out_pos", 0 0, L_0x1dc5c20;  alias, 1 drivers
v0x1dc1660_0 .net "out_sop", 0 0, L_0x1dc4ed0;  alias, 1 drivers
S_0x1dc17e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d78700;
 .timescale -12 -12;
E_0x1d609f0 .event anyedge, v0x1dc25d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dc25d0_0;
    %nor/r;
    %assign/vec4 v0x1dc25d0_0, 0;
    %wait E_0x1d609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dbe000;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbeea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbef40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1dbe000;
T_4 ;
    %wait E_0x1d76ee0;
    %load/vec4 v0x1dbefe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dbeea0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dbe000;
T_5 ;
    %wait E_0x1d76d80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %wait E_0x1d76d80;
    %load/vec4 v0x1dbeea0_0;
    %store/vec4 v0x1dbef40_0, 0, 1;
    %fork t_1, S_0x1dbe330;
    %jmp t_0;
    .scope S_0x1dbe330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dbe570_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1dbe570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d76d80;
    %load/vec4 v0x1dbe570_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbe570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1dbe570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1dbe000;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d76ee0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbec70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbebd0_0, 0;
    %assign/vec4 v0x1dbeb30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1dbeea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1dbef40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d78700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc25d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d78700;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dc2170_0;
    %inv;
    %store/vec4 v0x1dc2170_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d78700;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dbed10_0, v0x1dc2740_0, v0x1dc1f90_0, v0x1dc2030_0, v0x1dc20d0_0, v0x1dc2210_0, v0x1dc2490_0, v0x1dc23f0_0, v0x1dc2350_0, v0x1dc22b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d78700;
T_9 ;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d78700;
T_10 ;
    %wait E_0x1d76ee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc2530_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
    %load/vec4 v0x1dc2670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc2530_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1dc2490_0;
    %load/vec4 v0x1dc2490_0;
    %load/vec4 v0x1dc23f0_0;
    %xor;
    %load/vec4 v0x1dc2490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1dc2350_0;
    %load/vec4 v0x1dc2350_0;
    %load/vec4 v0x1dc22b0_0;
    %xor;
    %load/vec4 v0x1dc2350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1dc2530_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc2530_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2013_q2/iter0/response2/top_module.sv";
