---
title: SPEF
description: Explanation of Standard Parasitic Exchange Format (SPEF) in ASIC design.
date: 2025-07-24
tags: [ASIC, STA, Physical Design, File Format]
aliases: [Standard Parasitic Exchange Format]
---

# SPEF (Standard Parasitic Exchange Format)

## Simple Explanation (Gist)
SPEF (Standard Parasitic Exchange Format) is a standard file format used in ASIC design to represent the extracted parasitic resistance (R) and capacitance (C) values of interconnects (wires) and vias in the physical layout. These parasitics are crucial for accurate [[STA|Static Timing Analysis]] and [[Power Signoff|power integrity analysis]].

## Detailed Breakdown

*   **Purpose**: As technology nodes shrink, the resistance and capacitance of the metal interconnects become significant contributors to signal delay and power consumption, often dominating the delay of the logic gates themselves. SPEF provides a standardized way to capture these parasitic effects from the physical layout, allowing downstream tools to perform accurate analyses.

*   **What it Contains**: A SPEF file typically includes:
    *   **Netlist Information**: Describes the connectivity of the design.
    *   **Resistance (R)**: The resistance of each segment of a net.
    *   **Capacitance (C)**: The capacitance of each segment of a net, including:
        *   **Coupling Capacitance**: Capacitance between adjacent wires (crucial for [[Crosstalk in VLSI|crosstalk]] analysis).
        *   **Ground Capacitance**: Capacitance from the wire to the substrate or ground plane.
    *   **Node Information**: Defines internal nodes within a net (e.g., at branches or vias).
    *   **Units**: Specifies the units for resistance, capacitance, and time.

*   **Generation**: SPEF files are generated by parasitic extraction tools (e.g., Synopsys StarRC, Cadence Quantus, Siemens Calibre xACT) after the [[Routing]] stage of physical design. These tools analyze the physical layout (GDSII or DEF) and the [[Technology File]] to calculate the R and C values based on the geometry and material properties.

*   **Usage in the Design Flow**:
    1.  **[[STA|Static Timing Analysis]]**: The SPEF file is a critical input to STA tools (e.g., PrimeTime). The extracted R and C values are used to calculate the accurate delay of signals propagating through the interconnects, ensuring that the design meets its timing requirements.
    2.  **[[Power Signoff|Power Analysis]]**: SPEF data is used in power analysis tools to accurately calculate dynamic and static power consumption, as well as to perform [[IR Drop]] and [[Electromigration]] analysis.
    3.  **[[Signal Integrity]] Analysis**: The coupling capacitance information in SPEF is essential for analyzing [[Crosstalk in VLSI|crosstalk]] and other signal integrity issues.
    4.  **Gate-Level Simulation (GLS)**: For more accurate post-layout simulations, SPEF can be used to back-annotate parasitic delays into the netlist.

*   **Format**: SPEF is an ASCII-based format, making it human-readable (though very large for complex designs) and tool-interoperable.

*   **Alternatives**: While SPEF is widely used, other formats like Detailed Standard Parasitic Format (DSPF) or Fast SPICE (FSF) might be used for specific purposes, especially for analog or mixed-signal designs requiring higher accuracy.

## Further Reading

*   [Static Timing Analysis for Nanometer Designs: A Practical Approach](https://www.amazon.com/Static-Timing-Analysis-Nanometer-Designs-J-Bhasker/dp/0387719257)
*   [Physical Design Essentials: An ASIC Design Implementation Perspective](https://www.amazon.com/Physical-Design-Essentials-Implementation-Perspective/dp/0387719257)