
s4_ex2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002200  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080022bc  080022bc  000122bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800233c  0800233c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800233c  0800233c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800233c  0800233c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800233c  0800233c  0001233c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002340  08002340  00012340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000070  080023b4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  080023b4  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000440a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012f0  00000000  00000000  000244a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000580  00000000  00000000  00025798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004c8  00000000  00000000  00025d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afff  00000000  00000000  000261e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006523  00000000  00000000  000411df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a9de5  00000000  00000000  00047702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f14e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001524  00000000  00000000  000f1538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080022a4 	.word	0x080022a4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	080022a4 	.word	0x080022a4

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <lcd_init>:



/*--------------- Initialize LCD ------------------*/
void lcd_init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	
	HAL_Delay(30);
 8000234:	201e      	movs	r0, #30
 8000236:	f000 fbaf 	bl	8000998 <HAL_Delay>
	
	PIN_LOW(D4_PORT,D4_PIN);
 800023a:	4b20      	ldr	r3, [pc, #128]	; (80002bc <lcd_init+0x8c>)
 800023c:	2200      	movs	r2, #0
 800023e:	2104      	movs	r1, #4
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fe17 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_HIGH(D5_PORT,D5_PIN);
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	00db      	lsls	r3, r3, #3
 800024a:	481c      	ldr	r0, [pc, #112]	; (80002bc <lcd_init+0x8c>)
 800024c:	2201      	movs	r2, #1
 800024e:	0019      	movs	r1, r3
 8000250:	f000 fe10 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(D6_PORT,D6_PIN);
 8000254:	2380      	movs	r3, #128	; 0x80
 8000256:	011b      	lsls	r3, r3, #4
 8000258:	4818      	ldr	r0, [pc, #96]	; (80002bc <lcd_init+0x8c>)
 800025a:	2200      	movs	r2, #0
 800025c:	0019      	movs	r1, r3
 800025e:	f000 fe09 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(D7_PORT,D7_PIN);
 8000262:	2380      	movs	r3, #128	; 0x80
 8000264:	015b      	lsls	r3, r3, #5
 8000266:	4815      	ldr	r0, [pc, #84]	; (80002bc <lcd_init+0x8c>)
 8000268:	2200      	movs	r2, #0
 800026a:	0019      	movs	r1, r3
 800026c:	f000 fe02 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(RS_PORT,RS_PIN);
 8000270:	4b12      	ldr	r3, [pc, #72]	; (80002bc <lcd_init+0x8c>)
 8000272:	2200      	movs	r2, #0
 8000274:	2101      	movs	r1, #1
 8000276:	0018      	movs	r0, r3
 8000278:	f000 fdfc 	bl	8000e74 <HAL_GPIO_WritePin>
	
	PIN_HIGH(EN_PORT,EN_PIN);
 800027c:	4b0f      	ldr	r3, [pc, #60]	; (80002bc <lcd_init+0x8c>)
 800027e:	2201      	movs	r2, #1
 8000280:	2102      	movs	r1, #2
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fdf6 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8000288:	4b0c      	ldr	r3, [pc, #48]	; (80002bc <lcd_init+0x8c>)
 800028a:	2200      	movs	r2, #0
 800028c:	2102      	movs	r1, #2
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fdf0 	bl	8000e74 <HAL_GPIO_WritePin>
	
	lcd_write(0,0x28);
 8000294:	2128      	movs	r1, #40	; 0x28
 8000296:	2000      	movs	r0, #0
 8000298:	f000 f812 	bl	80002c0 <lcd_write>
	lcd_write(0,0x0c);
 800029c:	210c      	movs	r1, #12
 800029e:	2000      	movs	r0, #0
 80002a0:	f000 f80e 	bl	80002c0 <lcd_write>
	lcd_write(0,0x06);
 80002a4:	2106      	movs	r1, #6
 80002a6:	2000      	movs	r0, #0
 80002a8:	f000 f80a 	bl	80002c0 <lcd_write>
	lcd_write(0,0x01);
 80002ac:	2101      	movs	r1, #1
 80002ae:	2000      	movs	r0, #0
 80002b0:	f000 f806 	bl	80002c0 <lcd_write>
}
 80002b4:	46c0      	nop			; (mov r8, r8)
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)
 80002bc:	50000400 	.word	0x50000400

080002c0 <lcd_write>:

/*--------------- Write To LCD ---------------*/
void lcd_write(uint8_t type,uint8_t data)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	0002      	movs	r2, r0
 80002c8:	1dfb      	adds	r3, r7, #7
 80002ca:	701a      	strb	r2, [r3, #0]
 80002cc:	1dbb      	adds	r3, r7, #6
 80002ce:	1c0a      	adds	r2, r1, #0
 80002d0:	701a      	strb	r2, [r3, #0]
	HAL_Delay(2);
 80002d2:	2002      	movs	r0, #2
 80002d4:	f000 fb60 	bl	8000998 <HAL_Delay>
	if(type)
 80002d8:	1dfb      	adds	r3, r7, #7
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d006      	beq.n	80002ee <lcd_write+0x2e>
	{
		PIN_HIGH(RS_PORT,RS_PIN);
 80002e0:	4b62      	ldr	r3, [pc, #392]	; (800046c <lcd_write+0x1ac>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	2101      	movs	r1, #1
 80002e6:	0018      	movs	r0, r3
 80002e8:	f000 fdc4 	bl	8000e74 <HAL_GPIO_WritePin>
 80002ec:	e005      	b.n	80002fa <lcd_write+0x3a>
	}else
	{
		PIN_LOW(RS_PORT,RS_PIN);
 80002ee:	4b5f      	ldr	r3, [pc, #380]	; (800046c <lcd_write+0x1ac>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	2101      	movs	r1, #1
 80002f4:	0018      	movs	r0, r3
 80002f6:	f000 fdbd 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	//Send High Nibble
	if(data&0x80)
 80002fa:	1dbb      	adds	r3, r7, #6
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	b25b      	sxtb	r3, r3
 8000300:	2b00      	cmp	r3, #0
 8000302:	da07      	bge.n	8000314 <lcd_write+0x54>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 8000304:	2380      	movs	r3, #128	; 0x80
 8000306:	015b      	lsls	r3, r3, #5
 8000308:	4858      	ldr	r0, [pc, #352]	; (800046c <lcd_write+0x1ac>)
 800030a:	2201      	movs	r2, #1
 800030c:	0019      	movs	r1, r3
 800030e:	f000 fdb1 	bl	8000e74 <HAL_GPIO_WritePin>
 8000312:	e006      	b.n	8000322 <lcd_write+0x62>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 8000314:	2380      	movs	r3, #128	; 0x80
 8000316:	015b      	lsls	r3, r3, #5
 8000318:	4854      	ldr	r0, [pc, #336]	; (800046c <lcd_write+0x1ac>)
 800031a:	2200      	movs	r2, #0
 800031c:	0019      	movs	r1, r3
 800031e:	f000 fda9 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x40)
 8000322:	1dbb      	adds	r3, r7, #6
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2240      	movs	r2, #64	; 0x40
 8000328:	4013      	ands	r3, r2
 800032a:	d007      	beq.n	800033c <lcd_write+0x7c>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 800032c:	2380      	movs	r3, #128	; 0x80
 800032e:	011b      	lsls	r3, r3, #4
 8000330:	484e      	ldr	r0, [pc, #312]	; (800046c <lcd_write+0x1ac>)
 8000332:	2201      	movs	r2, #1
 8000334:	0019      	movs	r1, r3
 8000336:	f000 fd9d 	bl	8000e74 <HAL_GPIO_WritePin>
 800033a:	e006      	b.n	800034a <lcd_write+0x8a>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 800033c:	2380      	movs	r3, #128	; 0x80
 800033e:	011b      	lsls	r3, r3, #4
 8000340:	484a      	ldr	r0, [pc, #296]	; (800046c <lcd_write+0x1ac>)
 8000342:	2200      	movs	r2, #0
 8000344:	0019      	movs	r1, r3
 8000346:	f000 fd95 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x20)
 800034a:	1dbb      	adds	r3, r7, #6
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2220      	movs	r2, #32
 8000350:	4013      	ands	r3, r2
 8000352:	d007      	beq.n	8000364 <lcd_write+0xa4>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8000354:	2380      	movs	r3, #128	; 0x80
 8000356:	00db      	lsls	r3, r3, #3
 8000358:	4844      	ldr	r0, [pc, #272]	; (800046c <lcd_write+0x1ac>)
 800035a:	2201      	movs	r2, #1
 800035c:	0019      	movs	r1, r3
 800035e:	f000 fd89 	bl	8000e74 <HAL_GPIO_WritePin>
 8000362:	e006      	b.n	8000372 <lcd_write+0xb2>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000364:	2380      	movs	r3, #128	; 0x80
 8000366:	00db      	lsls	r3, r3, #3
 8000368:	4840      	ldr	r0, [pc, #256]	; (800046c <lcd_write+0x1ac>)
 800036a:	2200      	movs	r2, #0
 800036c:	0019      	movs	r1, r3
 800036e:	f000 fd81 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x10)
 8000372:	1dbb      	adds	r3, r7, #6
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	2210      	movs	r2, #16
 8000378:	4013      	ands	r3, r2
 800037a:	d006      	beq.n	800038a <lcd_write+0xca>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 800037c:	4b3b      	ldr	r3, [pc, #236]	; (800046c <lcd_write+0x1ac>)
 800037e:	2201      	movs	r2, #1
 8000380:	2104      	movs	r1, #4
 8000382:	0018      	movs	r0, r3
 8000384:	f000 fd76 	bl	8000e74 <HAL_GPIO_WritePin>
 8000388:	e005      	b.n	8000396 <lcd_write+0xd6>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 800038a:	4b38      	ldr	r3, [pc, #224]	; (800046c <lcd_write+0x1ac>)
 800038c:	2200      	movs	r2, #0
 800038e:	2104      	movs	r1, #4
 8000390:	0018      	movs	r0, r3
 8000392:	f000 fd6f 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8000396:	4b35      	ldr	r3, [pc, #212]	; (800046c <lcd_write+0x1ac>)
 8000398:	2201      	movs	r2, #1
 800039a:	2102      	movs	r1, #2
 800039c:	0018      	movs	r0, r3
 800039e:	f000 fd69 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 80003a2:	4b32      	ldr	r3, [pc, #200]	; (800046c <lcd_write+0x1ac>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	2102      	movs	r1, #2
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 fd63 	bl	8000e74 <HAL_GPIO_WritePin>
	

	//Send Low Nibble
	if(data&0x08)
 80003ae:	1dbb      	adds	r3, r7, #6
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	2208      	movs	r2, #8
 80003b4:	4013      	ands	r3, r2
 80003b6:	d007      	beq.n	80003c8 <lcd_write+0x108>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 80003b8:	2380      	movs	r3, #128	; 0x80
 80003ba:	015b      	lsls	r3, r3, #5
 80003bc:	482b      	ldr	r0, [pc, #172]	; (800046c <lcd_write+0x1ac>)
 80003be:	2201      	movs	r2, #1
 80003c0:	0019      	movs	r1, r3
 80003c2:	f000 fd57 	bl	8000e74 <HAL_GPIO_WritePin>
 80003c6:	e006      	b.n	80003d6 <lcd_write+0x116>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 80003c8:	2380      	movs	r3, #128	; 0x80
 80003ca:	015b      	lsls	r3, r3, #5
 80003cc:	4827      	ldr	r0, [pc, #156]	; (800046c <lcd_write+0x1ac>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	0019      	movs	r1, r3
 80003d2:	f000 fd4f 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x04)
 80003d6:	1dbb      	adds	r3, r7, #6
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2204      	movs	r2, #4
 80003dc:	4013      	ands	r3, r2
 80003de:	d007      	beq.n	80003f0 <lcd_write+0x130>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 80003e0:	2380      	movs	r3, #128	; 0x80
 80003e2:	011b      	lsls	r3, r3, #4
 80003e4:	4821      	ldr	r0, [pc, #132]	; (800046c <lcd_write+0x1ac>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	0019      	movs	r1, r3
 80003ea:	f000 fd43 	bl	8000e74 <HAL_GPIO_WritePin>
 80003ee:	e006      	b.n	80003fe <lcd_write+0x13e>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	011b      	lsls	r3, r3, #4
 80003f4:	481d      	ldr	r0, [pc, #116]	; (800046c <lcd_write+0x1ac>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	0019      	movs	r1, r3
 80003fa:	f000 fd3b 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x02)
 80003fe:	1dbb      	adds	r3, r7, #6
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	2202      	movs	r2, #2
 8000404:	4013      	ands	r3, r2
 8000406:	d007      	beq.n	8000418 <lcd_write+0x158>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8000408:	2380      	movs	r3, #128	; 0x80
 800040a:	00db      	lsls	r3, r3, #3
 800040c:	4817      	ldr	r0, [pc, #92]	; (800046c <lcd_write+0x1ac>)
 800040e:	2201      	movs	r2, #1
 8000410:	0019      	movs	r1, r3
 8000412:	f000 fd2f 	bl	8000e74 <HAL_GPIO_WritePin>
 8000416:	e006      	b.n	8000426 <lcd_write+0x166>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000418:	2380      	movs	r3, #128	; 0x80
 800041a:	00db      	lsls	r3, r3, #3
 800041c:	4813      	ldr	r0, [pc, #76]	; (800046c <lcd_write+0x1ac>)
 800041e:	2200      	movs	r2, #0
 8000420:	0019      	movs	r1, r3
 8000422:	f000 fd27 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	
	if(data&0x01)
 8000426:	1dbb      	adds	r3, r7, #6
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2201      	movs	r2, #1
 800042c:	4013      	ands	r3, r2
 800042e:	d006      	beq.n	800043e <lcd_write+0x17e>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 8000430:	4b0e      	ldr	r3, [pc, #56]	; (800046c <lcd_write+0x1ac>)
 8000432:	2201      	movs	r2, #1
 8000434:	2104      	movs	r1, #4
 8000436:	0018      	movs	r0, r3
 8000438:	f000 fd1c 	bl	8000e74 <HAL_GPIO_WritePin>
 800043c:	e005      	b.n	800044a <lcd_write+0x18a>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <lcd_write+0x1ac>)
 8000440:	2200      	movs	r2, #0
 8000442:	2104      	movs	r1, #4
 8000444:	0018      	movs	r0, r3
 8000446:	f000 fd15 	bl	8000e74 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <lcd_write+0x1ac>)
 800044c:	2201      	movs	r2, #1
 800044e:	2102      	movs	r1, #2
 8000450:	0018      	movs	r0, r3
 8000452:	f000 fd0f 	bl	8000e74 <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <lcd_write+0x1ac>)
 8000458:	2200      	movs	r2, #0
 800045a:	2102      	movs	r1, #2
 800045c:	0018      	movs	r0, r3
 800045e:	f000 fd09 	bl	8000e74 <HAL_GPIO_WritePin>
}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	b002      	add	sp, #8
 8000468:	bd80      	pop	{r7, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	50000400 	.word	0x50000400

08000470 <lcd_puts>:

void lcd_puts(uint8_t x, uint8_t y, int8_t *string)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	603a      	str	r2, [r7, #0]
 8000478:	1dfb      	adds	r3, r7, #7
 800047a:	1c02      	adds	r2, r0, #0
 800047c:	701a      	strb	r2, [r3, #0]
 800047e:	1dbb      	adds	r3, r7, #6
 8000480:	1c0a      	adds	r2, r1, #0
 8000482:	701a      	strb	r2, [r3, #0]
	//Set Cursor Position
	#ifdef LCD16xN	//For LCD16x2 or LCD16x4
	switch(x)
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b03      	cmp	r3, #3
 800048a:	d023      	beq.n	80004d4 <lcd_puts+0x64>
 800048c:	dc37      	bgt.n	80004fe <lcd_puts+0x8e>
 800048e:	2b02      	cmp	r3, #2
 8000490:	d017      	beq.n	80004c2 <lcd_puts+0x52>
 8000492:	dc34      	bgt.n	80004fe <lcd_puts+0x8e>
 8000494:	2b00      	cmp	r3, #0
 8000496:	d002      	beq.n	800049e <lcd_puts+0x2e>
 8000498:	2b01      	cmp	r3, #1
 800049a:	d009      	beq.n	80004b0 <lcd_puts+0x40>
 800049c:	e023      	b.n	80004e6 <lcd_puts+0x76>
	{
		case 0: //Row 0
			lcd_write(0,0x80+0x00+y);
 800049e:	1dbb      	adds	r3, r7, #6
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	3b80      	subs	r3, #128	; 0x80
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	0019      	movs	r1, r3
 80004a8:	2000      	movs	r0, #0
 80004aa:	f7ff ff09 	bl	80002c0 <lcd_write>
			break;
 80004ae:	e01a      	b.n	80004e6 <lcd_puts+0x76>
		case 1: //Row 1
			lcd_write(0,0x80+0x40+y);
 80004b0:	1dbb      	adds	r3, r7, #6
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	3b40      	subs	r3, #64	; 0x40
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	0019      	movs	r1, r3
 80004ba:	2000      	movs	r0, #0
 80004bc:	f7ff ff00 	bl	80002c0 <lcd_write>
			break;
 80004c0:	e011      	b.n	80004e6 <lcd_puts+0x76>
		case 2: //Row 2
			lcd_write(0,0x80+0x10+y);
 80004c2:	1dbb      	adds	r3, r7, #6
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	3b70      	subs	r3, #112	; 0x70
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	0019      	movs	r1, r3
 80004cc:	2000      	movs	r0, #0
 80004ce:	f7ff fef7 	bl	80002c0 <lcd_write>
			break;
 80004d2:	e008      	b.n	80004e6 <lcd_puts+0x76>
		case 3: //Row 3
			lcd_write(0,0x80+0x50+y);
 80004d4:	1dbb      	adds	r3, r7, #6
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	3b30      	subs	r3, #48	; 0x30
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	0019      	movs	r1, r3
 80004de:	2000      	movs	r0, #0
 80004e0:	f7ff feee 	bl	80002c0 <lcd_write>
			break;
 80004e4:	46c0      	nop			; (mov r8, r8)
			lcd_write(0,0x80+0x54+y);
			break;
	}
	#endif
	
	while(*string)
 80004e6:	e00a      	b.n	80004fe <lcd_puts+0x8e>
	{
		lcd_write(1,*string);
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	b25b      	sxtb	r3, r3
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	0019      	movs	r1, r3
 80004f2:	2001      	movs	r0, #1
 80004f4:	f7ff fee4 	bl	80002c0 <lcd_write>
		string++;
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	3301      	adds	r3, #1
 80004fc:	603b      	str	r3, [r7, #0]
	while(*string)
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	b25b      	sxtb	r3, r3
 8000504:	2b00      	cmp	r3, #0
 8000506:	d1ef      	bne.n	80004e8 <lcd_puts+0x78>
	}
}
 8000508:	46c0      	nop			; (mov r8, r8)
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b002      	add	sp, #8
 8000510:	bd80      	pop	{r7, pc}

08000512 <lcd_clear>:
void lcd_clear(void)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	af00      	add	r7, sp, #0
	lcd_write(0,0x01);
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f7ff fed1 	bl	80002c0 <lcd_write>
}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}

08000524 <HAL_GPIO_EXTI_Falling_Callback>:
int8_t i=0;
 char buffer[16] ;
 int8_t* str ;

 void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	0002      	movs	r2, r0
 800052c:	1dbb      	adds	r3, r7, #6
 800052e:	801a      	strh	r2, [r3, #0]

          if (GPIO_Pin ==GPIO_PIN_0)
 8000530:	1dbb      	adds	r3, r7, #6
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	2b01      	cmp	r3, #1
 8000536:	d109      	bne.n	800054c <HAL_GPIO_EXTI_Falling_Callback+0x28>
          {
    	  i++;
 8000538:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	b25b      	sxtb	r3, r3
 800053e:	b2db      	uxtb	r3, r3
 8000540:	3301      	adds	r3, #1
 8000542:	b2db      	uxtb	r3, r3
 8000544:	b25a      	sxtb	r2, r3
 8000546:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 8000548:	701a      	strb	r2, [r3, #0]
    else  if(GPIO_Pin ==GPIO_PIN_1)
          {
    	   if(i>0)
    	   i--;
           }
 }
 800054a:	e011      	b.n	8000570 <HAL_GPIO_EXTI_Falling_Callback+0x4c>
    else  if(GPIO_Pin ==GPIO_PIN_1)
 800054c:	1dbb      	adds	r3, r7, #6
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	2b02      	cmp	r3, #2
 8000552:	d10d      	bne.n	8000570 <HAL_GPIO_EXTI_Falling_Callback+0x4c>
    	   if(i>0)
 8000554:	4b08      	ldr	r3, [pc, #32]	; (8000578 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b25b      	sxtb	r3, r3
 800055a:	2b00      	cmp	r3, #0
 800055c:	dd08      	ble.n	8000570 <HAL_GPIO_EXTI_Falling_Callback+0x4c>
    	   i--;
 800055e:	4b06      	ldr	r3, [pc, #24]	; (8000578 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	b25b      	sxtb	r3, r3
 8000564:	b2db      	uxtb	r3, r3
 8000566:	3b01      	subs	r3, #1
 8000568:	b2db      	uxtb	r3, r3
 800056a:	b25a      	sxtb	r2, r3
 800056c:	4b02      	ldr	r3, [pc, #8]	; (8000578 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 800056e:	701a      	strb	r2, [r3, #0]
 }
 8000570:	46c0      	nop			; (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b002      	add	sp, #8
 8000576:	bd80      	pop	{r7, pc}
 8000578:	2000008c 	.word	0x2000008c

0800057c <main>:

int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
    HAL_Init();
 8000580:	f000 f984 	bl	800088c <HAL_Init>
    SystemClock_Config();
 8000584:	f000 f828 	bl	80005d8 <SystemClock_Config>
    MX_GPIO_Init();
 8000588:	f000 f86e 	bl	8000668 <MX_GPIO_Init>
    lcd_init();
 800058c:	f7ff fe50 	bl	8000230 <lcd_init>
    lcd_clear();
 8000590:	f7ff ffbf 	bl	8000512 <lcd_clear>

  while (1)
  {
	  sprintf(buffer,"people= %d", i);
 8000594:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <main+0x4c>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	b25b      	sxtb	r3, r3
 800059a:	001a      	movs	r2, r3
 800059c:	490b      	ldr	r1, [pc, #44]	; (80005cc <main+0x50>)
 800059e:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <main+0x54>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f001 fa15 	bl	80019d0 <siprintf>
	  str  = (int8_t*)buffer;
 80005a6:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <main+0x58>)
 80005a8:	4a09      	ldr	r2, [pc, #36]	; (80005d0 <main+0x54>)
 80005aa:	601a      	str	r2, [r3, #0]
	  lcd_puts(0,0,str);
 80005ac:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <main+0x58>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	001a      	movs	r2, r3
 80005b2:	2100      	movs	r1, #0
 80005b4:	2000      	movs	r0, #0
 80005b6:	f7ff ff5b 	bl	8000470 <lcd_puts>
	  HAL_Delay(100);
 80005ba:	2064      	movs	r0, #100	; 0x64
 80005bc:	f000 f9ec 	bl	8000998 <HAL_Delay>
	  lcd_clear();
 80005c0:	f7ff ffa7 	bl	8000512 <lcd_clear>
	  sprintf(buffer,"people= %d", i);
 80005c4:	e7e6      	b.n	8000594 <main+0x18>
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	2000008c 	.word	0x2000008c
 80005cc:	080022bc 	.word	0x080022bc
 80005d0:	20000090 	.word	0x20000090
 80005d4:	200000a0 	.word	0x200000a0

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b095      	sub	sp, #84	; 0x54
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	2414      	movs	r4, #20
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	0018      	movs	r0, r3
 80005e4:	233c      	movs	r3, #60	; 0x3c
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f001 f9e9 	bl	80019c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	0018      	movs	r0, r3
 80005f2:	2310      	movs	r3, #16
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f001 f9e2 	bl	80019c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fc:	2380      	movs	r3, #128	; 0x80
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	0018      	movs	r0, r3
 8000602:	f000 fc89 	bl	8000f18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2202      	movs	r2, #2
 800060a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	0052      	lsls	r2, r2, #1
 8000612:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000614:	193b      	adds	r3, r7, r4
 8000616:	2200      	movs	r2, #0
 8000618:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061a:	193b      	adds	r3, r7, r4
 800061c:	2240      	movs	r2, #64	; 0x40
 800061e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000620:	193b      	adds	r3, r7, r4
 8000622:	2200      	movs	r2, #0
 8000624:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000626:	193b      	adds	r3, r7, r4
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fcb5 	bl	8000f98 <HAL_RCC_OscConfig>
 800062e:	1e03      	subs	r3, r0, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000632:	f000 f879 	bl	8000728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	2207      	movs	r2, #7
 800063a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2200      	movs	r2, #0
 8000640:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	2100      	movs	r1, #0
 8000652:	0018      	movs	r0, r3
 8000654:	f001 f800 	bl	8001658 <HAL_RCC_ClockConfig>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800065c:	f000 f864 	bl	8000728 <Error_Handler>
  }
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b015      	add	sp, #84	; 0x54
 8000666:	bd90      	pop	{r4, r7, pc}

08000668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b089      	sub	sp, #36	; 0x24
 800066c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066e:	240c      	movs	r4, #12
 8000670:	193b      	adds	r3, r7, r4
 8000672:	0018      	movs	r0, r3
 8000674:	2314      	movs	r3, #20
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f001 f9a1 	bl	80019c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	4b27      	ldr	r3, [pc, #156]	; (800071c <MX_GPIO_Init+0xb4>)
 8000680:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000682:	4b26      	ldr	r3, [pc, #152]	; (800071c <MX_GPIO_Init+0xb4>)
 8000684:	2101      	movs	r1, #1
 8000686:	430a      	orrs	r2, r1
 8000688:	635a      	str	r2, [r3, #52]	; 0x34
 800068a:	4b24      	ldr	r3, [pc, #144]	; (800071c <MX_GPIO_Init+0xb4>)
 800068c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800068e:	2201      	movs	r2, #1
 8000690:	4013      	ands	r3, r2
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000696:	4b21      	ldr	r3, [pc, #132]	; (800071c <MX_GPIO_Init+0xb4>)
 8000698:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800069a:	4b20      	ldr	r3, [pc, #128]	; (800071c <MX_GPIO_Init+0xb4>)
 800069c:	2102      	movs	r1, #2
 800069e:	430a      	orrs	r2, r1
 80006a0:	635a      	str	r2, [r3, #52]	; 0x34
 80006a2:	4b1e      	ldr	r3, [pc, #120]	; (800071c <MX_GPIO_Init+0xb4>)
 80006a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006a6:	2202      	movs	r2, #2
 80006a8:	4013      	ands	r3, r2
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80006ae:	491c      	ldr	r1, [pc, #112]	; (8000720 <MX_GPIO_Init+0xb8>)
 80006b0:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <MX_GPIO_Init+0xbc>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 fbdd 	bl	8000e74 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	2203      	movs	r2, #3
 80006be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2284      	movs	r2, #132	; 0x84
 80006c4:	0392      	lsls	r2, r2, #14
 80006c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2201      	movs	r2, #1
 80006cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ce:	193a      	adds	r2, r7, r4
 80006d0:	23a0      	movs	r3, #160	; 0xa0
 80006d2:	05db      	lsls	r3, r3, #23
 80006d4:	0011      	movs	r1, r2
 80006d6:	0018      	movs	r0, r3
 80006d8:	f000 fa60 	bl	8000b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80006dc:	0021      	movs	r1, r4
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	4a0f      	ldr	r2, [pc, #60]	; (8000720 <MX_GPIO_Init+0xb8>)
 80006e2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	2201      	movs	r2, #1
 80006e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <MX_GPIO_Init+0xbc>)
 80006fa:	0019      	movs	r1, r3
 80006fc:	0010      	movs	r0, r2
 80006fe:	f000 fa4d 	bl	8000b9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000702:	2200      	movs	r2, #0
 8000704:	2100      	movs	r1, #0
 8000706:	2005      	movs	r0, #5
 8000708:	f000 fa16 	bl	8000b38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800070c:	2005      	movs	r0, #5
 800070e:	f000 fa28 	bl	8000b62 <HAL_NVIC_EnableIRQ>

}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b009      	add	sp, #36	; 0x24
 8000718:	bd90      	pop	{r4, r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	40021000 	.word	0x40021000
 8000720:	00001c07 	.word	0x00001c07
 8000724:	50000400 	.word	0x50000400

08000728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000730:	e7fe      	b.n	8000730 <Error_Handler+0x8>
	...

08000734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <HAL_MspInit+0x44>)
 800073c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <HAL_MspInit+0x44>)
 8000740:	2101      	movs	r1, #1
 8000742:	430a      	orrs	r2, r1
 8000744:	641a      	str	r2, [r3, #64]	; 0x40
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <HAL_MspInit+0x44>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	2201      	movs	r2, #1
 800074c:	4013      	ands	r3, r2
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000752:	4b09      	ldr	r3, [pc, #36]	; (8000778 <HAL_MspInit+0x44>)
 8000754:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <HAL_MspInit+0x44>)
 8000758:	2180      	movs	r1, #128	; 0x80
 800075a:	0549      	lsls	r1, r1, #21
 800075c:	430a      	orrs	r2, r1
 800075e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000760:	4b05      	ldr	r3, [pc, #20]	; (8000778 <HAL_MspInit+0x44>)
 8000762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000764:	2380      	movs	r3, #128	; 0x80
 8000766:	055b      	lsls	r3, r3, #21
 8000768:	4013      	ands	r3, r2
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	40021000 	.word	0x40021000

0800077c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <NMI_Handler+0x4>

08000782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <HardFault_Handler+0x4>

08000788 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}

08000792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a0:	f000 f8de 	bl	8000960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80007ae:	2001      	movs	r0, #1
 80007b0:	f000 fb7e 	bl	8000eb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007b4:	2002      	movs	r0, #2
 80007b6:	f000 fb7b 	bl	8000eb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c8:	4a14      	ldr	r2, [pc, #80]	; (800081c <_sbrk+0x5c>)
 80007ca:	4b15      	ldr	r3, [pc, #84]	; (8000820 <_sbrk+0x60>)
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d4:	4b13      	ldr	r3, [pc, #76]	; (8000824 <_sbrk+0x64>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d102      	bne.n	80007e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <_sbrk+0x64>)
 80007de:	4a12      	ldr	r2, [pc, #72]	; (8000828 <_sbrk+0x68>)
 80007e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e2:	4b10      	ldr	r3, [pc, #64]	; (8000824 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	18d3      	adds	r3, r2, r3
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d207      	bcs.n	8000800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f0:	f001 f8bc 	bl	800196c <__errno>
 80007f4:	0003      	movs	r3, r0
 80007f6:	220c      	movs	r2, #12
 80007f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	425b      	negs	r3, r3
 80007fe:	e009      	b.n	8000814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000800:	4b08      	ldr	r3, [pc, #32]	; (8000824 <_sbrk+0x64>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000806:	4b07      	ldr	r3, [pc, #28]	; (8000824 <_sbrk+0x64>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	18d2      	adds	r2, r2, r3
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <_sbrk+0x64>)
 8000810:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000812:	68fb      	ldr	r3, [r7, #12]
}
 8000814:	0018      	movs	r0, r3
 8000816:	46bd      	mov	sp, r7
 8000818:	b006      	add	sp, #24
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20024000 	.word	0x20024000
 8000820:	00000400 	.word	0x00000400
 8000824:	200000a4 	.word	0x200000a4
 8000828:	200000c0 	.word	0x200000c0

0800082c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000838:	480d      	ldr	r0, [pc, #52]	; (8000870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800083a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800083c:	f7ff fff6 	bl	800082c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000840:	480c      	ldr	r0, [pc, #48]	; (8000874 <LoopForever+0x6>)
  ldr r1, =_edata
 8000842:	490d      	ldr	r1, [pc, #52]	; (8000878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000844:	4a0d      	ldr	r2, [pc, #52]	; (800087c <LoopForever+0xe>)
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000848:	e002      	b.n	8000850 <LoopCopyDataInit>

0800084a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800084c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084e:	3304      	adds	r3, #4

08000850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000854:	d3f9      	bcc.n	800084a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000858:	4c0a      	ldr	r4, [pc, #40]	; (8000884 <LoopForever+0x16>)
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800085c:	e001      	b.n	8000862 <LoopFillZerobss>

0800085e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000860:	3204      	adds	r2, #4

08000862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000864:	d3fb      	bcc.n	800085e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000866:	f001 f887 	bl	8001978 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800086a:	f7ff fe87 	bl	800057c <main>

0800086e <LoopForever>:

LoopForever:
  b LoopForever
 800086e:	e7fe      	b.n	800086e <LoopForever>
  ldr   r0, =_estack
 8000870:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000878:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800087c:	08002344 	.word	0x08002344
  ldr r2, =_sbss
 8000880:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000884:	200000bc 	.word	0x200000bc

08000888 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000888:	e7fe      	b.n	8000888 <ADC1_COMP_IRQHandler>
	...

0800088c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000898:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <HAL_Init+0x3c>)
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <HAL_Init+0x3c>)
 800089e:	2180      	movs	r1, #128	; 0x80
 80008a0:	0049      	lsls	r1, r1, #1
 80008a2:	430a      	orrs	r2, r1
 80008a4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008a6:	2003      	movs	r0, #3
 80008a8:	f000 f810 	bl	80008cc <HAL_InitTick>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d003      	beq.n	80008b8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80008b0:	1dfb      	adds	r3, r7, #7
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
 80008b6:	e001      	b.n	80008bc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80008b8:	f7ff ff3c 	bl	8000734 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	781b      	ldrb	r3, [r3, #0]
}
 80008c0:	0018      	movs	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	b002      	add	sp, #8
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40022000 	.word	0x40022000

080008cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008d4:	230f      	movs	r3, #15
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80008dc:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <HAL_InitTick+0x88>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d02b      	beq.n	800093c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80008e4:	4b1c      	ldr	r3, [pc, #112]	; (8000958 <HAL_InitTick+0x8c>)
 80008e6:	681c      	ldr	r4, [r3, #0]
 80008e8:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <HAL_InitTick+0x88>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	0019      	movs	r1, r3
 80008ee:	23fa      	movs	r3, #250	; 0xfa
 80008f0:	0098      	lsls	r0, r3, #2
 80008f2:	f7ff fc11 	bl	8000118 <__udivsi3>
 80008f6:	0003      	movs	r3, r0
 80008f8:	0019      	movs	r1, r3
 80008fa:	0020      	movs	r0, r4
 80008fc:	f7ff fc0c 	bl	8000118 <__udivsi3>
 8000900:	0003      	movs	r3, r0
 8000902:	0018      	movs	r0, r3
 8000904:	f000 f93d 	bl	8000b82 <HAL_SYSTICK_Config>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d112      	bne.n	8000932 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2b03      	cmp	r3, #3
 8000910:	d80a      	bhi.n	8000928 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000912:	6879      	ldr	r1, [r7, #4]
 8000914:	2301      	movs	r3, #1
 8000916:	425b      	negs	r3, r3
 8000918:	2200      	movs	r2, #0
 800091a:	0018      	movs	r0, r3
 800091c:	f000 f90c 	bl	8000b38 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000920:	4b0e      	ldr	r3, [pc, #56]	; (800095c <HAL_InitTick+0x90>)
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	e00d      	b.n	8000944 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000928:	230f      	movs	r3, #15
 800092a:	18fb      	adds	r3, r7, r3
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e008      	b.n	8000944 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000932:	230f      	movs	r3, #15
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	2201      	movs	r2, #1
 8000938:	701a      	strb	r2, [r3, #0]
 800093a:	e003      	b.n	8000944 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800093c:	230f      	movs	r3, #15
 800093e:	18fb      	adds	r3, r7, r3
 8000940:	2201      	movs	r2, #1
 8000942:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000944:	230f      	movs	r3, #15
 8000946:	18fb      	adds	r3, r7, r3
 8000948:	781b      	ldrb	r3, [r3, #0]
}
 800094a:	0018      	movs	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	b005      	add	sp, #20
 8000950:	bd90      	pop	{r4, r7, pc}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	20000008 	.word	0x20000008
 8000958:	20000000 	.word	0x20000000
 800095c:	20000004 	.word	0x20000004

08000960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <HAL_IncTick+0x1c>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	001a      	movs	r2, r3
 800096a:	4b05      	ldr	r3, [pc, #20]	; (8000980 <HAL_IncTick+0x20>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	18d2      	adds	r2, r2, r3
 8000970:	4b03      	ldr	r3, [pc, #12]	; (8000980 <HAL_IncTick+0x20>)
 8000972:	601a      	str	r2, [r3, #0]
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	20000008 	.word	0x20000008
 8000980:	200000a8 	.word	0x200000a8

08000984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  return uwTick;
 8000988:	4b02      	ldr	r3, [pc, #8]	; (8000994 <HAL_GetTick+0x10>)
 800098a:	681b      	ldr	r3, [r3, #0]
}
 800098c:	0018      	movs	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	200000a8 	.word	0x200000a8

08000998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009a0:	f7ff fff0 	bl	8000984 <HAL_GetTick>
 80009a4:	0003      	movs	r3, r0
 80009a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	3301      	adds	r3, #1
 80009b0:	d005      	beq.n	80009be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <HAL_Delay+0x44>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	001a      	movs	r2, r3
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	189b      	adds	r3, r3, r2
 80009bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	f7ff ffe0 	bl	8000984 <HAL_GetTick>
 80009c4:	0002      	movs	r2, r0
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d8f7      	bhi.n	80009c0 <HAL_Delay+0x28>
  {
  }
}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	46bd      	mov	sp, r7
 80009d6:	b004      	add	sp, #16
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	20000008 	.word	0x20000008

080009e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	0002      	movs	r2, r0
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009ec:	1dfb      	adds	r3, r7, #7
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b7f      	cmp	r3, #127	; 0x7f
 80009f2:	d809      	bhi.n	8000a08 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009f4:	1dfb      	adds	r3, r7, #7
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	001a      	movs	r2, r3
 80009fa:	231f      	movs	r3, #31
 80009fc:	401a      	ands	r2, r3
 80009fe:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <__NVIC_EnableIRQ+0x30>)
 8000a00:	2101      	movs	r1, #1
 8000a02:	4091      	lsls	r1, r2
 8000a04:	000a      	movs	r2, r1
 8000a06:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000a08:	46c0      	nop			; (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b002      	add	sp, #8
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	e000e100 	.word	0xe000e100

08000a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	0002      	movs	r2, r0
 8000a1c:	6039      	str	r1, [r7, #0]
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b7f      	cmp	r3, #127	; 0x7f
 8000a28:	d828      	bhi.n	8000a7c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a2a:	4a2f      	ldr	r2, [pc, #188]	; (8000ae8 <__NVIC_SetPriority+0xd4>)
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b25b      	sxtb	r3, r3
 8000a32:	089b      	lsrs	r3, r3, #2
 8000a34:	33c0      	adds	r3, #192	; 0xc0
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	589b      	ldr	r3, [r3, r2]
 8000a3a:	1dfa      	adds	r2, r7, #7
 8000a3c:	7812      	ldrb	r2, [r2, #0]
 8000a3e:	0011      	movs	r1, r2
 8000a40:	2203      	movs	r2, #3
 8000a42:	400a      	ands	r2, r1
 8000a44:	00d2      	lsls	r2, r2, #3
 8000a46:	21ff      	movs	r1, #255	; 0xff
 8000a48:	4091      	lsls	r1, r2
 8000a4a:	000a      	movs	r2, r1
 8000a4c:	43d2      	mvns	r2, r2
 8000a4e:	401a      	ands	r2, r3
 8000a50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	22ff      	movs	r2, #255	; 0xff
 8000a58:	401a      	ands	r2, r3
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	0018      	movs	r0, r3
 8000a60:	2303      	movs	r3, #3
 8000a62:	4003      	ands	r3, r0
 8000a64:	00db      	lsls	r3, r3, #3
 8000a66:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a68:	481f      	ldr	r0, [pc, #124]	; (8000ae8 <__NVIC_SetPriority+0xd4>)
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	089b      	lsrs	r3, r3, #2
 8000a72:	430a      	orrs	r2, r1
 8000a74:	33c0      	adds	r3, #192	; 0xc0
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a7a:	e031      	b.n	8000ae0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a7c:	4a1b      	ldr	r2, [pc, #108]	; (8000aec <__NVIC_SetPriority+0xd8>)
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	0019      	movs	r1, r3
 8000a84:	230f      	movs	r3, #15
 8000a86:	400b      	ands	r3, r1
 8000a88:	3b08      	subs	r3, #8
 8000a8a:	089b      	lsrs	r3, r3, #2
 8000a8c:	3306      	adds	r3, #6
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	18d3      	adds	r3, r2, r3
 8000a92:	3304      	adds	r3, #4
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	1dfa      	adds	r2, r7, #7
 8000a98:	7812      	ldrb	r2, [r2, #0]
 8000a9a:	0011      	movs	r1, r2
 8000a9c:	2203      	movs	r2, #3
 8000a9e:	400a      	ands	r2, r1
 8000aa0:	00d2      	lsls	r2, r2, #3
 8000aa2:	21ff      	movs	r1, #255	; 0xff
 8000aa4:	4091      	lsls	r1, r2
 8000aa6:	000a      	movs	r2, r1
 8000aa8:	43d2      	mvns	r2, r2
 8000aaa:	401a      	ands	r2, r3
 8000aac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	019b      	lsls	r3, r3, #6
 8000ab2:	22ff      	movs	r2, #255	; 0xff
 8000ab4:	401a      	ands	r2, r3
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	0018      	movs	r0, r3
 8000abc:	2303      	movs	r3, #3
 8000abe:	4003      	ands	r3, r0
 8000ac0:	00db      	lsls	r3, r3, #3
 8000ac2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ac4:	4809      	ldr	r0, [pc, #36]	; (8000aec <__NVIC_SetPriority+0xd8>)
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	001c      	movs	r4, r3
 8000acc:	230f      	movs	r3, #15
 8000ace:	4023      	ands	r3, r4
 8000ad0:	3b08      	subs	r3, #8
 8000ad2:	089b      	lsrs	r3, r3, #2
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	3306      	adds	r3, #6
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	18c3      	adds	r3, r0, r3
 8000adc:	3304      	adds	r3, #4
 8000ade:	601a      	str	r2, [r3, #0]
}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b003      	add	sp, #12
 8000ae6:	bd90      	pop	{r4, r7, pc}
 8000ae8:	e000e100 	.word	0xe000e100
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	1e5a      	subs	r2, r3, #1
 8000afc:	2380      	movs	r3, #128	; 0x80
 8000afe:	045b      	lsls	r3, r3, #17
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d301      	bcc.n	8000b08 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b04:	2301      	movs	r3, #1
 8000b06:	e010      	b.n	8000b2a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <SysTick_Config+0x44>)
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	3a01      	subs	r2, #1
 8000b0e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b10:	2301      	movs	r3, #1
 8000b12:	425b      	negs	r3, r3
 8000b14:	2103      	movs	r1, #3
 8000b16:	0018      	movs	r0, r3
 8000b18:	f7ff ff7c 	bl	8000a14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b1c:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <SysTick_Config+0x44>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <SysTick_Config+0x44>)
 8000b24:	2207      	movs	r2, #7
 8000b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	e000e010 	.word	0xe000e010

08000b38 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
 8000b42:	210f      	movs	r1, #15
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	1c02      	adds	r2, r0, #0
 8000b48:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	b25b      	sxtb	r3, r3
 8000b52:	0011      	movs	r1, r2
 8000b54:	0018      	movs	r0, r3
 8000b56:	f7ff ff5d 	bl	8000a14 <__NVIC_SetPriority>
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b004      	add	sp, #16
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	0002      	movs	r2, r0
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	b25b      	sxtb	r3, r3
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ff33 	bl	80009e0 <__NVIC_EnableIRQ>
}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b002      	add	sp, #8
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff ffaf 	bl	8000af0 <SysTick_Config>
 8000b92:	0003      	movs	r3, r0
}
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b002      	add	sp, #8
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000baa:	e14d      	b.n	8000e48 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	4091      	lsls	r1, r2
 8000bb6:	000a      	movs	r2, r1
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <HAL_GPIO_Init+0x28>
 8000bc2:	e13e      	b.n	8000e42 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	2203      	movs	r2, #3
 8000bca:	4013      	ands	r3, r2
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d005      	beq.n	8000bdc <HAL_GPIO_Init+0x40>
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	2b02      	cmp	r3, #2
 8000bda:	d130      	bne.n	8000c3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	2203      	movs	r2, #3
 8000be8:	409a      	lsls	r2, r3
 8000bea:	0013      	movs	r3, r2
 8000bec:	43da      	mvns	r2, r3
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	68da      	ldr	r2, [r3, #12]
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	409a      	lsls	r2, r3
 8000bfe:	0013      	movs	r3, r2
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c12:	2201      	movs	r2, #1
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	409a      	lsls	r2, r3
 8000c18:	0013      	movs	r3, r2
 8000c1a:	43da      	mvns	r2, r3
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	091b      	lsrs	r3, r3, #4
 8000c28:	2201      	movs	r2, #1
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	409a      	lsls	r2, r3
 8000c30:	0013      	movs	r3, r2
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	2203      	movs	r2, #3
 8000c44:	4013      	ands	r3, r2
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d017      	beq.n	8000c7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	2203      	movs	r2, #3
 8000c56:	409a      	lsls	r2, r3
 8000c58:	0013      	movs	r3, r2
 8000c5a:	43da      	mvns	r2, r3
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	4013      	ands	r3, r2
 8000c60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	409a      	lsls	r2, r3
 8000c6c:	0013      	movs	r3, r2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	2203      	movs	r2, #3
 8000c80:	4013      	ands	r3, r2
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	d123      	bne.n	8000cce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	08da      	lsrs	r2, r3, #3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3208      	adds	r2, #8
 8000c8e:	0092      	lsls	r2, r2, #2
 8000c90:	58d3      	ldr	r3, [r2, r3]
 8000c92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	2207      	movs	r2, #7
 8000c98:	4013      	ands	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	220f      	movs	r2, #15
 8000c9e:	409a      	lsls	r2, r3
 8000ca0:	0013      	movs	r3, r2
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	691a      	ldr	r2, [r3, #16]
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	2107      	movs	r1, #7
 8000cb2:	400b      	ands	r3, r1
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	08da      	lsrs	r2, r3, #3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3208      	adds	r2, #8
 8000cc8:	0092      	lsls	r2, r2, #2
 8000cca:	6939      	ldr	r1, [r7, #16]
 8000ccc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	2203      	movs	r2, #3
 8000cda:	409a      	lsls	r2, r3
 8000cdc:	0013      	movs	r3, r2
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	2203      	movs	r2, #3
 8000cec:	401a      	ands	r2, r3
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	409a      	lsls	r2, r3
 8000cf4:	0013      	movs	r3, r2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	23c0      	movs	r3, #192	; 0xc0
 8000d08:	029b      	lsls	r3, r3, #10
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	d100      	bne.n	8000d10 <HAL_GPIO_Init+0x174>
 8000d0e:	e098      	b.n	8000e42 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d10:	4a53      	ldr	r2, [pc, #332]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	089b      	lsrs	r3, r3, #2
 8000d16:	3318      	adds	r3, #24
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	589b      	ldr	r3, [r3, r2]
 8000d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2203      	movs	r2, #3
 8000d22:	4013      	ands	r3, r2
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	220f      	movs	r2, #15
 8000d28:	409a      	lsls	r2, r3
 8000d2a:	0013      	movs	r3, r2
 8000d2c:	43da      	mvns	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	23a0      	movs	r3, #160	; 0xa0
 8000d38:	05db      	lsls	r3, r3, #23
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d019      	beq.n	8000d72 <HAL_GPIO_Init+0x1d6>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a48      	ldr	r2, [pc, #288]	; (8000e64 <HAL_GPIO_Init+0x2c8>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d013      	beq.n	8000d6e <HAL_GPIO_Init+0x1d2>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a47      	ldr	r2, [pc, #284]	; (8000e68 <HAL_GPIO_Init+0x2cc>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d00d      	beq.n	8000d6a <HAL_GPIO_Init+0x1ce>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4a46      	ldr	r2, [pc, #280]	; (8000e6c <HAL_GPIO_Init+0x2d0>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d007      	beq.n	8000d66 <HAL_GPIO_Init+0x1ca>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a45      	ldr	r2, [pc, #276]	; (8000e70 <HAL_GPIO_Init+0x2d4>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d101      	bne.n	8000d62 <HAL_GPIO_Init+0x1c6>
 8000d5e:	2304      	movs	r3, #4
 8000d60:	e008      	b.n	8000d74 <HAL_GPIO_Init+0x1d8>
 8000d62:	2305      	movs	r3, #5
 8000d64:	e006      	b.n	8000d74 <HAL_GPIO_Init+0x1d8>
 8000d66:	2303      	movs	r3, #3
 8000d68:	e004      	b.n	8000d74 <HAL_GPIO_Init+0x1d8>
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	e002      	b.n	8000d74 <HAL_GPIO_Init+0x1d8>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <HAL_GPIO_Init+0x1d8>
 8000d72:	2300      	movs	r3, #0
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	2103      	movs	r1, #3
 8000d78:	400a      	ands	r2, r1
 8000d7a:	00d2      	lsls	r2, r2, #3
 8000d7c:	4093      	lsls	r3, r2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d84:	4936      	ldr	r1, [pc, #216]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	089b      	lsrs	r3, r3, #2
 8000d8a:	3318      	adds	r3, #24
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d92:	4b33      	ldr	r3, [pc, #204]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	2380      	movs	r3, #128	; 0x80
 8000da8:	035b      	lsls	r3, r3, #13
 8000daa:	4013      	ands	r3, r2
 8000dac:	d003      	beq.n	8000db6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000db6:	4b2a      	ldr	r3, [pc, #168]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000dbc:	4b28      	ldr	r3, [pc, #160]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	43da      	mvns	r2, r3
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685a      	ldr	r2, [r3, #4]
 8000dd0:	2380      	movs	r3, #128	; 0x80
 8000dd2:	039b      	lsls	r3, r3, #14
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d003      	beq.n	8000de0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000de0:	4b1f      	ldr	r3, [pc, #124]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000de6:	4a1e      	ldr	r2, [pc, #120]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000de8:	2384      	movs	r3, #132	; 0x84
 8000dea:	58d3      	ldr	r3, [r2, r3]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	43da      	mvns	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	2380      	movs	r3, #128	; 0x80
 8000dfe:	029b      	lsls	r3, r3, #10
 8000e00:	4013      	ands	r3, r2
 8000e02:	d003      	beq.n	8000e0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e0c:	4914      	ldr	r1, [pc, #80]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000e0e:	2284      	movs	r2, #132	; 0x84
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e14:	4a12      	ldr	r2, [pc, #72]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	58d3      	ldr	r3, [r2, r3]
 8000e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	025b      	lsls	r3, r3, #9
 8000e2e:	4013      	ands	r3, r2
 8000e30:	d003      	beq.n	8000e3a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e3a:	4909      	ldr	r1, [pc, #36]	; (8000e60 <HAL_GPIO_Init+0x2c4>)
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3301      	adds	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	40da      	lsrs	r2, r3
 8000e50:	1e13      	subs	r3, r2, #0
 8000e52:	d000      	beq.n	8000e56 <HAL_GPIO_Init+0x2ba>
 8000e54:	e6aa      	b.n	8000bac <HAL_GPIO_Init+0x10>
  }
}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	46c0      	nop			; (mov r8, r8)
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b006      	add	sp, #24
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40021800 	.word	0x40021800
 8000e64:	50000400 	.word	0x50000400
 8000e68:	50000800 	.word	0x50000800
 8000e6c:	50000c00 	.word	0x50000c00
 8000e70:	50001000 	.word	0x50001000

08000e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	0008      	movs	r0, r1
 8000e7e:	0011      	movs	r1, r2
 8000e80:	1cbb      	adds	r3, r7, #2
 8000e82:	1c02      	adds	r2, r0, #0
 8000e84:	801a      	strh	r2, [r3, #0]
 8000e86:	1c7b      	adds	r3, r7, #1
 8000e88:	1c0a      	adds	r2, r1, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e8c:	1c7b      	adds	r3, r7, #1
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e94:	1cbb      	adds	r3, r7, #2
 8000e96:	881a      	ldrh	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e9c:	e003      	b.n	8000ea6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e9e:	1cbb      	adds	r3, r7, #2
 8000ea0:	881a      	ldrh	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b002      	add	sp, #8
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	1dbb      	adds	r3, r7, #6
 8000eba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000ebc:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	1dba      	adds	r2, r7, #6
 8000ec2:	8812      	ldrh	r2, [r2, #0]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d008      	beq.n	8000eda <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000eca:	1dba      	adds	r2, r7, #6
 8000ecc:	8812      	ldrh	r2, [r2, #0]
 8000ece:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000ed0:	1dbb      	adds	r3, r7, #6
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f000 f815 	bl	8000f04 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	1dba      	adds	r2, r7, #6
 8000ee0:	8812      	ldrh	r2, [r2, #0]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	d008      	beq.n	8000ef8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000ee8:	1dba      	adds	r2, r7, #6
 8000eea:	8812      	ldrh	r2, [r2, #0]
 8000eec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000eee:	1dbb      	adds	r3, r7, #6
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f7ff fb16 	bl	8000524 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b002      	add	sp, #8
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021800 	.word	0x40021800

08000f04 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	0002      	movs	r2, r0
 8000f0c:	1dbb      	adds	r3, r7, #6
 8000f0e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a19      	ldr	r2, [pc, #100]	; (8000f8c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000f26:	4013      	ands	r3, r2
 8000f28:	0019      	movs	r1, r3
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d11f      	bne.n	8000f7c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	0013      	movs	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	189b      	adds	r3, r3, r2
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	4912      	ldr	r1, [pc, #72]	; (8000f94 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f7ff f8e4 	bl	8000118 <__udivsi3>
 8000f50:	0003      	movs	r3, r0
 8000f52:	3301      	adds	r3, #1
 8000f54:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f56:	e008      	b.n	8000f6a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d003      	beq.n	8000f66 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3b01      	subs	r3, #1
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	e001      	b.n	8000f6a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e009      	b.n	8000f7e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f6a:	4b07      	ldr	r3, [pc, #28]	; (8000f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f6c:	695a      	ldr	r2, [r3, #20]
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	401a      	ands	r2, r3
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	00db      	lsls	r3, r3, #3
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d0ed      	beq.n	8000f58 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	0018      	movs	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b004      	add	sp, #16
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	40007000 	.word	0x40007000
 8000f8c:	fffff9ff 	.word	0xfffff9ff
 8000f90:	20000000 	.word	0x20000000
 8000f94:	000f4240 	.word	0x000f4240

08000f98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d102      	bne.n	8000fac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f000 fb50 	bl	800164c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d100      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x20>
 8000fb6:	e07c      	b.n	80010b2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fb8:	4bc3      	ldr	r3, [pc, #780]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	2238      	movs	r2, #56	; 0x38
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fc2:	4bc1      	ldr	r3, [pc, #772]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	4013      	ands	r3, r2
 8000fca:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	2b10      	cmp	r3, #16
 8000fd0:	d102      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x40>
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d002      	beq.n	8000fde <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d10b      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fde:	4bba      	ldr	r3, [pc, #744]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	2380      	movs	r3, #128	; 0x80
 8000fe4:	029b      	lsls	r3, r3, #10
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d062      	beq.n	80010b0 <HAL_RCC_OscConfig+0x118>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d15e      	bne.n	80010b0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e32a      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	025b      	lsls	r3, r3, #9
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d107      	bne.n	8001012 <HAL_RCC_OscConfig+0x7a>
 8001002:	4bb1      	ldr	r3, [pc, #708]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4bb0      	ldr	r3, [pc, #704]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001008:	2180      	movs	r1, #128	; 0x80
 800100a:	0249      	lsls	r1, r1, #9
 800100c:	430a      	orrs	r2, r1
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	e020      	b.n	8001054 <HAL_RCC_OscConfig+0xbc>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	23a0      	movs	r3, #160	; 0xa0
 8001018:	02db      	lsls	r3, r3, #11
 800101a:	429a      	cmp	r2, r3
 800101c:	d10e      	bne.n	800103c <HAL_RCC_OscConfig+0xa4>
 800101e:	4baa      	ldr	r3, [pc, #680]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	4ba9      	ldr	r3, [pc, #676]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001024:	2180      	movs	r1, #128	; 0x80
 8001026:	02c9      	lsls	r1, r1, #11
 8001028:	430a      	orrs	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	4ba6      	ldr	r3, [pc, #664]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4ba5      	ldr	r3, [pc, #660]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001032:	2180      	movs	r1, #128	; 0x80
 8001034:	0249      	lsls	r1, r1, #9
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	e00b      	b.n	8001054 <HAL_RCC_OscConfig+0xbc>
 800103c:	4ba2      	ldr	r3, [pc, #648]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4ba1      	ldr	r3, [pc, #644]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001042:	49a2      	ldr	r1, [pc, #648]	; (80012cc <HAL_RCC_OscConfig+0x334>)
 8001044:	400a      	ands	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	4b9f      	ldr	r3, [pc, #636]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b9e      	ldr	r3, [pc, #632]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800104e:	49a0      	ldr	r1, [pc, #640]	; (80012d0 <HAL_RCC_OscConfig+0x338>)
 8001050:	400a      	ands	r2, r1
 8001052:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d014      	beq.n	8001086 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800105c:	f7ff fc92 	bl	8000984 <HAL_GetTick>
 8001060:	0003      	movs	r3, r0
 8001062:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001066:	f7ff fc8d 	bl	8000984 <HAL_GetTick>
 800106a:	0002      	movs	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b64      	cmp	r3, #100	; 0x64
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e2e9      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001078:	4b93      	ldr	r3, [pc, #588]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	029b      	lsls	r3, r3, #10
 8001080:	4013      	ands	r3, r2
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0xce>
 8001084:	e015      	b.n	80010b2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001086:	f7ff fc7d 	bl	8000984 <HAL_GetTick>
 800108a:	0003      	movs	r3, r0
 800108c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fc78 	bl	8000984 <HAL_GetTick>
 8001094:	0002      	movs	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	; 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e2d4      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010a2:	4b89      	ldr	r3, [pc, #548]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	029b      	lsls	r3, r3, #10
 80010aa:	4013      	ands	r3, r2
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0xf8>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2202      	movs	r2, #2
 80010b8:	4013      	ands	r3, r2
 80010ba:	d100      	bne.n	80010be <HAL_RCC_OscConfig+0x126>
 80010bc:	e099      	b.n	80011f2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010be:	4b82      	ldr	r3, [pc, #520]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	2238      	movs	r2, #56	; 0x38
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010c8:	4b7f      	ldr	r3, [pc, #508]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	2203      	movs	r2, #3
 80010ce:	4013      	ands	r3, r2
 80010d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	2b10      	cmp	r3, #16
 80010d6:	d102      	bne.n	80010de <HAL_RCC_OscConfig+0x146>
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d002      	beq.n	80010e4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d135      	bne.n	8001150 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010e4:	4b78      	ldr	r3, [pc, #480]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	4013      	ands	r3, r2
 80010ee:	d005      	beq.n	80010fc <HAL_RCC_OscConfig+0x164>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e2a7      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fc:	4b72      	ldr	r3, [pc, #456]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	4a74      	ldr	r2, [pc, #464]	; (80012d4 <HAL_RCC_OscConfig+0x33c>)
 8001102:	4013      	ands	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	021a      	lsls	r2, r3, #8
 800110c:	4b6e      	ldr	r3, [pc, #440]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800110e:	430a      	orrs	r2, r1
 8001110:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d112      	bne.n	800113e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001118:	4b6b      	ldr	r3, [pc, #428]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a6e      	ldr	r2, [pc, #440]	; (80012d8 <HAL_RCC_OscConfig+0x340>)
 800111e:	4013      	ands	r3, r2
 8001120:	0019      	movs	r1, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691a      	ldr	r2, [r3, #16]
 8001126:	4b68      	ldr	r3, [pc, #416]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001128:	430a      	orrs	r2, r1
 800112a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800112c:	4b66      	ldr	r3, [pc, #408]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	0adb      	lsrs	r3, r3, #11
 8001132:	2207      	movs	r2, #7
 8001134:	4013      	ands	r3, r2
 8001136:	4a69      	ldr	r2, [pc, #420]	; (80012dc <HAL_RCC_OscConfig+0x344>)
 8001138:	40da      	lsrs	r2, r3
 800113a:	4b69      	ldr	r3, [pc, #420]	; (80012e0 <HAL_RCC_OscConfig+0x348>)
 800113c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800113e:	4b69      	ldr	r3, [pc, #420]	; (80012e4 <HAL_RCC_OscConfig+0x34c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	0018      	movs	r0, r3
 8001144:	f7ff fbc2 	bl	80008cc <HAL_InitTick>
 8001148:	1e03      	subs	r3, r0, #0
 800114a:	d051      	beq.n	80011f0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e27d      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d030      	beq.n	80011ba <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001158:	4b5b      	ldr	r3, [pc, #364]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a5e      	ldr	r2, [pc, #376]	; (80012d8 <HAL_RCC_OscConfig+0x340>)
 800115e:	4013      	ands	r3, r2
 8001160:	0019      	movs	r1, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	4b58      	ldr	r3, [pc, #352]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001168:	430a      	orrs	r2, r1
 800116a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800116c:	4b56      	ldr	r3, [pc, #344]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b55      	ldr	r3, [pc, #340]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	0049      	lsls	r1, r1, #1
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117a:	f7ff fc03 	bl	8000984 <HAL_GetTick>
 800117e:	0003      	movs	r3, r0
 8001180:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001184:	f7ff fbfe 	bl	8000984 <HAL_GetTick>
 8001188:	0002      	movs	r2, r0
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e25a      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001196:	4b4c      	ldr	r3, [pc, #304]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	2380      	movs	r3, #128	; 0x80
 800119c:	00db      	lsls	r3, r3, #3
 800119e:	4013      	ands	r3, r2
 80011a0:	d0f0      	beq.n	8001184 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a2:	4b49      	ldr	r3, [pc, #292]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	4a4b      	ldr	r2, [pc, #300]	; (80012d4 <HAL_RCC_OscConfig+0x33c>)
 80011a8:	4013      	ands	r3, r2
 80011aa:	0019      	movs	r1, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	021a      	lsls	r2, r3, #8
 80011b2:	4b45      	ldr	r3, [pc, #276]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011b4:	430a      	orrs	r2, r1
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	e01b      	b.n	80011f2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80011ba:	4b43      	ldr	r3, [pc, #268]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4b42      	ldr	r3, [pc, #264]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011c0:	4949      	ldr	r1, [pc, #292]	; (80012e8 <HAL_RCC_OscConfig+0x350>)
 80011c2:	400a      	ands	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c6:	f7ff fbdd 	bl	8000984 <HAL_GetTick>
 80011ca:	0003      	movs	r3, r0
 80011cc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011d0:	f7ff fbd8 	bl	8000984 <HAL_GetTick>
 80011d4:	0002      	movs	r2, r0
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e234      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011e2:	4b39      	ldr	r3, [pc, #228]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	2380      	movs	r3, #128	; 0x80
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	4013      	ands	r3, r2
 80011ec:	d1f0      	bne.n	80011d0 <HAL_RCC_OscConfig+0x238>
 80011ee:	e000      	b.n	80011f2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011f0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2208      	movs	r2, #8
 80011f8:	4013      	ands	r3, r2
 80011fa:	d047      	beq.n	800128c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011fc:	4b32      	ldr	r3, [pc, #200]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2238      	movs	r2, #56	; 0x38
 8001202:	4013      	ands	r3, r2
 8001204:	2b18      	cmp	r3, #24
 8001206:	d10a      	bne.n	800121e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001208:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800120a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800120c:	2202      	movs	r2, #2
 800120e:	4013      	ands	r3, r2
 8001210:	d03c      	beq.n	800128c <HAL_RCC_OscConfig+0x2f4>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d138      	bne.n	800128c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e216      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d019      	beq.n	800125a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001228:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800122a:	4b27      	ldr	r3, [pc, #156]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800122c:	2101      	movs	r1, #1
 800122e:	430a      	orrs	r2, r1
 8001230:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001232:	f7ff fba7 	bl	8000984 <HAL_GetTick>
 8001236:	0003      	movs	r3, r0
 8001238:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800123c:	f7ff fba2 	bl	8000984 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e1fe      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800124e:	4b1e      	ldr	r3, [pc, #120]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001252:	2202      	movs	r2, #2
 8001254:	4013      	ands	r3, r2
 8001256:	d0f1      	beq.n	800123c <HAL_RCC_OscConfig+0x2a4>
 8001258:	e018      	b.n	800128c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800125a:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 800125c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001260:	2101      	movs	r1, #1
 8001262:	438a      	bics	r2, r1
 8001264:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001266:	f7ff fb8d 	bl	8000984 <HAL_GetTick>
 800126a:	0003      	movs	r3, r0
 800126c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff fb88 	bl	8000984 <HAL_GetTick>
 8001274:	0002      	movs	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e1e4      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001282:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001286:	2202      	movs	r2, #2
 8001288:	4013      	ands	r3, r2
 800128a:	d1f1      	bne.n	8001270 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2204      	movs	r2, #4
 8001292:	4013      	ands	r3, r2
 8001294:	d100      	bne.n	8001298 <HAL_RCC_OscConfig+0x300>
 8001296:	e0c7      	b.n	8001428 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001298:	231f      	movs	r3, #31
 800129a:	18fb      	adds	r3, r7, r3
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2238      	movs	r2, #56	; 0x38
 80012a6:	4013      	ands	r3, r2
 80012a8:	2b20      	cmp	r3, #32
 80012aa:	d11f      	bne.n	80012ec <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <HAL_RCC_OscConfig+0x330>)
 80012ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012b0:	2202      	movs	r2, #2
 80012b2:	4013      	ands	r3, r2
 80012b4:	d100      	bne.n	80012b8 <HAL_RCC_OscConfig+0x320>
 80012b6:	e0b7      	b.n	8001428 <HAL_RCC_OscConfig+0x490>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d000      	beq.n	80012c2 <HAL_RCC_OscConfig+0x32a>
 80012c0:	e0b2      	b.n	8001428 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e1c2      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	40021000 	.word	0x40021000
 80012cc:	fffeffff 	.word	0xfffeffff
 80012d0:	fffbffff 	.word	0xfffbffff
 80012d4:	ffff80ff 	.word	0xffff80ff
 80012d8:	ffffc7ff 	.word	0xffffc7ff
 80012dc:	00f42400 	.word	0x00f42400
 80012e0:	20000000 	.word	0x20000000
 80012e4:	20000004 	.word	0x20000004
 80012e8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012ec:	4bb5      	ldr	r3, [pc, #724]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80012ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	055b      	lsls	r3, r3, #21
 80012f4:	4013      	ands	r3, r2
 80012f6:	d101      	bne.n	80012fc <HAL_RCC_OscConfig+0x364>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <HAL_RCC_OscConfig+0x366>
 80012fc:	2300      	movs	r3, #0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d011      	beq.n	8001326 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001302:	4bb0      	ldr	r3, [pc, #704]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001304:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001306:	4baf      	ldr	r3, [pc, #700]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	0549      	lsls	r1, r1, #21
 800130c:	430a      	orrs	r2, r1
 800130e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001310:	4bac      	ldr	r3, [pc, #688]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001312:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	055b      	lsls	r3, r3, #21
 8001318:	4013      	ands	r3, r2
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800131e:	231f      	movs	r3, #31
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001326:	4ba8      	ldr	r3, [pc, #672]	; (80015c8 <HAL_RCC_OscConfig+0x630>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	2380      	movs	r3, #128	; 0x80
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	4013      	ands	r3, r2
 8001330:	d11a      	bne.n	8001368 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001332:	4ba5      	ldr	r3, [pc, #660]	; (80015c8 <HAL_RCC_OscConfig+0x630>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4ba4      	ldr	r3, [pc, #656]	; (80015c8 <HAL_RCC_OscConfig+0x630>)
 8001338:	2180      	movs	r1, #128	; 0x80
 800133a:	0049      	lsls	r1, r1, #1
 800133c:	430a      	orrs	r2, r1
 800133e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001340:	f7ff fb20 	bl	8000984 <HAL_GetTick>
 8001344:	0003      	movs	r3, r0
 8001346:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001348:	e008      	b.n	800135c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800134a:	f7ff fb1b 	bl	8000984 <HAL_GetTick>
 800134e:	0002      	movs	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e177      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800135c:	4b9a      	ldr	r3, [pc, #616]	; (80015c8 <HAL_RCC_OscConfig+0x630>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	2380      	movs	r3, #128	; 0x80
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4013      	ands	r3, r2
 8001366:	d0f0      	beq.n	800134a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d106      	bne.n	800137e <HAL_RCC_OscConfig+0x3e6>
 8001370:	4b94      	ldr	r3, [pc, #592]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001372:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001374:	4b93      	ldr	r3, [pc, #588]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001376:	2101      	movs	r1, #1
 8001378:	430a      	orrs	r2, r1
 800137a:	65da      	str	r2, [r3, #92]	; 0x5c
 800137c:	e01c      	b.n	80013b8 <HAL_RCC_OscConfig+0x420>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b05      	cmp	r3, #5
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x408>
 8001386:	4b8f      	ldr	r3, [pc, #572]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001388:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800138a:	4b8e      	ldr	r3, [pc, #568]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800138c:	2104      	movs	r1, #4
 800138e:	430a      	orrs	r2, r1
 8001390:	65da      	str	r2, [r3, #92]	; 0x5c
 8001392:	4b8c      	ldr	r3, [pc, #560]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001394:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001396:	4b8b      	ldr	r3, [pc, #556]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001398:	2101      	movs	r1, #1
 800139a:	430a      	orrs	r2, r1
 800139c:	65da      	str	r2, [r3, #92]	; 0x5c
 800139e:	e00b      	b.n	80013b8 <HAL_RCC_OscConfig+0x420>
 80013a0:	4b88      	ldr	r3, [pc, #544]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80013a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013a4:	4b87      	ldr	r3, [pc, #540]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	438a      	bics	r2, r1
 80013aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80013ac:	4b85      	ldr	r3, [pc, #532]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80013ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80013b0:	4b84      	ldr	r3, [pc, #528]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80013b2:	2104      	movs	r1, #4
 80013b4:	438a      	bics	r2, r1
 80013b6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d014      	beq.n	80013ea <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c0:	f7ff fae0 	bl	8000984 <HAL_GetTick>
 80013c4:	0003      	movs	r3, r0
 80013c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013c8:	e009      	b.n	80013de <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ca:	f7ff fadb 	bl	8000984 <HAL_GetTick>
 80013ce:	0002      	movs	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	4a7d      	ldr	r2, [pc, #500]	; (80015cc <HAL_RCC_OscConfig+0x634>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e136      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013de:	4b79      	ldr	r3, [pc, #484]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80013e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013e2:	2202      	movs	r2, #2
 80013e4:	4013      	ands	r3, r2
 80013e6:	d0f0      	beq.n	80013ca <HAL_RCC_OscConfig+0x432>
 80013e8:	e013      	b.n	8001412 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ea:	f7ff facb 	bl	8000984 <HAL_GetTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013f2:	e009      	b.n	8001408 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f4:	f7ff fac6 	bl	8000984 <HAL_GetTick>
 80013f8:	0002      	movs	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	4a73      	ldr	r2, [pc, #460]	; (80015cc <HAL_RCC_OscConfig+0x634>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e121      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001408:	4b6e      	ldr	r3, [pc, #440]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800140a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800140c:	2202      	movs	r2, #2
 800140e:	4013      	ands	r3, r2
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001412:	231f      	movs	r3, #31
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d105      	bne.n	8001428 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800141c:	4b69      	ldr	r3, [pc, #420]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800141e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001420:	4b68      	ldr	r3, [pc, #416]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001422:	496b      	ldr	r1, [pc, #428]	; (80015d0 <HAL_RCC_OscConfig+0x638>)
 8001424:	400a      	ands	r2, r1
 8001426:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2220      	movs	r2, #32
 800142e:	4013      	ands	r3, r2
 8001430:	d039      	beq.n	80014a6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d01b      	beq.n	8001472 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800143a:	4b62      	ldr	r3, [pc, #392]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	4b61      	ldr	r3, [pc, #388]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001440:	2180      	movs	r1, #128	; 0x80
 8001442:	03c9      	lsls	r1, r1, #15
 8001444:	430a      	orrs	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001448:	f7ff fa9c 	bl	8000984 <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001452:	f7ff fa97 	bl	8000984 <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e0f3      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001464:	4b57      	ldr	r3, [pc, #348]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	041b      	lsls	r3, r3, #16
 800146c:	4013      	ands	r3, r2
 800146e:	d0f0      	beq.n	8001452 <HAL_RCC_OscConfig+0x4ba>
 8001470:	e019      	b.n	80014a6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001472:	4b54      	ldr	r3, [pc, #336]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001478:	4956      	ldr	r1, [pc, #344]	; (80015d4 <HAL_RCC_OscConfig+0x63c>)
 800147a:	400a      	ands	r2, r1
 800147c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147e:	f7ff fa81 	bl	8000984 <HAL_GetTick>
 8001482:	0003      	movs	r3, r0
 8001484:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001488:	f7ff fa7c 	bl	8000984 <HAL_GetTick>
 800148c:	0002      	movs	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e0d8      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800149a:	4b4a      	ldr	r3, [pc, #296]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2380      	movs	r3, #128	; 0x80
 80014a0:	041b      	lsls	r3, r3, #16
 80014a2:	4013      	ands	r3, r2
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d100      	bne.n	80014b0 <HAL_RCC_OscConfig+0x518>
 80014ae:	e0cc      	b.n	800164a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014b0:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	2238      	movs	r2, #56	; 0x38
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b10      	cmp	r3, #16
 80014ba:	d100      	bne.n	80014be <HAL_RCC_OscConfig+0x526>
 80014bc:	e07b      	b.n	80015b6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d156      	bne.n	8001574 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c6:	4b3f      	ldr	r3, [pc, #252]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b3e      	ldr	r3, [pc, #248]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80014cc:	4942      	ldr	r1, [pc, #264]	; (80015d8 <HAL_RCC_OscConfig+0x640>)
 80014ce:	400a      	ands	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d2:	f7ff fa57 	bl	8000984 <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff fa52 	bl	8000984 <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e0ae      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ee:	4b35      	ldr	r3, [pc, #212]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	; 0x80
 80014f4:	049b      	lsls	r3, r3, #18
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fa:	4b32      	ldr	r3, [pc, #200]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	4a37      	ldr	r2, [pc, #220]	; (80015dc <HAL_RCC_OscConfig+0x644>)
 8001500:	4013      	ands	r3, r2
 8001502:	0019      	movs	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	431a      	orrs	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001526:	431a      	orrs	r2, r3
 8001528:	4b26      	ldr	r3, [pc, #152]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800152a:	430a      	orrs	r2, r1
 800152c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800152e:	4b25      	ldr	r3, [pc, #148]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001534:	2180      	movs	r1, #128	; 0x80
 8001536:	0449      	lsls	r1, r1, #17
 8001538:	430a      	orrs	r2, r1
 800153a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800153c:	4b21      	ldr	r3, [pc, #132]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	4b20      	ldr	r3, [pc, #128]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	0549      	lsls	r1, r1, #21
 8001546:	430a      	orrs	r2, r1
 8001548:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154a:	f7ff fa1b 	bl	8000984 <HAL_GetTick>
 800154e:	0003      	movs	r3, r0
 8001550:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff fa16 	bl	8000984 <HAL_GetTick>
 8001558:	0002      	movs	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e072      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	049b      	lsls	r3, r3, #18
 800156e:	4013      	ands	r3, r2
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x5bc>
 8001572:	e06a      	b.n	800164a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001574:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800157a:	4917      	ldr	r1, [pc, #92]	; (80015d8 <HAL_RCC_OscConfig+0x640>)
 800157c:	400a      	ands	r2, r1
 800157e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001580:	f7ff fa00 	bl	8000984 <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800158a:	f7ff f9fb 	bl	8000984 <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e057      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	2380      	movs	r3, #128	; 0x80
 80015a2:	049b      	lsls	r3, r3, #18
 80015a4:	4013      	ands	r3, r2
 80015a6:	d1f0      	bne.n	800158a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <HAL_RCC_OscConfig+0x62c>)
 80015ae:	490c      	ldr	r1, [pc, #48]	; (80015e0 <HAL_RCC_OscConfig+0x648>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	60da      	str	r2, [r3, #12]
 80015b4:	e049      	b.n	800164a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d112      	bne.n	80015e4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e044      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40007000 	.word	0x40007000
 80015cc:	00001388 	.word	0x00001388
 80015d0:	efffffff 	.word	0xefffffff
 80015d4:	ffbfffff 	.word	0xffbfffff
 80015d8:	feffffff 	.word	0xfeffffff
 80015dc:	11c1808c 	.word	0x11c1808c
 80015e0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80015e4:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <HAL_RCC_OscConfig+0x6bc>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	2203      	movs	r2, #3
 80015ee:	401a      	ands	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d126      	bne.n	8001646 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	2270      	movs	r2, #112	; 0x70
 80015fc:	401a      	ands	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d11f      	bne.n	8001646 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	23fe      	movs	r3, #254	; 0xfe
 800160a:	01db      	lsls	r3, r3, #7
 800160c:	401a      	ands	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001612:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001614:	429a      	cmp	r2, r3
 8001616:	d116      	bne.n	8001646 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	23f8      	movs	r3, #248	; 0xf8
 800161c:	039b      	lsls	r3, r3, #14
 800161e:	401a      	ands	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d10e      	bne.n	8001646 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	23e0      	movs	r3, #224	; 0xe0
 800162c:	051b      	lsls	r3, r3, #20
 800162e:	401a      	ands	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	0f5b      	lsrs	r3, r3, #29
 800163c:	075a      	lsls	r2, r3, #29
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001642:	429a      	cmp	r2, r3
 8001644:	d001      	beq.n	800164a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e000      	b.n	800164c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800164a:	2300      	movs	r3, #0
}
 800164c:	0018      	movs	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	b008      	add	sp, #32
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40021000 	.word	0x40021000

08001658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0e9      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800166c:	4b76      	ldr	r3, [pc, #472]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2207      	movs	r2, #7
 8001672:	4013      	ands	r3, r2
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d91e      	bls.n	80016b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b73      	ldr	r3, [pc, #460]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2207      	movs	r2, #7
 8001680:	4393      	bics	r3, r2
 8001682:	0019      	movs	r1, r3
 8001684:	4b70      	ldr	r3, [pc, #448]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	430a      	orrs	r2, r1
 800168a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800168c:	f7ff f97a 	bl	8000984 <HAL_GetTick>
 8001690:	0003      	movs	r3, r0
 8001692:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001694:	e009      	b.n	80016aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001696:	f7ff f975 	bl	8000984 <HAL_GetTick>
 800169a:	0002      	movs	r2, r0
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	4a6a      	ldr	r2, [pc, #424]	; (800184c <HAL_RCC_ClockConfig+0x1f4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e0ca      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016aa:	4b67      	ldr	r3, [pc, #412]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2207      	movs	r2, #7
 80016b0:	4013      	ands	r3, r2
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d1ee      	bne.n	8001696 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2202      	movs	r2, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	d015      	beq.n	80016ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2204      	movs	r2, #4
 80016c8:	4013      	ands	r3, r2
 80016ca:	d006      	beq.n	80016da <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016cc:	4b60      	ldr	r3, [pc, #384]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4b5f      	ldr	r3, [pc, #380]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 80016d2:	21e0      	movs	r1, #224	; 0xe0
 80016d4:	01c9      	lsls	r1, r1, #7
 80016d6:	430a      	orrs	r2, r1
 80016d8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016da:	4b5d      	ldr	r3, [pc, #372]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	4a5d      	ldr	r2, [pc, #372]	; (8001854 <HAL_RCC_ClockConfig+0x1fc>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	0019      	movs	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	4b59      	ldr	r3, [pc, #356]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 80016ea:	430a      	orrs	r2, r1
 80016ec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2201      	movs	r2, #1
 80016f4:	4013      	ands	r3, r2
 80016f6:	d057      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d107      	bne.n	8001710 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001700:	4b53      	ldr	r3, [pc, #332]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	029b      	lsls	r3, r3, #10
 8001708:	4013      	ands	r3, r2
 800170a:	d12b      	bne.n	8001764 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e097      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d107      	bne.n	8001728 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001718:	4b4d      	ldr	r3, [pc, #308]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	049b      	lsls	r3, r3, #18
 8001720:	4013      	ands	r3, r2
 8001722:	d11f      	bne.n	8001764 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e08b      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d107      	bne.n	8001740 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001730:	4b47      	ldr	r3, [pc, #284]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	4013      	ands	r3, r2
 800173a:	d113      	bne.n	8001764 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e07f      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	2b03      	cmp	r3, #3
 8001746:	d106      	bne.n	8001756 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001748:	4b41      	ldr	r3, [pc, #260]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 800174a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174c:	2202      	movs	r2, #2
 800174e:	4013      	ands	r3, r2
 8001750:	d108      	bne.n	8001764 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e074      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001756:	4b3e      	ldr	r3, [pc, #248]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175a:	2202      	movs	r2, #2
 800175c:	4013      	ands	r3, r2
 800175e:	d101      	bne.n	8001764 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e06d      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001764:	4b3a      	ldr	r3, [pc, #232]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	2207      	movs	r2, #7
 800176a:	4393      	bics	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	4b37      	ldr	r3, [pc, #220]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001774:	430a      	orrs	r2, r1
 8001776:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001778:	f7ff f904 	bl	8000984 <HAL_GetTick>
 800177c:	0003      	movs	r3, r0
 800177e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001780:	e009      	b.n	8001796 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001782:	f7ff f8ff 	bl	8000984 <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	4a2f      	ldr	r2, [pc, #188]	; (800184c <HAL_RCC_ClockConfig+0x1f4>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e054      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001796:	4b2e      	ldr	r3, [pc, #184]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	2238      	movs	r2, #56	; 0x38
 800179c:	401a      	ands	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d1ec      	bne.n	8001782 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017a8:	4b27      	ldr	r3, [pc, #156]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2207      	movs	r2, #7
 80017ae:	4013      	ands	r3, r2
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d21e      	bcs.n	80017f4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b24      	ldr	r3, [pc, #144]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2207      	movs	r2, #7
 80017bc:	4393      	bics	r3, r2
 80017be:	0019      	movs	r1, r3
 80017c0:	4b21      	ldr	r3, [pc, #132]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017c8:	f7ff f8dc 	bl	8000984 <HAL_GetTick>
 80017cc:	0003      	movs	r3, r0
 80017ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017d0:	e009      	b.n	80017e6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d2:	f7ff f8d7 	bl	8000984 <HAL_GetTick>
 80017d6:	0002      	movs	r2, r0
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	4a1b      	ldr	r2, [pc, #108]	; (800184c <HAL_RCC_ClockConfig+0x1f4>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e02c      	b.n	8001840 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017e6:	4b18      	ldr	r3, [pc, #96]	; (8001848 <HAL_RCC_ClockConfig+0x1f0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2207      	movs	r2, #7
 80017ec:	4013      	ands	r3, r2
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d1ee      	bne.n	80017d2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2204      	movs	r2, #4
 80017fa:	4013      	ands	r3, r2
 80017fc:	d009      	beq.n	8001812 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	4a15      	ldr	r2, [pc, #84]	; (8001858 <HAL_RCC_ClockConfig+0x200>)
 8001804:	4013      	ands	r3, r2
 8001806:	0019      	movs	r1, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68da      	ldr	r2, [r3, #12]
 800180c:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 800180e:	430a      	orrs	r2, r1
 8001810:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001812:	f000 f829 	bl	8001868 <HAL_RCC_GetSysClockFreq>
 8001816:	0001      	movs	r1, r0
 8001818:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_RCC_ClockConfig+0x1f8>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	220f      	movs	r2, #15
 8001820:	401a      	ands	r2, r3
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <HAL_RCC_ClockConfig+0x204>)
 8001824:	0092      	lsls	r2, r2, #2
 8001826:	58d3      	ldr	r3, [r2, r3]
 8001828:	221f      	movs	r2, #31
 800182a:	4013      	ands	r3, r2
 800182c:	000a      	movs	r2, r1
 800182e:	40da      	lsrs	r2, r3
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <HAL_RCC_ClockConfig+0x208>)
 8001832:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001834:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_RCC_ClockConfig+0x20c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	0018      	movs	r0, r3
 800183a:	f7ff f847 	bl	80008cc <HAL_InitTick>
 800183e:	0003      	movs	r3, r0
}
 8001840:	0018      	movs	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	b004      	add	sp, #16
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40022000 	.word	0x40022000
 800184c:	00001388 	.word	0x00001388
 8001850:	40021000 	.word	0x40021000
 8001854:	fffff0ff 	.word	0xfffff0ff
 8001858:	ffff8fff 	.word	0xffff8fff
 800185c:	080022c8 	.word	0x080022c8
 8001860:	20000000 	.word	0x20000000
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800186e:	4b3c      	ldr	r3, [pc, #240]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2238      	movs	r2, #56	; 0x38
 8001874:	4013      	ands	r3, r2
 8001876:	d10f      	bne.n	8001898 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001878:	4b39      	ldr	r3, [pc, #228]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	0adb      	lsrs	r3, r3, #11
 800187e:	2207      	movs	r2, #7
 8001880:	4013      	ands	r3, r2
 8001882:	2201      	movs	r2, #1
 8001884:	409a      	lsls	r2, r3
 8001886:	0013      	movs	r3, r2
 8001888:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800188a:	6839      	ldr	r1, [r7, #0]
 800188c:	4835      	ldr	r0, [pc, #212]	; (8001964 <HAL_RCC_GetSysClockFreq+0xfc>)
 800188e:	f7fe fc43 	bl	8000118 <__udivsi3>
 8001892:	0003      	movs	r3, r0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	e05d      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001898:	4b31      	ldr	r3, [pc, #196]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2238      	movs	r2, #56	; 0x38
 800189e:	4013      	ands	r3, r2
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d102      	bne.n	80018aa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018a4:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_GetSysClockFreq+0x100>)
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	e054      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018aa:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2238      	movs	r2, #56	; 0x38
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b10      	cmp	r3, #16
 80018b4:	d138      	bne.n	8001928 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80018b6:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	2203      	movs	r2, #3
 80018bc:	4013      	ands	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018c0:	4b27      	ldr	r3, [pc, #156]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	2207      	movs	r2, #7
 80018c8:	4013      	ands	r3, r2
 80018ca:	3301      	adds	r3, #1
 80018cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d10d      	bne.n	80018f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	4824      	ldr	r0, [pc, #144]	; (8001968 <HAL_RCC_GetSysClockFreq+0x100>)
 80018d8:	f7fe fc1e 	bl	8000118 <__udivsi3>
 80018dc:	0003      	movs	r3, r0
 80018de:	0019      	movs	r1, r3
 80018e0:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	227f      	movs	r2, #127	; 0x7f
 80018e8:	4013      	ands	r3, r2
 80018ea:	434b      	muls	r3, r1
 80018ec:	617b      	str	r3, [r7, #20]
        break;
 80018ee:	e00d      	b.n	800190c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	481c      	ldr	r0, [pc, #112]	; (8001964 <HAL_RCC_GetSysClockFreq+0xfc>)
 80018f4:	f7fe fc10 	bl	8000118 <__udivsi3>
 80018f8:	0003      	movs	r3, r0
 80018fa:	0019      	movs	r1, r3
 80018fc:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	227f      	movs	r2, #127	; 0x7f
 8001904:	4013      	ands	r3, r2
 8001906:	434b      	muls	r3, r1
 8001908:	617b      	str	r3, [r7, #20]
        break;
 800190a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800190c:	4b14      	ldr	r3, [pc, #80]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0f5b      	lsrs	r3, r3, #29
 8001912:	2207      	movs	r2, #7
 8001914:	4013      	ands	r3, r2
 8001916:	3301      	adds	r3, #1
 8001918:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	6978      	ldr	r0, [r7, #20]
 800191e:	f7fe fbfb 	bl	8000118 <__udivsi3>
 8001922:	0003      	movs	r3, r0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	e015      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2238      	movs	r2, #56	; 0x38
 800192e:	4013      	ands	r3, r2
 8001930:	2b20      	cmp	r3, #32
 8001932:	d103      	bne.n	800193c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	021b      	lsls	r3, r3, #8
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	e00b      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf8>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2238      	movs	r2, #56	; 0x38
 8001942:	4013      	ands	r3, r2
 8001944:	2b18      	cmp	r3, #24
 8001946:	d103      	bne.n	8001950 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001948:	23fa      	movs	r3, #250	; 0xfa
 800194a:	01db      	lsls	r3, r3, #7
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	e001      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001954:	693b      	ldr	r3, [r7, #16]
}
 8001956:	0018      	movs	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	b006      	add	sp, #24
 800195c:	bd80      	pop	{r7, pc}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	40021000 	.word	0x40021000
 8001964:	00f42400 	.word	0x00f42400
 8001968:	007a1200 	.word	0x007a1200

0800196c <__errno>:
 800196c:	4b01      	ldr	r3, [pc, #4]	; (8001974 <__errno+0x8>)
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	4770      	bx	lr
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	2000000c 	.word	0x2000000c

08001978 <__libc_init_array>:
 8001978:	b570      	push	{r4, r5, r6, lr}
 800197a:	2600      	movs	r6, #0
 800197c:	4d0c      	ldr	r5, [pc, #48]	; (80019b0 <__libc_init_array+0x38>)
 800197e:	4c0d      	ldr	r4, [pc, #52]	; (80019b4 <__libc_init_array+0x3c>)
 8001980:	1b64      	subs	r4, r4, r5
 8001982:	10a4      	asrs	r4, r4, #2
 8001984:	42a6      	cmp	r6, r4
 8001986:	d109      	bne.n	800199c <__libc_init_array+0x24>
 8001988:	2600      	movs	r6, #0
 800198a:	f000 fc8b 	bl	80022a4 <_init>
 800198e:	4d0a      	ldr	r5, [pc, #40]	; (80019b8 <__libc_init_array+0x40>)
 8001990:	4c0a      	ldr	r4, [pc, #40]	; (80019bc <__libc_init_array+0x44>)
 8001992:	1b64      	subs	r4, r4, r5
 8001994:	10a4      	asrs	r4, r4, #2
 8001996:	42a6      	cmp	r6, r4
 8001998:	d105      	bne.n	80019a6 <__libc_init_array+0x2e>
 800199a:	bd70      	pop	{r4, r5, r6, pc}
 800199c:	00b3      	lsls	r3, r6, #2
 800199e:	58eb      	ldr	r3, [r5, r3]
 80019a0:	4798      	blx	r3
 80019a2:	3601      	adds	r6, #1
 80019a4:	e7ee      	b.n	8001984 <__libc_init_array+0xc>
 80019a6:	00b3      	lsls	r3, r6, #2
 80019a8:	58eb      	ldr	r3, [r5, r3]
 80019aa:	4798      	blx	r3
 80019ac:	3601      	adds	r6, #1
 80019ae:	e7f2      	b.n	8001996 <__libc_init_array+0x1e>
 80019b0:	0800233c 	.word	0x0800233c
 80019b4:	0800233c 	.word	0x0800233c
 80019b8:	0800233c 	.word	0x0800233c
 80019bc:	08002340 	.word	0x08002340

080019c0 <memset>:
 80019c0:	0003      	movs	r3, r0
 80019c2:	1882      	adds	r2, r0, r2
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d100      	bne.n	80019ca <memset+0xa>
 80019c8:	4770      	bx	lr
 80019ca:	7019      	strb	r1, [r3, #0]
 80019cc:	3301      	adds	r3, #1
 80019ce:	e7f9      	b.n	80019c4 <memset+0x4>

080019d0 <siprintf>:
 80019d0:	b40e      	push	{r1, r2, r3}
 80019d2:	b500      	push	{lr}
 80019d4:	490b      	ldr	r1, [pc, #44]	; (8001a04 <siprintf+0x34>)
 80019d6:	b09c      	sub	sp, #112	; 0x70
 80019d8:	ab1d      	add	r3, sp, #116	; 0x74
 80019da:	9002      	str	r0, [sp, #8]
 80019dc:	9006      	str	r0, [sp, #24]
 80019de:	9107      	str	r1, [sp, #28]
 80019e0:	9104      	str	r1, [sp, #16]
 80019e2:	4809      	ldr	r0, [pc, #36]	; (8001a08 <siprintf+0x38>)
 80019e4:	4909      	ldr	r1, [pc, #36]	; (8001a0c <siprintf+0x3c>)
 80019e6:	cb04      	ldmia	r3!, {r2}
 80019e8:	9105      	str	r1, [sp, #20]
 80019ea:	6800      	ldr	r0, [r0, #0]
 80019ec:	a902      	add	r1, sp, #8
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	f000 f870 	bl	8001ad4 <_svfiprintf_r>
 80019f4:	2300      	movs	r3, #0
 80019f6:	9a02      	ldr	r2, [sp, #8]
 80019f8:	7013      	strb	r3, [r2, #0]
 80019fa:	b01c      	add	sp, #112	; 0x70
 80019fc:	bc08      	pop	{r3}
 80019fe:	b003      	add	sp, #12
 8001a00:	4718      	bx	r3
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	7fffffff 	.word	0x7fffffff
 8001a08:	2000000c 	.word	0x2000000c
 8001a0c:	ffff0208 	.word	0xffff0208

08001a10 <__ssputs_r>:
 8001a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a12:	688e      	ldr	r6, [r1, #8]
 8001a14:	b085      	sub	sp, #20
 8001a16:	0007      	movs	r7, r0
 8001a18:	000c      	movs	r4, r1
 8001a1a:	9203      	str	r2, [sp, #12]
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	429e      	cmp	r6, r3
 8001a20:	d83c      	bhi.n	8001a9c <__ssputs_r+0x8c>
 8001a22:	2390      	movs	r3, #144	; 0x90
 8001a24:	898a      	ldrh	r2, [r1, #12]
 8001a26:	00db      	lsls	r3, r3, #3
 8001a28:	421a      	tst	r2, r3
 8001a2a:	d034      	beq.n	8001a96 <__ssputs_r+0x86>
 8001a2c:	6909      	ldr	r1, [r1, #16]
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	6960      	ldr	r0, [r4, #20]
 8001a32:	1a5b      	subs	r3, r3, r1
 8001a34:	9302      	str	r3, [sp, #8]
 8001a36:	2303      	movs	r3, #3
 8001a38:	4343      	muls	r3, r0
 8001a3a:	0fdd      	lsrs	r5, r3, #31
 8001a3c:	18ed      	adds	r5, r5, r3
 8001a3e:	9b01      	ldr	r3, [sp, #4]
 8001a40:	9802      	ldr	r0, [sp, #8]
 8001a42:	3301      	adds	r3, #1
 8001a44:	181b      	adds	r3, r3, r0
 8001a46:	106d      	asrs	r5, r5, #1
 8001a48:	42ab      	cmp	r3, r5
 8001a4a:	d900      	bls.n	8001a4e <__ssputs_r+0x3e>
 8001a4c:	001d      	movs	r5, r3
 8001a4e:	0553      	lsls	r3, r2, #21
 8001a50:	d532      	bpl.n	8001ab8 <__ssputs_r+0xa8>
 8001a52:	0029      	movs	r1, r5
 8001a54:	0038      	movs	r0, r7
 8001a56:	f000 fb53 	bl	8002100 <_malloc_r>
 8001a5a:	1e06      	subs	r6, r0, #0
 8001a5c:	d109      	bne.n	8001a72 <__ssputs_r+0x62>
 8001a5e:	230c      	movs	r3, #12
 8001a60:	603b      	str	r3, [r7, #0]
 8001a62:	2340      	movs	r3, #64	; 0x40
 8001a64:	2001      	movs	r0, #1
 8001a66:	89a2      	ldrh	r2, [r4, #12]
 8001a68:	4240      	negs	r0, r0
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	81a3      	strh	r3, [r4, #12]
 8001a6e:	b005      	add	sp, #20
 8001a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a72:	9a02      	ldr	r2, [sp, #8]
 8001a74:	6921      	ldr	r1, [r4, #16]
 8001a76:	f000 faba 	bl	8001fee <memcpy>
 8001a7a:	89a3      	ldrh	r3, [r4, #12]
 8001a7c:	4a14      	ldr	r2, [pc, #80]	; (8001ad0 <__ssputs_r+0xc0>)
 8001a7e:	401a      	ands	r2, r3
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	4313      	orrs	r3, r2
 8001a84:	81a3      	strh	r3, [r4, #12]
 8001a86:	9b02      	ldr	r3, [sp, #8]
 8001a88:	6126      	str	r6, [r4, #16]
 8001a8a:	18f6      	adds	r6, r6, r3
 8001a8c:	6026      	str	r6, [r4, #0]
 8001a8e:	6165      	str	r5, [r4, #20]
 8001a90:	9e01      	ldr	r6, [sp, #4]
 8001a92:	1aed      	subs	r5, r5, r3
 8001a94:	60a5      	str	r5, [r4, #8]
 8001a96:	9b01      	ldr	r3, [sp, #4]
 8001a98:	429e      	cmp	r6, r3
 8001a9a:	d900      	bls.n	8001a9e <__ssputs_r+0x8e>
 8001a9c:	9e01      	ldr	r6, [sp, #4]
 8001a9e:	0032      	movs	r2, r6
 8001aa0:	9903      	ldr	r1, [sp, #12]
 8001aa2:	6820      	ldr	r0, [r4, #0]
 8001aa4:	f000 faac 	bl	8002000 <memmove>
 8001aa8:	68a3      	ldr	r3, [r4, #8]
 8001aaa:	2000      	movs	r0, #0
 8001aac:	1b9b      	subs	r3, r3, r6
 8001aae:	60a3      	str	r3, [r4, #8]
 8001ab0:	6823      	ldr	r3, [r4, #0]
 8001ab2:	199e      	adds	r6, r3, r6
 8001ab4:	6026      	str	r6, [r4, #0]
 8001ab6:	e7da      	b.n	8001a6e <__ssputs_r+0x5e>
 8001ab8:	002a      	movs	r2, r5
 8001aba:	0038      	movs	r0, r7
 8001abc:	f000 fb96 	bl	80021ec <_realloc_r>
 8001ac0:	1e06      	subs	r6, r0, #0
 8001ac2:	d1e0      	bne.n	8001a86 <__ssputs_r+0x76>
 8001ac4:	0038      	movs	r0, r7
 8001ac6:	6921      	ldr	r1, [r4, #16]
 8001ac8:	f000 faae 	bl	8002028 <_free_r>
 8001acc:	e7c7      	b.n	8001a5e <__ssputs_r+0x4e>
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	fffffb7f 	.word	0xfffffb7f

08001ad4 <_svfiprintf_r>:
 8001ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ad6:	b0a1      	sub	sp, #132	; 0x84
 8001ad8:	9003      	str	r0, [sp, #12]
 8001ada:	001d      	movs	r5, r3
 8001adc:	898b      	ldrh	r3, [r1, #12]
 8001ade:	000f      	movs	r7, r1
 8001ae0:	0016      	movs	r6, r2
 8001ae2:	061b      	lsls	r3, r3, #24
 8001ae4:	d511      	bpl.n	8001b0a <_svfiprintf_r+0x36>
 8001ae6:	690b      	ldr	r3, [r1, #16]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d10e      	bne.n	8001b0a <_svfiprintf_r+0x36>
 8001aec:	2140      	movs	r1, #64	; 0x40
 8001aee:	f000 fb07 	bl	8002100 <_malloc_r>
 8001af2:	6038      	str	r0, [r7, #0]
 8001af4:	6138      	str	r0, [r7, #16]
 8001af6:	2800      	cmp	r0, #0
 8001af8:	d105      	bne.n	8001b06 <_svfiprintf_r+0x32>
 8001afa:	230c      	movs	r3, #12
 8001afc:	9a03      	ldr	r2, [sp, #12]
 8001afe:	3801      	subs	r0, #1
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	b021      	add	sp, #132	; 0x84
 8001b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b06:	2340      	movs	r3, #64	; 0x40
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	ac08      	add	r4, sp, #32
 8001b0e:	6163      	str	r3, [r4, #20]
 8001b10:	3320      	adds	r3, #32
 8001b12:	7663      	strb	r3, [r4, #25]
 8001b14:	3310      	adds	r3, #16
 8001b16:	76a3      	strb	r3, [r4, #26]
 8001b18:	9507      	str	r5, [sp, #28]
 8001b1a:	0035      	movs	r5, r6
 8001b1c:	782b      	ldrb	r3, [r5, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <_svfiprintf_r+0x52>
 8001b22:	2b25      	cmp	r3, #37	; 0x25
 8001b24:	d147      	bne.n	8001bb6 <_svfiprintf_r+0xe2>
 8001b26:	1bab      	subs	r3, r5, r6
 8001b28:	9305      	str	r3, [sp, #20]
 8001b2a:	42b5      	cmp	r5, r6
 8001b2c:	d00c      	beq.n	8001b48 <_svfiprintf_r+0x74>
 8001b2e:	0032      	movs	r2, r6
 8001b30:	0039      	movs	r1, r7
 8001b32:	9803      	ldr	r0, [sp, #12]
 8001b34:	f7ff ff6c 	bl	8001a10 <__ssputs_r>
 8001b38:	1c43      	adds	r3, r0, #1
 8001b3a:	d100      	bne.n	8001b3e <_svfiprintf_r+0x6a>
 8001b3c:	e0ae      	b.n	8001c9c <_svfiprintf_r+0x1c8>
 8001b3e:	6962      	ldr	r2, [r4, #20]
 8001b40:	9b05      	ldr	r3, [sp, #20]
 8001b42:	4694      	mov	ip, r2
 8001b44:	4463      	add	r3, ip
 8001b46:	6163      	str	r3, [r4, #20]
 8001b48:	782b      	ldrb	r3, [r5, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d100      	bne.n	8001b50 <_svfiprintf_r+0x7c>
 8001b4e:	e0a5      	b.n	8001c9c <_svfiprintf_r+0x1c8>
 8001b50:	2201      	movs	r2, #1
 8001b52:	2300      	movs	r3, #0
 8001b54:	4252      	negs	r2, r2
 8001b56:	6062      	str	r2, [r4, #4]
 8001b58:	a904      	add	r1, sp, #16
 8001b5a:	3254      	adds	r2, #84	; 0x54
 8001b5c:	1852      	adds	r2, r2, r1
 8001b5e:	1c6e      	adds	r6, r5, #1
 8001b60:	6023      	str	r3, [r4, #0]
 8001b62:	60e3      	str	r3, [r4, #12]
 8001b64:	60a3      	str	r3, [r4, #8]
 8001b66:	7013      	strb	r3, [r2, #0]
 8001b68:	65a3      	str	r3, [r4, #88]	; 0x58
 8001b6a:	2205      	movs	r2, #5
 8001b6c:	7831      	ldrb	r1, [r6, #0]
 8001b6e:	4854      	ldr	r0, [pc, #336]	; (8001cc0 <_svfiprintf_r+0x1ec>)
 8001b70:	f000 fa32 	bl	8001fd8 <memchr>
 8001b74:	1c75      	adds	r5, r6, #1
 8001b76:	2800      	cmp	r0, #0
 8001b78:	d11f      	bne.n	8001bba <_svfiprintf_r+0xe6>
 8001b7a:	6822      	ldr	r2, [r4, #0]
 8001b7c:	06d3      	lsls	r3, r2, #27
 8001b7e:	d504      	bpl.n	8001b8a <_svfiprintf_r+0xb6>
 8001b80:	2353      	movs	r3, #83	; 0x53
 8001b82:	a904      	add	r1, sp, #16
 8001b84:	185b      	adds	r3, r3, r1
 8001b86:	2120      	movs	r1, #32
 8001b88:	7019      	strb	r1, [r3, #0]
 8001b8a:	0713      	lsls	r3, r2, #28
 8001b8c:	d504      	bpl.n	8001b98 <_svfiprintf_r+0xc4>
 8001b8e:	2353      	movs	r3, #83	; 0x53
 8001b90:	a904      	add	r1, sp, #16
 8001b92:	185b      	adds	r3, r3, r1
 8001b94:	212b      	movs	r1, #43	; 0x2b
 8001b96:	7019      	strb	r1, [r3, #0]
 8001b98:	7833      	ldrb	r3, [r6, #0]
 8001b9a:	2b2a      	cmp	r3, #42	; 0x2a
 8001b9c:	d016      	beq.n	8001bcc <_svfiprintf_r+0xf8>
 8001b9e:	0035      	movs	r5, r6
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	200a      	movs	r0, #10
 8001ba4:	68e3      	ldr	r3, [r4, #12]
 8001ba6:	782a      	ldrb	r2, [r5, #0]
 8001ba8:	1c6e      	adds	r6, r5, #1
 8001baa:	3a30      	subs	r2, #48	; 0x30
 8001bac:	2a09      	cmp	r2, #9
 8001bae:	d94e      	bls.n	8001c4e <_svfiprintf_r+0x17a>
 8001bb0:	2900      	cmp	r1, #0
 8001bb2:	d111      	bne.n	8001bd8 <_svfiprintf_r+0x104>
 8001bb4:	e017      	b.n	8001be6 <_svfiprintf_r+0x112>
 8001bb6:	3501      	adds	r5, #1
 8001bb8:	e7b0      	b.n	8001b1c <_svfiprintf_r+0x48>
 8001bba:	4b41      	ldr	r3, [pc, #260]	; (8001cc0 <_svfiprintf_r+0x1ec>)
 8001bbc:	6822      	ldr	r2, [r4, #0]
 8001bbe:	1ac0      	subs	r0, r0, r3
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	4083      	lsls	r3, r0
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	002e      	movs	r6, r5
 8001bc8:	6023      	str	r3, [r4, #0]
 8001bca:	e7ce      	b.n	8001b6a <_svfiprintf_r+0x96>
 8001bcc:	9b07      	ldr	r3, [sp, #28]
 8001bce:	1d19      	adds	r1, r3, #4
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	9107      	str	r1, [sp, #28]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	db01      	blt.n	8001bdc <_svfiprintf_r+0x108>
 8001bd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8001bda:	e004      	b.n	8001be6 <_svfiprintf_r+0x112>
 8001bdc:	425b      	negs	r3, r3
 8001bde:	60e3      	str	r3, [r4, #12]
 8001be0:	2302      	movs	r3, #2
 8001be2:	4313      	orrs	r3, r2
 8001be4:	6023      	str	r3, [r4, #0]
 8001be6:	782b      	ldrb	r3, [r5, #0]
 8001be8:	2b2e      	cmp	r3, #46	; 0x2e
 8001bea:	d10a      	bne.n	8001c02 <_svfiprintf_r+0x12e>
 8001bec:	786b      	ldrb	r3, [r5, #1]
 8001bee:	2b2a      	cmp	r3, #42	; 0x2a
 8001bf0:	d135      	bne.n	8001c5e <_svfiprintf_r+0x18a>
 8001bf2:	9b07      	ldr	r3, [sp, #28]
 8001bf4:	3502      	adds	r5, #2
 8001bf6:	1d1a      	adds	r2, r3, #4
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	9207      	str	r2, [sp, #28]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	db2b      	blt.n	8001c58 <_svfiprintf_r+0x184>
 8001c00:	9309      	str	r3, [sp, #36]	; 0x24
 8001c02:	4e30      	ldr	r6, [pc, #192]	; (8001cc4 <_svfiprintf_r+0x1f0>)
 8001c04:	2203      	movs	r2, #3
 8001c06:	0030      	movs	r0, r6
 8001c08:	7829      	ldrb	r1, [r5, #0]
 8001c0a:	f000 f9e5 	bl	8001fd8 <memchr>
 8001c0e:	2800      	cmp	r0, #0
 8001c10:	d006      	beq.n	8001c20 <_svfiprintf_r+0x14c>
 8001c12:	2340      	movs	r3, #64	; 0x40
 8001c14:	1b80      	subs	r0, r0, r6
 8001c16:	4083      	lsls	r3, r0
 8001c18:	6822      	ldr	r2, [r4, #0]
 8001c1a:	3501      	adds	r5, #1
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	6023      	str	r3, [r4, #0]
 8001c20:	7829      	ldrb	r1, [r5, #0]
 8001c22:	2206      	movs	r2, #6
 8001c24:	4828      	ldr	r0, [pc, #160]	; (8001cc8 <_svfiprintf_r+0x1f4>)
 8001c26:	1c6e      	adds	r6, r5, #1
 8001c28:	7621      	strb	r1, [r4, #24]
 8001c2a:	f000 f9d5 	bl	8001fd8 <memchr>
 8001c2e:	2800      	cmp	r0, #0
 8001c30:	d03c      	beq.n	8001cac <_svfiprintf_r+0x1d8>
 8001c32:	4b26      	ldr	r3, [pc, #152]	; (8001ccc <_svfiprintf_r+0x1f8>)
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d125      	bne.n	8001c84 <_svfiprintf_r+0x1b0>
 8001c38:	2207      	movs	r2, #7
 8001c3a:	9b07      	ldr	r3, [sp, #28]
 8001c3c:	3307      	adds	r3, #7
 8001c3e:	4393      	bics	r3, r2
 8001c40:	3308      	adds	r3, #8
 8001c42:	9307      	str	r3, [sp, #28]
 8001c44:	6963      	ldr	r3, [r4, #20]
 8001c46:	9a04      	ldr	r2, [sp, #16]
 8001c48:	189b      	adds	r3, r3, r2
 8001c4a:	6163      	str	r3, [r4, #20]
 8001c4c:	e765      	b.n	8001b1a <_svfiprintf_r+0x46>
 8001c4e:	4343      	muls	r3, r0
 8001c50:	0035      	movs	r5, r6
 8001c52:	2101      	movs	r1, #1
 8001c54:	189b      	adds	r3, r3, r2
 8001c56:	e7a6      	b.n	8001ba6 <_svfiprintf_r+0xd2>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	425b      	negs	r3, r3
 8001c5c:	e7d0      	b.n	8001c00 <_svfiprintf_r+0x12c>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	200a      	movs	r0, #10
 8001c62:	001a      	movs	r2, r3
 8001c64:	3501      	adds	r5, #1
 8001c66:	6063      	str	r3, [r4, #4]
 8001c68:	7829      	ldrb	r1, [r5, #0]
 8001c6a:	1c6e      	adds	r6, r5, #1
 8001c6c:	3930      	subs	r1, #48	; 0x30
 8001c6e:	2909      	cmp	r1, #9
 8001c70:	d903      	bls.n	8001c7a <_svfiprintf_r+0x1a6>
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0c5      	beq.n	8001c02 <_svfiprintf_r+0x12e>
 8001c76:	9209      	str	r2, [sp, #36]	; 0x24
 8001c78:	e7c3      	b.n	8001c02 <_svfiprintf_r+0x12e>
 8001c7a:	4342      	muls	r2, r0
 8001c7c:	0035      	movs	r5, r6
 8001c7e:	2301      	movs	r3, #1
 8001c80:	1852      	adds	r2, r2, r1
 8001c82:	e7f1      	b.n	8001c68 <_svfiprintf_r+0x194>
 8001c84:	ab07      	add	r3, sp, #28
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	003a      	movs	r2, r7
 8001c8a:	0021      	movs	r1, r4
 8001c8c:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <_svfiprintf_r+0x1fc>)
 8001c8e:	9803      	ldr	r0, [sp, #12]
 8001c90:	e000      	b.n	8001c94 <_svfiprintf_r+0x1c0>
 8001c92:	bf00      	nop
 8001c94:	9004      	str	r0, [sp, #16]
 8001c96:	9b04      	ldr	r3, [sp, #16]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	d1d3      	bne.n	8001c44 <_svfiprintf_r+0x170>
 8001c9c:	89bb      	ldrh	r3, [r7, #12]
 8001c9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8001ca0:	065b      	lsls	r3, r3, #25
 8001ca2:	d400      	bmi.n	8001ca6 <_svfiprintf_r+0x1d2>
 8001ca4:	e72d      	b.n	8001b02 <_svfiprintf_r+0x2e>
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	4240      	negs	r0, r0
 8001caa:	e72a      	b.n	8001b02 <_svfiprintf_r+0x2e>
 8001cac:	ab07      	add	r3, sp, #28
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	003a      	movs	r2, r7
 8001cb2:	0021      	movs	r1, r4
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <_svfiprintf_r+0x1fc>)
 8001cb6:	9803      	ldr	r0, [sp, #12]
 8001cb8:	f000 f87c 	bl	8001db4 <_printf_i>
 8001cbc:	e7ea      	b.n	8001c94 <_svfiprintf_r+0x1c0>
 8001cbe:	46c0      	nop			; (mov r8, r8)
 8001cc0:	08002308 	.word	0x08002308
 8001cc4:	0800230e 	.word	0x0800230e
 8001cc8:	08002312 	.word	0x08002312
 8001ccc:	00000000 	.word	0x00000000
 8001cd0:	08001a11 	.word	0x08001a11

08001cd4 <_printf_common>:
 8001cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001cd6:	0015      	movs	r5, r2
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	688a      	ldr	r2, [r1, #8]
 8001cdc:	690b      	ldr	r3, [r1, #16]
 8001cde:	000c      	movs	r4, r1
 8001ce0:	9000      	str	r0, [sp, #0]
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	da00      	bge.n	8001ce8 <_printf_common+0x14>
 8001ce6:	0013      	movs	r3, r2
 8001ce8:	0022      	movs	r2, r4
 8001cea:	602b      	str	r3, [r5, #0]
 8001cec:	3243      	adds	r2, #67	; 0x43
 8001cee:	7812      	ldrb	r2, [r2, #0]
 8001cf0:	2a00      	cmp	r2, #0
 8001cf2:	d001      	beq.n	8001cf8 <_printf_common+0x24>
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	602b      	str	r3, [r5, #0]
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	069b      	lsls	r3, r3, #26
 8001cfc:	d502      	bpl.n	8001d04 <_printf_common+0x30>
 8001cfe:	682b      	ldr	r3, [r5, #0]
 8001d00:	3302      	adds	r3, #2
 8001d02:	602b      	str	r3, [r5, #0]
 8001d04:	6822      	ldr	r2, [r4, #0]
 8001d06:	2306      	movs	r3, #6
 8001d08:	0017      	movs	r7, r2
 8001d0a:	401f      	ands	r7, r3
 8001d0c:	421a      	tst	r2, r3
 8001d0e:	d027      	beq.n	8001d60 <_printf_common+0x8c>
 8001d10:	0023      	movs	r3, r4
 8001d12:	3343      	adds	r3, #67	; 0x43
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	1e5a      	subs	r2, r3, #1
 8001d18:	4193      	sbcs	r3, r2
 8001d1a:	6822      	ldr	r2, [r4, #0]
 8001d1c:	0692      	lsls	r2, r2, #26
 8001d1e:	d430      	bmi.n	8001d82 <_printf_common+0xae>
 8001d20:	0022      	movs	r2, r4
 8001d22:	9901      	ldr	r1, [sp, #4]
 8001d24:	9800      	ldr	r0, [sp, #0]
 8001d26:	9e08      	ldr	r6, [sp, #32]
 8001d28:	3243      	adds	r2, #67	; 0x43
 8001d2a:	47b0      	blx	r6
 8001d2c:	1c43      	adds	r3, r0, #1
 8001d2e:	d025      	beq.n	8001d7c <_printf_common+0xa8>
 8001d30:	2306      	movs	r3, #6
 8001d32:	6820      	ldr	r0, [r4, #0]
 8001d34:	682a      	ldr	r2, [r5, #0]
 8001d36:	68e1      	ldr	r1, [r4, #12]
 8001d38:	2500      	movs	r5, #0
 8001d3a:	4003      	ands	r3, r0
 8001d3c:	2b04      	cmp	r3, #4
 8001d3e:	d103      	bne.n	8001d48 <_printf_common+0x74>
 8001d40:	1a8d      	subs	r5, r1, r2
 8001d42:	43eb      	mvns	r3, r5
 8001d44:	17db      	asrs	r3, r3, #31
 8001d46:	401d      	ands	r5, r3
 8001d48:	68a3      	ldr	r3, [r4, #8]
 8001d4a:	6922      	ldr	r2, [r4, #16]
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	dd01      	ble.n	8001d54 <_printf_common+0x80>
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	18ed      	adds	r5, r5, r3
 8001d54:	2700      	movs	r7, #0
 8001d56:	42bd      	cmp	r5, r7
 8001d58:	d120      	bne.n	8001d9c <_printf_common+0xc8>
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	e010      	b.n	8001d80 <_printf_common+0xac>
 8001d5e:	3701      	adds	r7, #1
 8001d60:	68e3      	ldr	r3, [r4, #12]
 8001d62:	682a      	ldr	r2, [r5, #0]
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	42bb      	cmp	r3, r7
 8001d68:	ddd2      	ble.n	8001d10 <_printf_common+0x3c>
 8001d6a:	0022      	movs	r2, r4
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	9901      	ldr	r1, [sp, #4]
 8001d70:	9800      	ldr	r0, [sp, #0]
 8001d72:	9e08      	ldr	r6, [sp, #32]
 8001d74:	3219      	adds	r2, #25
 8001d76:	47b0      	blx	r6
 8001d78:	1c43      	adds	r3, r0, #1
 8001d7a:	d1f0      	bne.n	8001d5e <_printf_common+0x8a>
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	4240      	negs	r0, r0
 8001d80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001d82:	2030      	movs	r0, #48	; 0x30
 8001d84:	18e1      	adds	r1, r4, r3
 8001d86:	3143      	adds	r1, #67	; 0x43
 8001d88:	7008      	strb	r0, [r1, #0]
 8001d8a:	0021      	movs	r1, r4
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	3145      	adds	r1, #69	; 0x45
 8001d90:	7809      	ldrb	r1, [r1, #0]
 8001d92:	18a2      	adds	r2, r4, r2
 8001d94:	3243      	adds	r2, #67	; 0x43
 8001d96:	3302      	adds	r3, #2
 8001d98:	7011      	strb	r1, [r2, #0]
 8001d9a:	e7c1      	b.n	8001d20 <_printf_common+0x4c>
 8001d9c:	0022      	movs	r2, r4
 8001d9e:	2301      	movs	r3, #1
 8001da0:	9901      	ldr	r1, [sp, #4]
 8001da2:	9800      	ldr	r0, [sp, #0]
 8001da4:	9e08      	ldr	r6, [sp, #32]
 8001da6:	321a      	adds	r2, #26
 8001da8:	47b0      	blx	r6
 8001daa:	1c43      	adds	r3, r0, #1
 8001dac:	d0e6      	beq.n	8001d7c <_printf_common+0xa8>
 8001dae:	3701      	adds	r7, #1
 8001db0:	e7d1      	b.n	8001d56 <_printf_common+0x82>
	...

08001db4 <_printf_i>:
 8001db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001db6:	b08b      	sub	sp, #44	; 0x2c
 8001db8:	9206      	str	r2, [sp, #24]
 8001dba:	000a      	movs	r2, r1
 8001dbc:	3243      	adds	r2, #67	; 0x43
 8001dbe:	9307      	str	r3, [sp, #28]
 8001dc0:	9005      	str	r0, [sp, #20]
 8001dc2:	9204      	str	r2, [sp, #16]
 8001dc4:	7e0a      	ldrb	r2, [r1, #24]
 8001dc6:	000c      	movs	r4, r1
 8001dc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001dca:	2a78      	cmp	r2, #120	; 0x78
 8001dcc:	d807      	bhi.n	8001dde <_printf_i+0x2a>
 8001dce:	2a62      	cmp	r2, #98	; 0x62
 8001dd0:	d809      	bhi.n	8001de6 <_printf_i+0x32>
 8001dd2:	2a00      	cmp	r2, #0
 8001dd4:	d100      	bne.n	8001dd8 <_printf_i+0x24>
 8001dd6:	e0c1      	b.n	8001f5c <_printf_i+0x1a8>
 8001dd8:	2a58      	cmp	r2, #88	; 0x58
 8001dda:	d100      	bne.n	8001dde <_printf_i+0x2a>
 8001ddc:	e08c      	b.n	8001ef8 <_printf_i+0x144>
 8001dde:	0026      	movs	r6, r4
 8001de0:	3642      	adds	r6, #66	; 0x42
 8001de2:	7032      	strb	r2, [r6, #0]
 8001de4:	e022      	b.n	8001e2c <_printf_i+0x78>
 8001de6:	0010      	movs	r0, r2
 8001de8:	3863      	subs	r0, #99	; 0x63
 8001dea:	2815      	cmp	r0, #21
 8001dec:	d8f7      	bhi.n	8001dde <_printf_i+0x2a>
 8001dee:	f7fe f989 	bl	8000104 <__gnu_thumb1_case_shi>
 8001df2:	0016      	.short	0x0016
 8001df4:	fff6001f 	.word	0xfff6001f
 8001df8:	fff6fff6 	.word	0xfff6fff6
 8001dfc:	001ffff6 	.word	0x001ffff6
 8001e00:	fff6fff6 	.word	0xfff6fff6
 8001e04:	fff6fff6 	.word	0xfff6fff6
 8001e08:	003600a8 	.word	0x003600a8
 8001e0c:	fff6009a 	.word	0xfff6009a
 8001e10:	00b9fff6 	.word	0x00b9fff6
 8001e14:	0036fff6 	.word	0x0036fff6
 8001e18:	fff6fff6 	.word	0xfff6fff6
 8001e1c:	009e      	.short	0x009e
 8001e1e:	0026      	movs	r6, r4
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	3642      	adds	r6, #66	; 0x42
 8001e24:	1d11      	adds	r1, r2, #4
 8001e26:	6019      	str	r1, [r3, #0]
 8001e28:	6813      	ldr	r3, [r2, #0]
 8001e2a:	7033      	strb	r3, [r6, #0]
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0a7      	b.n	8001f80 <_printf_i+0x1cc>
 8001e30:	6808      	ldr	r0, [r1, #0]
 8001e32:	6819      	ldr	r1, [r3, #0]
 8001e34:	1d0a      	adds	r2, r1, #4
 8001e36:	0605      	lsls	r5, r0, #24
 8001e38:	d50b      	bpl.n	8001e52 <_printf_i+0x9e>
 8001e3a:	680d      	ldr	r5, [r1, #0]
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	2d00      	cmp	r5, #0
 8001e40:	da03      	bge.n	8001e4a <_printf_i+0x96>
 8001e42:	232d      	movs	r3, #45	; 0x2d
 8001e44:	9a04      	ldr	r2, [sp, #16]
 8001e46:	426d      	negs	r5, r5
 8001e48:	7013      	strb	r3, [r2, #0]
 8001e4a:	4b61      	ldr	r3, [pc, #388]	; (8001fd0 <_printf_i+0x21c>)
 8001e4c:	270a      	movs	r7, #10
 8001e4e:	9303      	str	r3, [sp, #12]
 8001e50:	e01b      	b.n	8001e8a <_printf_i+0xd6>
 8001e52:	680d      	ldr	r5, [r1, #0]
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	0641      	lsls	r1, r0, #25
 8001e58:	d5f1      	bpl.n	8001e3e <_printf_i+0x8a>
 8001e5a:	b22d      	sxth	r5, r5
 8001e5c:	e7ef      	b.n	8001e3e <_printf_i+0x8a>
 8001e5e:	680d      	ldr	r5, [r1, #0]
 8001e60:	6819      	ldr	r1, [r3, #0]
 8001e62:	1d08      	adds	r0, r1, #4
 8001e64:	6018      	str	r0, [r3, #0]
 8001e66:	062e      	lsls	r6, r5, #24
 8001e68:	d501      	bpl.n	8001e6e <_printf_i+0xba>
 8001e6a:	680d      	ldr	r5, [r1, #0]
 8001e6c:	e003      	b.n	8001e76 <_printf_i+0xc2>
 8001e6e:	066d      	lsls	r5, r5, #25
 8001e70:	d5fb      	bpl.n	8001e6a <_printf_i+0xb6>
 8001e72:	680d      	ldr	r5, [r1, #0]
 8001e74:	b2ad      	uxth	r5, r5
 8001e76:	4b56      	ldr	r3, [pc, #344]	; (8001fd0 <_printf_i+0x21c>)
 8001e78:	2708      	movs	r7, #8
 8001e7a:	9303      	str	r3, [sp, #12]
 8001e7c:	2a6f      	cmp	r2, #111	; 0x6f
 8001e7e:	d000      	beq.n	8001e82 <_printf_i+0xce>
 8001e80:	3702      	adds	r7, #2
 8001e82:	0023      	movs	r3, r4
 8001e84:	2200      	movs	r2, #0
 8001e86:	3343      	adds	r3, #67	; 0x43
 8001e88:	701a      	strb	r2, [r3, #0]
 8001e8a:	6863      	ldr	r3, [r4, #4]
 8001e8c:	60a3      	str	r3, [r4, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	db03      	blt.n	8001e9a <_printf_i+0xe6>
 8001e92:	2204      	movs	r2, #4
 8001e94:	6821      	ldr	r1, [r4, #0]
 8001e96:	4391      	bics	r1, r2
 8001e98:	6021      	str	r1, [r4, #0]
 8001e9a:	2d00      	cmp	r5, #0
 8001e9c:	d102      	bne.n	8001ea4 <_printf_i+0xf0>
 8001e9e:	9e04      	ldr	r6, [sp, #16]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00c      	beq.n	8001ebe <_printf_i+0x10a>
 8001ea4:	9e04      	ldr	r6, [sp, #16]
 8001ea6:	0028      	movs	r0, r5
 8001ea8:	0039      	movs	r1, r7
 8001eaa:	f7fe f9bb 	bl	8000224 <__aeabi_uidivmod>
 8001eae:	9b03      	ldr	r3, [sp, #12]
 8001eb0:	3e01      	subs	r6, #1
 8001eb2:	5c5b      	ldrb	r3, [r3, r1]
 8001eb4:	7033      	strb	r3, [r6, #0]
 8001eb6:	002b      	movs	r3, r5
 8001eb8:	0005      	movs	r5, r0
 8001eba:	429f      	cmp	r7, r3
 8001ebc:	d9f3      	bls.n	8001ea6 <_printf_i+0xf2>
 8001ebe:	2f08      	cmp	r7, #8
 8001ec0:	d109      	bne.n	8001ed6 <_printf_i+0x122>
 8001ec2:	6823      	ldr	r3, [r4, #0]
 8001ec4:	07db      	lsls	r3, r3, #31
 8001ec6:	d506      	bpl.n	8001ed6 <_printf_i+0x122>
 8001ec8:	6863      	ldr	r3, [r4, #4]
 8001eca:	6922      	ldr	r2, [r4, #16]
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	dc02      	bgt.n	8001ed6 <_printf_i+0x122>
 8001ed0:	2330      	movs	r3, #48	; 0x30
 8001ed2:	3e01      	subs	r6, #1
 8001ed4:	7033      	strb	r3, [r6, #0]
 8001ed6:	9b04      	ldr	r3, [sp, #16]
 8001ed8:	1b9b      	subs	r3, r3, r6
 8001eda:	6123      	str	r3, [r4, #16]
 8001edc:	9b07      	ldr	r3, [sp, #28]
 8001ede:	0021      	movs	r1, r4
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	9805      	ldr	r0, [sp, #20]
 8001ee4:	9b06      	ldr	r3, [sp, #24]
 8001ee6:	aa09      	add	r2, sp, #36	; 0x24
 8001ee8:	f7ff fef4 	bl	8001cd4 <_printf_common>
 8001eec:	1c43      	adds	r3, r0, #1
 8001eee:	d14c      	bne.n	8001f8a <_printf_i+0x1d6>
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	4240      	negs	r0, r0
 8001ef4:	b00b      	add	sp, #44	; 0x2c
 8001ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ef8:	3145      	adds	r1, #69	; 0x45
 8001efa:	700a      	strb	r2, [r1, #0]
 8001efc:	4a34      	ldr	r2, [pc, #208]	; (8001fd0 <_printf_i+0x21c>)
 8001efe:	9203      	str	r2, [sp, #12]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	6821      	ldr	r1, [r4, #0]
 8001f04:	ca20      	ldmia	r2!, {r5}
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	0608      	lsls	r0, r1, #24
 8001f0a:	d516      	bpl.n	8001f3a <_printf_i+0x186>
 8001f0c:	07cb      	lsls	r3, r1, #31
 8001f0e:	d502      	bpl.n	8001f16 <_printf_i+0x162>
 8001f10:	2320      	movs	r3, #32
 8001f12:	4319      	orrs	r1, r3
 8001f14:	6021      	str	r1, [r4, #0]
 8001f16:	2710      	movs	r7, #16
 8001f18:	2d00      	cmp	r5, #0
 8001f1a:	d1b2      	bne.n	8001e82 <_printf_i+0xce>
 8001f1c:	2320      	movs	r3, #32
 8001f1e:	6822      	ldr	r2, [r4, #0]
 8001f20:	439a      	bics	r2, r3
 8001f22:	6022      	str	r2, [r4, #0]
 8001f24:	e7ad      	b.n	8001e82 <_printf_i+0xce>
 8001f26:	2220      	movs	r2, #32
 8001f28:	6809      	ldr	r1, [r1, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	6022      	str	r2, [r4, #0]
 8001f2e:	0022      	movs	r2, r4
 8001f30:	2178      	movs	r1, #120	; 0x78
 8001f32:	3245      	adds	r2, #69	; 0x45
 8001f34:	7011      	strb	r1, [r2, #0]
 8001f36:	4a27      	ldr	r2, [pc, #156]	; (8001fd4 <_printf_i+0x220>)
 8001f38:	e7e1      	b.n	8001efe <_printf_i+0x14a>
 8001f3a:	0648      	lsls	r0, r1, #25
 8001f3c:	d5e6      	bpl.n	8001f0c <_printf_i+0x158>
 8001f3e:	b2ad      	uxth	r5, r5
 8001f40:	e7e4      	b.n	8001f0c <_printf_i+0x158>
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	680d      	ldr	r5, [r1, #0]
 8001f46:	1d10      	adds	r0, r2, #4
 8001f48:	6949      	ldr	r1, [r1, #20]
 8001f4a:	6018      	str	r0, [r3, #0]
 8001f4c:	6813      	ldr	r3, [r2, #0]
 8001f4e:	062e      	lsls	r6, r5, #24
 8001f50:	d501      	bpl.n	8001f56 <_printf_i+0x1a2>
 8001f52:	6019      	str	r1, [r3, #0]
 8001f54:	e002      	b.n	8001f5c <_printf_i+0x1a8>
 8001f56:	066d      	lsls	r5, r5, #25
 8001f58:	d5fb      	bpl.n	8001f52 <_printf_i+0x19e>
 8001f5a:	8019      	strh	r1, [r3, #0]
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	9e04      	ldr	r6, [sp, #16]
 8001f60:	6123      	str	r3, [r4, #16]
 8001f62:	e7bb      	b.n	8001edc <_printf_i+0x128>
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	1d11      	adds	r1, r2, #4
 8001f68:	6019      	str	r1, [r3, #0]
 8001f6a:	6816      	ldr	r6, [r2, #0]
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	0030      	movs	r0, r6
 8001f70:	6862      	ldr	r2, [r4, #4]
 8001f72:	f000 f831 	bl	8001fd8 <memchr>
 8001f76:	2800      	cmp	r0, #0
 8001f78:	d001      	beq.n	8001f7e <_printf_i+0x1ca>
 8001f7a:	1b80      	subs	r0, r0, r6
 8001f7c:	6060      	str	r0, [r4, #4]
 8001f7e:	6863      	ldr	r3, [r4, #4]
 8001f80:	6123      	str	r3, [r4, #16]
 8001f82:	2300      	movs	r3, #0
 8001f84:	9a04      	ldr	r2, [sp, #16]
 8001f86:	7013      	strb	r3, [r2, #0]
 8001f88:	e7a8      	b.n	8001edc <_printf_i+0x128>
 8001f8a:	6923      	ldr	r3, [r4, #16]
 8001f8c:	0032      	movs	r2, r6
 8001f8e:	9906      	ldr	r1, [sp, #24]
 8001f90:	9805      	ldr	r0, [sp, #20]
 8001f92:	9d07      	ldr	r5, [sp, #28]
 8001f94:	47a8      	blx	r5
 8001f96:	1c43      	adds	r3, r0, #1
 8001f98:	d0aa      	beq.n	8001ef0 <_printf_i+0x13c>
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	079b      	lsls	r3, r3, #30
 8001f9e:	d415      	bmi.n	8001fcc <_printf_i+0x218>
 8001fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fa2:	68e0      	ldr	r0, [r4, #12]
 8001fa4:	4298      	cmp	r0, r3
 8001fa6:	daa5      	bge.n	8001ef4 <_printf_i+0x140>
 8001fa8:	0018      	movs	r0, r3
 8001faa:	e7a3      	b.n	8001ef4 <_printf_i+0x140>
 8001fac:	0022      	movs	r2, r4
 8001fae:	2301      	movs	r3, #1
 8001fb0:	9906      	ldr	r1, [sp, #24]
 8001fb2:	9805      	ldr	r0, [sp, #20]
 8001fb4:	9e07      	ldr	r6, [sp, #28]
 8001fb6:	3219      	adds	r2, #25
 8001fb8:	47b0      	blx	r6
 8001fba:	1c43      	adds	r3, r0, #1
 8001fbc:	d098      	beq.n	8001ef0 <_printf_i+0x13c>
 8001fbe:	3501      	adds	r5, #1
 8001fc0:	68e3      	ldr	r3, [r4, #12]
 8001fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001fc4:	1a9b      	subs	r3, r3, r2
 8001fc6:	42ab      	cmp	r3, r5
 8001fc8:	dcf0      	bgt.n	8001fac <_printf_i+0x1f8>
 8001fca:	e7e9      	b.n	8001fa0 <_printf_i+0x1ec>
 8001fcc:	2500      	movs	r5, #0
 8001fce:	e7f7      	b.n	8001fc0 <_printf_i+0x20c>
 8001fd0:	08002319 	.word	0x08002319
 8001fd4:	0800232a 	.word	0x0800232a

08001fd8 <memchr>:
 8001fd8:	b2c9      	uxtb	r1, r1
 8001fda:	1882      	adds	r2, r0, r2
 8001fdc:	4290      	cmp	r0, r2
 8001fde:	d101      	bne.n	8001fe4 <memchr+0xc>
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	4770      	bx	lr
 8001fe4:	7803      	ldrb	r3, [r0, #0]
 8001fe6:	428b      	cmp	r3, r1
 8001fe8:	d0fb      	beq.n	8001fe2 <memchr+0xa>
 8001fea:	3001      	adds	r0, #1
 8001fec:	e7f6      	b.n	8001fdc <memchr+0x4>

08001fee <memcpy>:
 8001fee:	2300      	movs	r3, #0
 8001ff0:	b510      	push	{r4, lr}
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d100      	bne.n	8001ff8 <memcpy+0xa>
 8001ff6:	bd10      	pop	{r4, pc}
 8001ff8:	5ccc      	ldrb	r4, [r1, r3]
 8001ffa:	54c4      	strb	r4, [r0, r3]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	e7f8      	b.n	8001ff2 <memcpy+0x4>

08002000 <memmove>:
 8002000:	b510      	push	{r4, lr}
 8002002:	4288      	cmp	r0, r1
 8002004:	d902      	bls.n	800200c <memmove+0xc>
 8002006:	188b      	adds	r3, r1, r2
 8002008:	4298      	cmp	r0, r3
 800200a:	d303      	bcc.n	8002014 <memmove+0x14>
 800200c:	2300      	movs	r3, #0
 800200e:	e007      	b.n	8002020 <memmove+0x20>
 8002010:	5c8b      	ldrb	r3, [r1, r2]
 8002012:	5483      	strb	r3, [r0, r2]
 8002014:	3a01      	subs	r2, #1
 8002016:	d2fb      	bcs.n	8002010 <memmove+0x10>
 8002018:	bd10      	pop	{r4, pc}
 800201a:	5ccc      	ldrb	r4, [r1, r3]
 800201c:	54c4      	strb	r4, [r0, r3]
 800201e:	3301      	adds	r3, #1
 8002020:	429a      	cmp	r2, r3
 8002022:	d1fa      	bne.n	800201a <memmove+0x1a>
 8002024:	e7f8      	b.n	8002018 <memmove+0x18>
	...

08002028 <_free_r>:
 8002028:	b570      	push	{r4, r5, r6, lr}
 800202a:	0005      	movs	r5, r0
 800202c:	2900      	cmp	r1, #0
 800202e:	d010      	beq.n	8002052 <_free_r+0x2a>
 8002030:	1f0c      	subs	r4, r1, #4
 8002032:	6823      	ldr	r3, [r4, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	da00      	bge.n	800203a <_free_r+0x12>
 8002038:	18e4      	adds	r4, r4, r3
 800203a:	0028      	movs	r0, r5
 800203c:	f000 f918 	bl	8002270 <__malloc_lock>
 8002040:	4a1d      	ldr	r2, [pc, #116]	; (80020b8 <_free_r+0x90>)
 8002042:	6813      	ldr	r3, [r2, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <_free_r+0x2c>
 8002048:	6063      	str	r3, [r4, #4]
 800204a:	6014      	str	r4, [r2, #0]
 800204c:	0028      	movs	r0, r5
 800204e:	f000 f917 	bl	8002280 <__malloc_unlock>
 8002052:	bd70      	pop	{r4, r5, r6, pc}
 8002054:	42a3      	cmp	r3, r4
 8002056:	d908      	bls.n	800206a <_free_r+0x42>
 8002058:	6821      	ldr	r1, [r4, #0]
 800205a:	1860      	adds	r0, r4, r1
 800205c:	4283      	cmp	r3, r0
 800205e:	d1f3      	bne.n	8002048 <_free_r+0x20>
 8002060:	6818      	ldr	r0, [r3, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	1841      	adds	r1, r0, r1
 8002066:	6021      	str	r1, [r4, #0]
 8002068:	e7ee      	b.n	8002048 <_free_r+0x20>
 800206a:	001a      	movs	r2, r3
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <_free_r+0x4e>
 8002072:	42a3      	cmp	r3, r4
 8002074:	d9f9      	bls.n	800206a <_free_r+0x42>
 8002076:	6811      	ldr	r1, [r2, #0]
 8002078:	1850      	adds	r0, r2, r1
 800207a:	42a0      	cmp	r0, r4
 800207c:	d10b      	bne.n	8002096 <_free_r+0x6e>
 800207e:	6820      	ldr	r0, [r4, #0]
 8002080:	1809      	adds	r1, r1, r0
 8002082:	1850      	adds	r0, r2, r1
 8002084:	6011      	str	r1, [r2, #0]
 8002086:	4283      	cmp	r3, r0
 8002088:	d1e0      	bne.n	800204c <_free_r+0x24>
 800208a:	6818      	ldr	r0, [r3, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	1841      	adds	r1, r0, r1
 8002090:	6011      	str	r1, [r2, #0]
 8002092:	6053      	str	r3, [r2, #4]
 8002094:	e7da      	b.n	800204c <_free_r+0x24>
 8002096:	42a0      	cmp	r0, r4
 8002098:	d902      	bls.n	80020a0 <_free_r+0x78>
 800209a:	230c      	movs	r3, #12
 800209c:	602b      	str	r3, [r5, #0]
 800209e:	e7d5      	b.n	800204c <_free_r+0x24>
 80020a0:	6821      	ldr	r1, [r4, #0]
 80020a2:	1860      	adds	r0, r4, r1
 80020a4:	4283      	cmp	r3, r0
 80020a6:	d103      	bne.n	80020b0 <_free_r+0x88>
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	1841      	adds	r1, r0, r1
 80020ae:	6021      	str	r1, [r4, #0]
 80020b0:	6063      	str	r3, [r4, #4]
 80020b2:	6054      	str	r4, [r2, #4]
 80020b4:	e7ca      	b.n	800204c <_free_r+0x24>
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	200000ac 	.word	0x200000ac

080020bc <sbrk_aligned>:
 80020bc:	b570      	push	{r4, r5, r6, lr}
 80020be:	4e0f      	ldr	r6, [pc, #60]	; (80020fc <sbrk_aligned+0x40>)
 80020c0:	000d      	movs	r5, r1
 80020c2:	6831      	ldr	r1, [r6, #0]
 80020c4:	0004      	movs	r4, r0
 80020c6:	2900      	cmp	r1, #0
 80020c8:	d102      	bne.n	80020d0 <sbrk_aligned+0x14>
 80020ca:	f000 f8bf 	bl	800224c <_sbrk_r>
 80020ce:	6030      	str	r0, [r6, #0]
 80020d0:	0029      	movs	r1, r5
 80020d2:	0020      	movs	r0, r4
 80020d4:	f000 f8ba 	bl	800224c <_sbrk_r>
 80020d8:	1c43      	adds	r3, r0, #1
 80020da:	d00a      	beq.n	80020f2 <sbrk_aligned+0x36>
 80020dc:	2303      	movs	r3, #3
 80020de:	1cc5      	adds	r5, r0, #3
 80020e0:	439d      	bics	r5, r3
 80020e2:	42a8      	cmp	r0, r5
 80020e4:	d007      	beq.n	80020f6 <sbrk_aligned+0x3a>
 80020e6:	1a29      	subs	r1, r5, r0
 80020e8:	0020      	movs	r0, r4
 80020ea:	f000 f8af 	bl	800224c <_sbrk_r>
 80020ee:	1c43      	adds	r3, r0, #1
 80020f0:	d101      	bne.n	80020f6 <sbrk_aligned+0x3a>
 80020f2:	2501      	movs	r5, #1
 80020f4:	426d      	negs	r5, r5
 80020f6:	0028      	movs	r0, r5
 80020f8:	bd70      	pop	{r4, r5, r6, pc}
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	200000b0 	.word	0x200000b0

08002100 <_malloc_r>:
 8002100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002102:	2203      	movs	r2, #3
 8002104:	1ccb      	adds	r3, r1, #3
 8002106:	4393      	bics	r3, r2
 8002108:	3308      	adds	r3, #8
 800210a:	0006      	movs	r6, r0
 800210c:	001f      	movs	r7, r3
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d232      	bcs.n	8002178 <_malloc_r+0x78>
 8002112:	270c      	movs	r7, #12
 8002114:	42b9      	cmp	r1, r7
 8002116:	d831      	bhi.n	800217c <_malloc_r+0x7c>
 8002118:	0030      	movs	r0, r6
 800211a:	f000 f8a9 	bl	8002270 <__malloc_lock>
 800211e:	4d32      	ldr	r5, [pc, #200]	; (80021e8 <_malloc_r+0xe8>)
 8002120:	682b      	ldr	r3, [r5, #0]
 8002122:	001c      	movs	r4, r3
 8002124:	2c00      	cmp	r4, #0
 8002126:	d12e      	bne.n	8002186 <_malloc_r+0x86>
 8002128:	0039      	movs	r1, r7
 800212a:	0030      	movs	r0, r6
 800212c:	f7ff ffc6 	bl	80020bc <sbrk_aligned>
 8002130:	0004      	movs	r4, r0
 8002132:	1c43      	adds	r3, r0, #1
 8002134:	d11e      	bne.n	8002174 <_malloc_r+0x74>
 8002136:	682c      	ldr	r4, [r5, #0]
 8002138:	0025      	movs	r5, r4
 800213a:	2d00      	cmp	r5, #0
 800213c:	d14a      	bne.n	80021d4 <_malloc_r+0xd4>
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	0029      	movs	r1, r5
 8002142:	18e3      	adds	r3, r4, r3
 8002144:	0030      	movs	r0, r6
 8002146:	9301      	str	r3, [sp, #4]
 8002148:	f000 f880 	bl	800224c <_sbrk_r>
 800214c:	9b01      	ldr	r3, [sp, #4]
 800214e:	4283      	cmp	r3, r0
 8002150:	d143      	bne.n	80021da <_malloc_r+0xda>
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	3703      	adds	r7, #3
 8002156:	1aff      	subs	r7, r7, r3
 8002158:	2303      	movs	r3, #3
 800215a:	439f      	bics	r7, r3
 800215c:	3708      	adds	r7, #8
 800215e:	2f0c      	cmp	r7, #12
 8002160:	d200      	bcs.n	8002164 <_malloc_r+0x64>
 8002162:	270c      	movs	r7, #12
 8002164:	0039      	movs	r1, r7
 8002166:	0030      	movs	r0, r6
 8002168:	f7ff ffa8 	bl	80020bc <sbrk_aligned>
 800216c:	1c43      	adds	r3, r0, #1
 800216e:	d034      	beq.n	80021da <_malloc_r+0xda>
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	19df      	adds	r7, r3, r7
 8002174:	6027      	str	r7, [r4, #0]
 8002176:	e013      	b.n	80021a0 <_malloc_r+0xa0>
 8002178:	2b00      	cmp	r3, #0
 800217a:	dacb      	bge.n	8002114 <_malloc_r+0x14>
 800217c:	230c      	movs	r3, #12
 800217e:	2500      	movs	r5, #0
 8002180:	6033      	str	r3, [r6, #0]
 8002182:	0028      	movs	r0, r5
 8002184:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002186:	6822      	ldr	r2, [r4, #0]
 8002188:	1bd1      	subs	r1, r2, r7
 800218a:	d420      	bmi.n	80021ce <_malloc_r+0xce>
 800218c:	290b      	cmp	r1, #11
 800218e:	d917      	bls.n	80021c0 <_malloc_r+0xc0>
 8002190:	19e2      	adds	r2, r4, r7
 8002192:	6027      	str	r7, [r4, #0]
 8002194:	42a3      	cmp	r3, r4
 8002196:	d111      	bne.n	80021bc <_malloc_r+0xbc>
 8002198:	602a      	str	r2, [r5, #0]
 800219a:	6863      	ldr	r3, [r4, #4]
 800219c:	6011      	str	r1, [r2, #0]
 800219e:	6053      	str	r3, [r2, #4]
 80021a0:	0030      	movs	r0, r6
 80021a2:	0025      	movs	r5, r4
 80021a4:	f000 f86c 	bl	8002280 <__malloc_unlock>
 80021a8:	2207      	movs	r2, #7
 80021aa:	350b      	adds	r5, #11
 80021ac:	1d23      	adds	r3, r4, #4
 80021ae:	4395      	bics	r5, r2
 80021b0:	1aea      	subs	r2, r5, r3
 80021b2:	429d      	cmp	r5, r3
 80021b4:	d0e5      	beq.n	8002182 <_malloc_r+0x82>
 80021b6:	1b5b      	subs	r3, r3, r5
 80021b8:	50a3      	str	r3, [r4, r2]
 80021ba:	e7e2      	b.n	8002182 <_malloc_r+0x82>
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	e7ec      	b.n	800219a <_malloc_r+0x9a>
 80021c0:	6862      	ldr	r2, [r4, #4]
 80021c2:	42a3      	cmp	r3, r4
 80021c4:	d101      	bne.n	80021ca <_malloc_r+0xca>
 80021c6:	602a      	str	r2, [r5, #0]
 80021c8:	e7ea      	b.n	80021a0 <_malloc_r+0xa0>
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	e7e8      	b.n	80021a0 <_malloc_r+0xa0>
 80021ce:	0023      	movs	r3, r4
 80021d0:	6864      	ldr	r4, [r4, #4]
 80021d2:	e7a7      	b.n	8002124 <_malloc_r+0x24>
 80021d4:	002c      	movs	r4, r5
 80021d6:	686d      	ldr	r5, [r5, #4]
 80021d8:	e7af      	b.n	800213a <_malloc_r+0x3a>
 80021da:	230c      	movs	r3, #12
 80021dc:	0030      	movs	r0, r6
 80021de:	6033      	str	r3, [r6, #0]
 80021e0:	f000 f84e 	bl	8002280 <__malloc_unlock>
 80021e4:	e7cd      	b.n	8002182 <_malloc_r+0x82>
 80021e6:	46c0      	nop			; (mov r8, r8)
 80021e8:	200000ac 	.word	0x200000ac

080021ec <_realloc_r>:
 80021ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80021ee:	0007      	movs	r7, r0
 80021f0:	000e      	movs	r6, r1
 80021f2:	0014      	movs	r4, r2
 80021f4:	2900      	cmp	r1, #0
 80021f6:	d105      	bne.n	8002204 <_realloc_r+0x18>
 80021f8:	0011      	movs	r1, r2
 80021fa:	f7ff ff81 	bl	8002100 <_malloc_r>
 80021fe:	0005      	movs	r5, r0
 8002200:	0028      	movs	r0, r5
 8002202:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002204:	2a00      	cmp	r2, #0
 8002206:	d103      	bne.n	8002210 <_realloc_r+0x24>
 8002208:	f7ff ff0e 	bl	8002028 <_free_r>
 800220c:	0025      	movs	r5, r4
 800220e:	e7f7      	b.n	8002200 <_realloc_r+0x14>
 8002210:	f000 f83e 	bl	8002290 <_malloc_usable_size_r>
 8002214:	9001      	str	r0, [sp, #4]
 8002216:	4284      	cmp	r4, r0
 8002218:	d803      	bhi.n	8002222 <_realloc_r+0x36>
 800221a:	0035      	movs	r5, r6
 800221c:	0843      	lsrs	r3, r0, #1
 800221e:	42a3      	cmp	r3, r4
 8002220:	d3ee      	bcc.n	8002200 <_realloc_r+0x14>
 8002222:	0021      	movs	r1, r4
 8002224:	0038      	movs	r0, r7
 8002226:	f7ff ff6b 	bl	8002100 <_malloc_r>
 800222a:	1e05      	subs	r5, r0, #0
 800222c:	d0e8      	beq.n	8002200 <_realloc_r+0x14>
 800222e:	9b01      	ldr	r3, [sp, #4]
 8002230:	0022      	movs	r2, r4
 8002232:	429c      	cmp	r4, r3
 8002234:	d900      	bls.n	8002238 <_realloc_r+0x4c>
 8002236:	001a      	movs	r2, r3
 8002238:	0031      	movs	r1, r6
 800223a:	0028      	movs	r0, r5
 800223c:	f7ff fed7 	bl	8001fee <memcpy>
 8002240:	0031      	movs	r1, r6
 8002242:	0038      	movs	r0, r7
 8002244:	f7ff fef0 	bl	8002028 <_free_r>
 8002248:	e7da      	b.n	8002200 <_realloc_r+0x14>
	...

0800224c <_sbrk_r>:
 800224c:	2300      	movs	r3, #0
 800224e:	b570      	push	{r4, r5, r6, lr}
 8002250:	4d06      	ldr	r5, [pc, #24]	; (800226c <_sbrk_r+0x20>)
 8002252:	0004      	movs	r4, r0
 8002254:	0008      	movs	r0, r1
 8002256:	602b      	str	r3, [r5, #0]
 8002258:	f7fe fab2 	bl	80007c0 <_sbrk>
 800225c:	1c43      	adds	r3, r0, #1
 800225e:	d103      	bne.n	8002268 <_sbrk_r+0x1c>
 8002260:	682b      	ldr	r3, [r5, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d000      	beq.n	8002268 <_sbrk_r+0x1c>
 8002266:	6023      	str	r3, [r4, #0]
 8002268:	bd70      	pop	{r4, r5, r6, pc}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	200000b4 	.word	0x200000b4

08002270 <__malloc_lock>:
 8002270:	b510      	push	{r4, lr}
 8002272:	4802      	ldr	r0, [pc, #8]	; (800227c <__malloc_lock+0xc>)
 8002274:	f000 f814 	bl	80022a0 <__retarget_lock_acquire_recursive>
 8002278:	bd10      	pop	{r4, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	200000b8 	.word	0x200000b8

08002280 <__malloc_unlock>:
 8002280:	b510      	push	{r4, lr}
 8002282:	4802      	ldr	r0, [pc, #8]	; (800228c <__malloc_unlock+0xc>)
 8002284:	f000 f80d 	bl	80022a2 <__retarget_lock_release_recursive>
 8002288:	bd10      	pop	{r4, pc}
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	200000b8 	.word	0x200000b8

08002290 <_malloc_usable_size_r>:
 8002290:	1f0b      	subs	r3, r1, #4
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	1f18      	subs	r0, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	da01      	bge.n	800229e <_malloc_usable_size_r+0xe>
 800229a:	580b      	ldr	r3, [r1, r0]
 800229c:	18c0      	adds	r0, r0, r3
 800229e:	4770      	bx	lr

080022a0 <__retarget_lock_acquire_recursive>:
 80022a0:	4770      	bx	lr

080022a2 <__retarget_lock_release_recursive>:
 80022a2:	4770      	bx	lr

080022a4 <_init>:
 80022a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022aa:	bc08      	pop	{r3}
 80022ac:	469e      	mov	lr, r3
 80022ae:	4770      	bx	lr

080022b0 <_fini>:
 80022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022b6:	bc08      	pop	{r3}
 80022b8:	469e      	mov	lr, r3
 80022ba:	4770      	bx	lr
