INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/axi_mmio_controller/axi_mmio_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mmio_controller
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'transaction_completed' is not allowed [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/axi_mmio_controller/axi_mmio_controller.sv:117]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_controller
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/gpio/gpio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_subsystem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/timer/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/tb/uart_core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buad_generator
INFO: [VRFC 10-311] analyzing module uart_core
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_core_tb
WARNING: [VRFC 10-3824] variable 'error_count' must explicitly be declared as automatic or static [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/tb/uart_core_tb.sv:152]
WARNING: [VRFC 10-3824] variable 'rx_data_count' must explicitly be declared as automatic or static [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/uart/tb/uart_core_tb.sv:154]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmio_subsystem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mmio_subsystem' [/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio/mmio_subsys.sv:53]
INFO: [VRFC 10-311] analyzing module mmio_subsys_tb
