{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606336978393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606336978393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 14:42:58 2020 " "Processing started: Wed Nov 25 14:42:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606336978393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606336978393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FSM -c FSM --generate_functional_sim_netlist " "Command: quartus_map FSM -c FSM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606336978393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606336980058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(26) " "Verilog HDL information at FSM.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1606336980194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606336980210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606336980210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606336980279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(29) " "Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(31) " "Verilog HDL assignment warning at FSM.v(31): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(32) " "Verilog HDL assignment warning at FSM.v(32): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(34) " "Verilog HDL assignment warning at FSM.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(48) " "Verilog HDL assignment warning at FSM.v(48): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(49) " "Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(50) " "Verilog HDL assignment warning at FSM.v(50): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(52) " "Verilog HDL assignment warning at FSM.v(52): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(55) " "Verilog HDL assignment warning at FSM.v(55): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(56) " "Verilog HDL assignment warning at FSM.v(56): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(57) " "Verilog HDL assignment warning at FSM.v(57): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(60) " "Verilog HDL assignment warning at FSM.v(60): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(61) " "Verilog HDL assignment warning at FSM.v(61): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(62) " "Verilog HDL assignment warning at FSM.v(62): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(63) " "Verilog HDL assignment warning at FSM.v(63): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(65) " "Verilog HDL assignment warning at FSM.v(65): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(66) " "Verilog HDL assignment warning at FSM.v(66): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(67) " "Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(68) " "Verilog HDL assignment warning at FSM.v(68): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(70) " "Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(72) " "Verilog HDL assignment warning at FSM.v(72): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(74) " "Verilog HDL assignment warning at FSM.v(74): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606336980279 "|FSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606336980581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 14:43:00 2020 " "Processing ended: Wed Nov 25 14:43:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606336980581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606336980581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606336980581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606336980581 ""}
