Protel Design System Design Rule Check
PCB File : E:\Spring嵌入式工作室\DIY小作品\Designed for 巧\WS2812RGB改外形+ESP8266\WS2812RGB_2.PcbDoc
Date     : 2021/4/5
Time     : 18:15:29

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (936.325mil,1158.99mil) on Top Overlay And Pad LED36-1(952.073mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (696.041mil,1390.662mil) on Top Overlay And Pad LED35-1(734.605mil,1386.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (366.155mil,1297.438mil) on Top Overlay And Pad LED34-1(388.971mil,1328.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (750.842mil,1116.869mil) on Top Overlay And Pad LED33-1(712.278mil,1120.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (547.315mil,759.952mil) on Top Overlay And Pad LED32-1(508.751mil,764.033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-524.284mil,1391.514mil) on Top Overlay And Pad LED30-1(-485.72mil,1387.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-858.917mil,1299.576mil) on Top Overlay And Pad LED29-1(-836.101mil,1330.934mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-937.402mil,971.462mil) on Top Overlay And Pad LED28-1(-953.15mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-590.257mil,1211.123mil) on Top Overlay And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-383.911mil,854.876mil) on Top Overlay And Pad LED26-1(-406.727mil,823.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-1466.309mil,238.18mil) on Top Overlay And Pad LED24-1(-1443.493mil,269.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-1545.825mil,-94.49mil) on Top Overlay And Pad LED23-1(-1561.573mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-1306.626mil,-322.668mil) on Top Overlay And Pad LED22-1(-1345.19mil,-318.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-1340.748mil,95.438mil) on Top Overlay And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-931.973mil,94.592mil) on Top Overlay And Pad LED20-1(-916.225mil,59.154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-930.825mil,-1154.49mil) on Top Overlay And Pad LED18-1(-946.573mil,-1119.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-696.24mil,-1385.395mil) on Top Overlay And Pad LED17-1(-734.804mil,-1381.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-371.549mil,-1288.672mil) on Top Overlay And Pad LED16-1(-394.365mil,-1320.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-755.842mil,-1111.869mil) on Top Overlay And Pad LED15-1(-717.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-548.44mil,-758.518mil) on Top Overlay And Pad LED14-1(-509.876mil,-762.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (529.226mil,-1384.185mil) on Top Overlay And Pad LED12-1(490.662mil,-1380.104mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (850.571mil,-1292.947mil) on Top Overlay And Pad LED11-1(827.755mil,-1324.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (927.402mil,-966.462mil) on Top Overlay And Pad LED10-1(943.15mil,-1001.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (587.184mil,-1206.357mil) on Top Overlay And Pad LED9-1(610mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (384.773mil,-853.765mil) on Top Overlay And Pad LED8-1(407.589mil,-822.408mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (65.853mil,-69.367mil) on Top Overlay And Pad LED37-1(50.105mil,-33.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (269.954mil,239.326mil) on Top Overlay And Pad LED31-1(274.034mil,277.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-73.864mil,362.483mil) on Top Overlay And Pad LED25-1(-105.222mil,385.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-345.674mil,114.537mil) on Top Overlay And Pad LED19-1(-381.112mil,98.789mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (-268.601mil,-234.206mil) on Top Overlay And Pad LED13-1(-272.682mil,-272.77mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (68.914mil,-354.367mil) on Top Overlay And Pad LED7-1(100.271mil,-377.183mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (341.872mil,-110.572mil) on Top Overlay And Pad LED1-1(377.31mil,-94.824mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (1459.391mil,-227.881mil) on Top Overlay And Pad LED6-1(1436.575mil,-259.238mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (1308.136mil,326.344mil) on Top Overlay And Pad LED4-1(1346.7mil,322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (1341.238mil,-89.8mil) on Top Overlay And Pad LED3-1(1325.49mil,-54.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (1540.825mil,94.49mil) on Top Overlay And Pad LED5-1(1556.573mil,59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.813mil < 10mil) Between Arc (934.538mil,-91.906mil) on Top Overlay And Pad LED2-1(918.79mil,-56.468mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.097mil < 10mil) Between Arc (900.685mil,1107.52mil) on Top Overlay And Pad LED36-1(952.073mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (900.685mil,1107.52mil) on Top Overlay And Pad C31-1(881mil,1094.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (861.315mil,1107.52mil) on Top Overlay And Pad C31-1(881mil,1094.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (861.807mil,1025.335mil) on Top Overlay And Pad C31-2(881mil,1037mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (900.193mil,1025.335mil) on Top Overlay And Pad C31-2(881mil,1037mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Arc (900.193mil,1025.335mil) on Top Overlay And Pad LED36-2(952.073mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (722.55mil,1337.067mil) on Top Overlay And Pad C30-1(724mil,1313.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.616mil < 10mil) Between Arc (722.55mil,1337.067mil) on Top Overlay And Pad LED35-1(734.605mil,1386.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (702.865mil,1302.972mil) on Top Overlay And Pad C30-1(724mil,1313.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (774.285mil,1262.305mil) on Top Overlay And Pad C30-2(773.779mil,1284.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (793.478mil,1295.549mil) on Top Overlay And Pad C30-2(773.779mil,1284.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.698mil < 10mil) Between Arc (793.478mil,1295.549mil) on Top Overlay And Pad LED35-2(836.883mil,1327.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (427.475mil,1296.158mil) on Top Overlay And Pad C29-1(448.61mil,1285.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.226mil < 10mil) Between Arc (427.475mil,1296.158mil) on Top Overlay And Pad LED34-1(388.971mil,1328.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (447.16mil,1262.062mil) on Top Overlay And Pad C29-1(448.61mil,1285.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (518.089mil,1303.581mil) on Top Overlay And Pad C29-2(498.39mil,1314.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (498.896mil,1336.824mil) on Top Overlay And Pad C29-2(498.39mil,1314.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.216mil < 10mil) Between Arc (498.896mil,1336.824mil) on Top Overlay And Pad LED34-2(491.249mil,1387.846mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (723.95mil,1171.433mil) on Top Overlay And Pad C28-1(722.5mil,1195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.264mil < 10mil) Between Arc (723.95mil,1171.433mil) on Top Overlay And Pad LED33-1(712.278mil,1120.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (743.635mil,1205.528mil) on Top Overlay And Pad C28-1(722.5mil,1195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (672.215mil,1246.195mil) on Top Overlay And Pad C28-2(672.721mil,1223.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (653.022mil,1212.951mil) on Top Overlay And Pad C28-2(672.721mil,1223.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.284mil < 10mil) Between Arc (653.022mil,1212.951mil) on Top Overlay And Pad LED33-2(610mil,1180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (334.434mil,495.721mil) on Top Overlay And Pad C27-1(332.984mil,519.288mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (354.119mil,529.816mil) on Top Overlay And Pad C27-1(332.984mil,519.288mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (282.698mil,570.482mil) on Top Overlay And Pad C27-2(283.204mil,548.028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (263.505mil,537.239mil) on Top Overlay And Pad C27-2(283.204mil,548.028mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-503.45mil,1336.567mil) on Top Overlay And Pad C26-1(-502mil,1313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.625mil < 10mil) Between Arc (-503.45mil,1336.567mil) on Top Overlay And Pad LED30-1(-485.72mil,1387.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-523.135mil,1302.472mil) on Top Overlay And Pad C26-1(-502mil,1313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-451.715mil,1261.805mil) on Top Overlay And Pad C26-2(-452.221mil,1284.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.395mil < 10mil) Between Arc (-432.522mil,1295.049mil) on Top Overlay And Pad LED30-2(-383.442mil,1328.384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-432.522mil,1295.049mil) on Top Overlay And Pad C26-2(-452.221mil,1284.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.336mil < 10mil) Between Arc (-795.635mil,1293.528mil) on Top Overlay And Pad LED29-1(-836.101mil,1330.934mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-795.635mil,1293.528mil) on Top Overlay And Pad C25-1(-774.5mil,1283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-775.95mil,1259.432mil) on Top Overlay And Pad C25-1(-774.5mil,1283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-705.022mil,1300.951mil) on Top Overlay And Pad C25-2(-724.721mil,1311.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-724.215mil,1334.194mil) on Top Overlay And Pad C25-2(-724.721mil,1311.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.326mil < 10mil) Between Arc (-724.215mil,1334.194mil) on Top Overlay And Pad LED29-2(-733.823mil,1389.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.326mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-903.685mil,1024.961mil) on Top Overlay And Pad C24-1(-884mil,1038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.174mil < 10mil) Between Arc (-903.685mil,1024.961mil) on Top Overlay And Pad LED28-1(-953.15mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-864.315mil,1024.961mil) on Top Overlay And Pad C24-1(-884mil,1038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-864.807mil,1107.146mil) on Top Overlay And Pad C24-2(-884mil,1095.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.164mil < 10mil) Between Arc (-903.193mil,1107.146mil) on Top Overlay And Pad LED28-2(-953.15mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-903.193mil,1107.146mil) on Top Overlay And Pad C24-2(-884mil,1095.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-652.586mil,1214.712mil) on Top Overlay And Pad C23-1(-673.721mil,1225.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.729mil < 10mil) Between Arc (-652.586mil,1214.712mil) on Top Overlay And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-672.271mil,1248.808mil) on Top Overlay And Pad C23-1(-673.721mil,1225.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-743.199mil,1207.289mil) on Top Overlay And Pad C23-2(-723.5mil,1196.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-724.006mil,1174.046mil) on Top Overlay And Pad C23-2(-723.5mil,1196.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.719mil < 10mil) Between Arc (-724.006mil,1174.046mil) on Top Overlay And Pad LED27-2(-715.351mil,1120.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-264.603mil,541.614mil) on Top Overlay And Pad C22-1(-285.738mil,552.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-284.288mil,575.71mil) on Top Overlay And Pad C22-1(-285.738mil,552.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-355.217mil,534.191mil) on Top Overlay And Pad C22-2(-335.518mil,523.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-336.024mil,500.948mil) on Top Overlay And Pad C22-2(-335.518mil,523.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1405.635mil,230.028mil) on Top Overlay And Pad C21-1(-1384.5mil,219.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.854mil < 10mil) Between Arc (-1405.635mil,230.028mil) on Top Overlay And Pad LED24-1(-1443.493mil,269.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1385.95mil,195.933mil) on Top Overlay And Pad C21-1(-1384.5mil,219.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1315.022mil,237.451mil) on Top Overlay And Pad C21-2(-1334.72mil,248.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1334.215mil,270.694mil) on Top Overlay And Pad C21-2(-1334.72mil,248.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.056mil < 10mil) Between Arc (-1334.215mil,270.694mil) on Top Overlay And Pad LED24-2(-1341.215mil,328.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1511.685mil,-42.279mil) on Top Overlay And Pad C20-1(-1492mil,-29.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.597mil < 10mil) Between Arc (-1511.685mil,-42.279mil) on Top Overlay And Pad LED23-1(-1561.573mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1472.315mil,-42.279mil) on Top Overlay And Pad C20-1(-1492mil,-29.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1472.807mil,39.906mil) on Top Overlay And Pad C20-2(-1492mil,28.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1511.193mil,39.906mil) on Top Overlay And Pad C20-2(-1492mil,28.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.587mil < 10mil) Between Arc (-1511.193mil,39.906mil) on Top Overlay And Pad LED23-2(-1561.573mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1330.16mil,-266.938mil) on Top Overlay And Pad C19-1(-1331.61mil,-243.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.954mil < 10mil) Between Arc (-1330.16mil,-266.938mil) on Top Overlay And Pad LED22-1(-1345.19mil,-318.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.954mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1310.475mil,-232.842mil) on Top Overlay And Pad C19-1(-1331.61mil,-243.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1381.896mil,-192.176mil) on Top Overlay And Pad C19-2(-1381.39mil,-214.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.195mil < 10mil) Between Arc (-1401.089mil,-225.419mil) on Top Overlay And Pad LED22-2(-1447.468mil,-259.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1401.089mil,-225.419mil) on Top Overlay And Pad C19-2(-1381.39mil,-214.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1376.815mil,40.279mil) on Top Overlay And Pad C18-1(-1396.5mil,27.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.524mil < 10mil) Between Arc (-1376.815mil,40.279mil) on Top Overlay And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1416.185mil,40.279mil) on Top Overlay And Pad C18-1(-1396.5mil,27.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1415.693mil,-41.906mil) on Top Overlay And Pad C18-2(-1396.5mil,-30.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1377.307mil,-41.906mil) on Top Overlay And Pad C18-2(-1396.5mil,-30.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.514mil < 10mil) Between Arc (-1377.307mil,-41.906mil) on Top Overlay And Pad LED21-2(-1325mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-594.733mil,41.516mil) on Top Overlay And Pad C16-1(-614.418mil,28.476mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-634.103mil,41.516mil) on Top Overlay And Pad C16-1(-614.418mil,28.476mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-633.611mil,-40.669mil) on Top Overlay And Pad C16-2(-614.418mil,-29.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-595.225mil,-40.669mil) on Top Overlay And Pad C16-2(-614.418mil,-29.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-890.685mil,-1099.039mil) on Top Overlay And Pad C15-1(-871mil,-1086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-851.315mil,-1099.039mil) on Top Overlay And Pad C15-1(-871mil,-1086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-851.807mil,-1016.854mil) on Top Overlay And Pad C15-2(-871mil,-1028.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-890.193mil,-1016.854mil) on Top Overlay And Pad C15-2(-871mil,-1028.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-719.05mil,-1330.067mil) on Top Overlay And Pad C14-1(-720.5mil,-1306.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Arc (-719.05mil,-1330.067mil) on Top Overlay And Pad LED17-1(-734.804mil,-1381.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-699.365mil,-1295.972mil) on Top Overlay And Pad C14-1(-720.5mil,-1306.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-770.785mil,-1255.305mil) on Top Overlay And Pad C14-2(-770.279mil,-1277.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.342mil < 10mil) Between Arc (-789.978mil,-1288.549mil) on Top Overlay And Pad LED17-2(-837.082mil,-1322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-789.978mil,-1288.549mil) on Top Overlay And Pad C14-2(-770.279mil,-1277.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.031mil < 10mil) Between Arc (-433.475mil,-1285.658mil) on Top Overlay And Pad LED16-1(-394.365mil,-1320.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-433.475mil,-1285.658mil) on Top Overlay And Pad C13-1(-454.61mil,-1275.13mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-453.16mil,-1251.562mil) on Top Overlay And Pad C13-1(-454.61mil,-1275.13mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-524.089mil,-1293.081mil) on Top Overlay And Pad C13-2(-504.39mil,-1303.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-504.896mil,-1326.324mil) on Top Overlay And Pad C13-2(-504.39mil,-1303.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.021mil < 10mil) Between Arc (-504.896mil,-1326.324mil) on Top Overlay And Pad LED16-2(-496.643mil,-1379.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-723.34mil,-1171.562mil) on Top Overlay And Pad C12-1(-721.89mil,-1195.13mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.091mil < 10mil) Between Arc (-723.34mil,-1171.562mil) on Top Overlay And Pad LED15-1(-717.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-743.025mil,-1205.658mil) on Top Overlay And Pad C12-1(-721.89mil,-1195.13mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-671.604mil,-1246.324mil) on Top Overlay And Pad C12-2(-672.11mil,-1223.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-652.411mil,-1213.081mil) on Top Overlay And Pad C12-2(-672.11mil,-1223.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.892mil < 10mil) Between Arc (-652.411mil,-1213.081mil) on Top Overlay And Pad LED15-2(-615mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-336.034mil,-498.784mil) on Top Overlay And Pad C11-1(-334.584mil,-522.352mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-355.719mil,-532.88mil) on Top Overlay And Pad C11-1(-334.584mil,-522.352mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-284.298mil,-573.546mil) on Top Overlay And Pad C11-2(-284.804mil,-551.092mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-265.105mil,-540.303mil) on Top Overlay And Pad C11-2(-284.804mil,-551.092mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (512.34mil,-1320.938mil) on Top Overlay And Pad C10-1(510.89mil,-1297.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (532.025mil,-1286.842mil) on Top Overlay And Pad C10-1(510.89mil,-1297.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (460.604mil,-1246.176mil) on Top Overlay And Pad C10-2(461.11mil,-1268.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (441.411mil,-1279.419mil) on Top Overlay And Pad C10-2(461.11mil,-1268.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (787.635mil,-1283.028mil) on Top Overlay And Pad C9-1(766.5mil,-1272.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (767.95mil,-1248.932mil) on Top Overlay And Pad C9-1(766.5mil,-1272.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (697.022mil,-1290.451mil) on Top Overlay And Pad C9-2(716.721mil,-1301.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (716.215mil,-1323.694mil) on Top Overlay And Pad C9-2(716.721mil,-1301.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (888.185mil,-1016.461mil) on Top Overlay And Pad C8-1(868.5mil,-1029.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (848.815mil,-1016.461mil) on Top Overlay And Pad C8-1(868.5mil,-1029.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (849.307mil,-1098.646mil) on Top Overlay And Pad C8-2(868.5mil,-1086.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (887.693mil,-1098.646mil) on Top Overlay And Pad C8-2(868.5mil,-1086.98mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (650.495mil,-1205.524mil) on Top Overlay And Pad C7-1(671.63mil,-1216.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.391mil < 10mil) Between Arc (650.495mil,-1205.524mil) on Top Overlay And Pad LED9-1(610mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (670.18mil,-1239.62mil) on Top Overlay And Pad C7-1(671.63mil,-1216.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (741.109mil,-1198.101mil) on Top Overlay And Pad C7-2(721.41mil,-1187.312mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (721.916mil,-1164.858mil) on Top Overlay And Pad C7-2(721.41mil,-1187.312mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.381mil < 10mil) Between Arc (721.916mil,-1164.858mil) on Top Overlay And Pad LED9-2(712.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.381mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (261.041mil,-536.496mil) on Top Overlay And Pad C6-1(282.176mil,-547.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (280.726mil,-570.591mil) on Top Overlay And Pad C6-1(282.176mil,-547.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (351.655mil,-529.073mil) on Top Overlay And Pad C6-2(331.956mil,-518.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (332.462mil,-495.83mil) on Top Overlay And Pad C6-2(331.956mil,-518.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1396.525mil,-212.158mil) on Top Overlay And Pad C5-1(1375.39mil,-201.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1376.84mil,-178.062mil) on Top Overlay And Pad C5-1(1375.39mil,-201.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1305.911mil,-219.581mil) on Top Overlay And Pad C5-2(1325.61mil,-230.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1325.104mil,-252.824mil) on Top Overlay And Pad C5-2(1325.61mil,-230.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1502.685mil,42.779mil) on Top Overlay And Pad C4-1(1483mil,29.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.597mil < 10mil) Between Arc (1502.685mil,42.779mil) on Top Overlay And Pad LED5-1(1556.573mil,59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1463.315mil,42.779mil) on Top Overlay And Pad C4-1(1483mil,29.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1463.807mil,-39.406mil) on Top Overlay And Pad C4-2(1483mil,-27.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1502.193mil,-39.406mil) on Top Overlay And Pad C4-2(1483mil,-27.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Arc (1502.193mil,-39.406mil) on Top Overlay And Pad LED5-2(1556.573mil,-59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1332.05mil,270.067mil) on Top Overlay And Pad C3-1(1333.5mil,246.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.237mil < 10mil) Between Arc (1332.05mil,270.067mil) on Top Overlay And Pad LED4-1(1346.7mil,322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1312.365mil,235.972mil) on Top Overlay And Pad C3-1(1333.5mil,246.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1383.785mil,195.305mil) on Top Overlay And Pad C3-2(1383.28mil,217.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1402.978mil,228.549mil) on Top Overlay And Pad C3-2(1383.28mil,217.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.396mil < 10mil) Between Arc (1402.978mil,228.549mil) on Top Overlay And Pad LED4-2(1448.978mil,263.214mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.534mil < 10mil) Between Arc (1377.315mil,-41.779mil) on Top Overlay And Pad LED3-1(1325.49mil,-54.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.534mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1377.315mil,-41.779mil) on Top Overlay And Pad C2-1(1397mil,-28.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1416.685mil,-41.779mil) on Top Overlay And Pad C2-1(1397mil,-28.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1416.193mil,40.406mil) on Top Overlay And Pad C2-2(1397mil,28.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1377.807mil,40.406mil) on Top Overlay And Pad C2-2(1397mil,28.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.814mil < 10mil) Between Arc (1377.807mil,40.406mil) on Top Overlay And Pad LED3-2(1325.49mil,63.738mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (597.407mil,-42.554mil) on Top Overlay And Pad C1-1(617.092mil,-29.514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (636.777mil,-42.554mil) on Top Overlay And Pad C1-1(617.092mil,-29.514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (636.285mil,39.631mil) on Top Overlay And Pad C1-2(617.092mil,27.966mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (597.899mil,39.631mil) on Top Overlay And Pad C1-2(617.092mil,27.966mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED1-1(377.31mil,-94.824mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED1-4(377.31mil,102.026mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.344mil < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED13-1(-272.682mil,-272.77mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED19-4(-381.112mil,-98.061mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED25-4(-275.699mil,286.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED7-1(100.271mil,-377.183mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED7-4(270.748mil,-278.758mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED31-1(274.034mil,277.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED19-1(-381.112mil,98.789mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED31-4(103.557mil,376.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.114mil < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED13-4(-102.205mil,-371.195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (0.354mil,0.806mil) on Top Overlay And Pad LED25-1(-105.222mil,385.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (567.538mil,0.102mil) on Bottom Overlay And Pad JP3-2(587.132mil,-13.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (606.632mil,0.102mil) on Bottom Overlay And Pad JP3-2(587.132mil,-13.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (606.632mil,-112.086mil) on Bottom Overlay And Pad JP3-1(587.132mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (567.538mil,-112.191mil) on Bottom Overlay And Pad JP3-1(587.132mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (402.888mil,-118.086mil) on Bottom Overlay And Pad JP2-2(416.482mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (402.888mil,-78.992mil) on Bottom Overlay And Pad JP2-2(416.482mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (515.076mil,-78.992mil) on Bottom Overlay And Pad JP2-1(501.482mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (515.181mil,-118.086mil) on Bottom Overlay And Pad JP2-1(501.482mil,-98.492mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (403.242mil,-30.046mil) on Bottom Overlay And Pad JP1-2(416.836mil,-10.452mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (403.242mil,9.048mil) on Bottom Overlay And Pad JP1-2(416.836mil,-10.452mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.23mil < 10mil) Between Arc (403.242mil,9.048mil) on Bottom Overlay And Pad R6-1(403.406mil,50.684mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (515.43mil,9.048mil) on Bottom Overlay And Pad JP1-1(501.836mil,-10.452mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (515.535mil,-30.046mil) on Bottom Overlay And Pad JP1-1(501.836mil,-10.452mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.296mil < 10mil) Between Arc (-369.92mil,267.66mil) on Bottom Overlay And Pad U1-8(-314.99mil,233.715mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.296mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-369.92mil,267.66mil) on Bottom Overlay And Pad C17-2(-392.374mil,267.154mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-403.163mil,286.853mil) on Bottom Overlay And Pad C17-2(-392.374mil,267.154mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-444.682mil,215.924mil) on Bottom Overlay And Pad C17-1(-421.114mil,217.374mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-410.586mil,196.239mil) on Bottom Overlay And Pad C17-1(-421.114mil,217.374mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-442.885mil,110.925mil) on Bottom Overlay And Pad C33-1(-455.924mil,91.24mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.569mil < 10mil) Between Arc (-442.885mil,71.555mil) on Bottom Overlay And Pad C33-1(-455.924mil,91.24mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-525.07mil,72.047mil) on Bottom Overlay And Pad C33-2(-513.404mil,91.24mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-525.07mil,110.433mil) on Bottom Overlay And Pad C33-2(-513.404mil,91.24mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-479.43mil,-95.349mil) on Bottom Overlay And Pad C34-1(-492.47mil,-115.034mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.569mil < 10mil) Between Arc (-479.43mil,-134.719mil) on Bottom Overlay And Pad C34-1(-492.47mil,-115.034mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-561.615mil,-134.227mil) on Bottom Overlay And Pad C34-2(-549.95mil,-115.034mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-561.615mil,-95.841mil) on Bottom Overlay And Pad C34-2(-549.95mil,-115.034mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (952.073mil,966.077mil)(952.073mil,976.702mil) on Top Overlay And Pad LED36-2(952.073mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.12mil < 10mil) Between Track (912.496mil,1025.827mil)(912.496mil,1107.52mil) on Top Overlay And Pad LED36-2(952.073mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (952.073mil,1034.202mil)(952.073mil,1094.802mil) on Top Overlay And Pad LED36-2(952.073mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (952.073mil,1152.302mil)(952.073mil,1162.927mil) on Top Overlay And Pad LED36-1(952.073mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.097mil < 10mil) Between Track (912.496mil,1025.827mil)(912.496mil,1107.52mil) on Top Overlay And Pad LED36-1(952.073mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (952.073mil,1034.202mil)(952.073mil,1094.802mil) on Top Overlay And Pad LED36-1(952.073mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1148.923mil,1152.302mil)(1148.923mil,1162.927mil) on Top Overlay And Pad LED36-4(1148.923mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1148.923mil,1034.202mil)(1148.923mil,1094.802mil) on Top Overlay And Pad LED36-4(1148.923mil,1123.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1109.553mil,966.077mil)(1109.553mil,993.636mil) on Top Overlay And Pad LED36-3(1148.923mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (1081.994mil,966.077mil)(1109.551mil,993.64mil) on Top Overlay And Pad LED36-3(1148.923mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1148.923mil,966.077mil)(1148.923mil,976.702mil) on Top Overlay And Pad LED36-3(1148.923mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1148.923mil,1034.202mil)(1148.923mil,1094.802mil) on Top Overlay And Pad LED36-3(1148.923mil,1005.452mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (861.781mil,1313.156mil)(870.982mil,1307.843mil) on Top Overlay And Pad LED35-2(836.883mil,1327.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.989mil < 10mil) Between Track (728.456mil,1347.296mil)(799.204mil,1306.449mil) on Top Overlay And Pad LED35-2(836.883mil,1327.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (759.503mil,1372.206mil)(811.984mil,1341.906mil) on Top Overlay And Pad LED35-2(836.883mil,1327.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (700.505mil,1406.268mil)(709.707mil,1400.956mil) on Top Overlay And Pad LED35-1(734.605mil,1386.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.616mil < 10mil) Between Track (728.456mil,1347.296mil)(799.204mil,1306.449mil) on Top Overlay And Pad LED35-1(734.605mil,1386.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (759.503mil,1372.206mil)(811.984mil,1341.906mil) on Top Overlay And Pad LED35-1(734.605mil,1386.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (798.93mil,1576.745mil)(808.132mil,1571.433mil) on Top Overlay And Pad LED35-4(833.03mil,1557.058mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (857.928mil,1542.683mil)(910.409mil,1512.383mil) on Top Overlay And Pad LED35-4(833.03mil,1557.058mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (925.856mil,1458.005mil)(949.722mil,1444.225mil) on Top Overlay And Pad LED35-3(935.308mil,1498.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (925.851mil,1458.005mil)(935.943mil,1420.358mil) on Top Overlay And Pad LED35-3(935.308mil,1498.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (857.928mil,1542.683mil)(910.409mil,1512.383mil) on Top Overlay And Pad LED35-3(935.308mil,1498.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (960.206mil,1483.633mil)(969.407mil,1478.321mil) on Top Overlay And Pad LED35-3(935.308mil,1498.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (413.869mil,1343.171mil)(466.35mil,1373.471mil) on Top Overlay And Pad LED34-2(491.249mil,1387.846mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (516.147mil,1402.221mil)(525.348mil,1407.533mil) on Top Overlay And Pad LED34-2(491.249mil,1387.846mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.226mil < 10mil) Between Track (421.57mil,1306.387mil)(492.318mil,1347.233mil) on Top Overlay And Pad LED34-2(491.249mil,1387.846mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (354.871mil,1309.108mil)(364.073mil,1314.421mil) on Top Overlay And Pad LED34-1(388.971mil,1328.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (413.869mil,1343.171mil)(466.35mil,1373.471mil) on Top Overlay And Pad LED34-1(388.971mil,1328.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.226mil < 10mil) Between Track (421.57mil,1306.387mil)(492.318mil,1347.233mil) on Top Overlay And Pad LED34-1(388.971mil,1328.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (256.446mil,1479.585mil)(265.648mil,1484.898mil) on Top Overlay And Pad LED34-4(290.546mil,1499.273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (315.444mil,1513.648mil)(367.925mil,1543.948mil) on Top Overlay And Pad LED34-4(290.546mil,1499.273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (422.741mil,1530.135mil)(446.608mil,1543.915mil) on Top Overlay And Pad LED34-3(392.824mil,1558.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (422.739mil,1530.132mil)(460.388mil,1520.048mil) on Top Overlay And Pad LED34-3(392.824mil,1558.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (417.722mil,1572.698mil)(426.923mil,1578.01mil) on Top Overlay And Pad LED34-3(392.824mil,1558.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (315.444mil,1513.648mil)(367.925mil,1543.948mil) on Top Overlay And Pad LED34-3(392.824mil,1558.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (575.9mil,1199.688mil)(585.102mil,1194.375mil) on Top Overlay And Pad LED33-2(610mil,1180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.416mil < 10mil) Between Track (647.296mil,1202.051mil)(718.044mil,1161.204mil) on Top Overlay And Pad LED33-2(610mil,1180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (634.898mil,1165.625mil)(687.379mil,1135.325mil) on Top Overlay And Pad LED33-2(610mil,1180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (737.176mil,1106.575mil)(746.377mil,1101.263mil) on Top Overlay And Pad LED33-1(712.278mil,1120.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.264mil < 10mil) Between Track (647.296mil,1202.051mil)(718.044mil,1161.204mil) on Top Overlay And Pad LED33-1(712.278mil,1120.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (634.898mil,1165.625mil)(687.379mil,1135.325mil) on Top Overlay And Pad LED33-1(712.278mil,1120.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (638.751mil,936.098mil)(647.952mil,930.785mil) on Top Overlay And Pad LED33-4(613.853mil,950.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (536.473mil,995.148mil)(588.954mil,964.848mil) on Top Overlay And Pad LED33-4(613.853mil,950.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (497.16mil,1063.306mil)(521.027mil,1049.526mil) on Top Overlay And Pad LED33-3(511.575mil,1009.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (510.94mil,1087.173mil)(521.032mil,1049.526mil) on Top Overlay And Pad LED33-3(511.575mil,1009.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (477.475mil,1029.21mil)(486.677mil,1023.898mil) on Top Overlay And Pad LED33-3(511.575mil,1009.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (536.473mil,995.148mil)(588.954mil,964.848mil) on Top Overlay And Pad LED33-3(511.575mil,1009.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (372.374mil,842.771mil)(381.575mil,837.458mil) on Top Overlay And Pad LED32-2(406.473mil,823.083mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (431.372mil,808.708mil)(483.853mil,778.408mil) on Top Overlay And Pad LED32-2(406.473mil,823.083mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (533.649mil,749.658mil)(542.851mil,744.346mil) on Top Overlay And Pad LED32-1(508.751mil,764.033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (431.372mil,808.708mil)(483.853mil,778.408mil) on Top Overlay And Pad LED32-1(508.751mil,764.033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (435.224mil,579.181mil)(444.426mil,573.869mil) on Top Overlay And Pad LED32-4(410.326mil,593.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (332.947mil,638.231mil)(385.428mil,607.931mil) on Top Overlay And Pad LED32-4(410.326mil,593.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (273.949mil,672.293mil)(283.15mil,666.981mil) on Top Overlay And Pad LED32-3(308.048mil,652.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (293.634mil,706.389mil)(317.5mil,692.609mil) on Top Overlay And Pad LED32-3(308.048mil,652.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (307.413mil,730.256mil)(317.505mil,692.609mil) on Top Overlay And Pad LED32-3(308.048mil,652.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (332.947mil,638.231mil)(385.428mil,607.931mil) on Top Overlay And Pad LED32-3(308.048mil,652.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-460.822mil,1373.059mil)(-408.341mil,1342.759mil) on Top Overlay And Pad LED30-2(-383.442mil,1328.384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-358.544mil,1314.009mil)(-349.343mil,1308.696mil) on Top Overlay And Pad LED30-2(-383.442mil,1328.384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-460.822mil,1373.059mil)(-408.341mil,1342.759mil) on Top Overlay And Pad LED30-1(-485.72mil,1387.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-519.82mil,1407.121mil)(-510.618mil,1401.809mil) on Top Overlay And Pad LED30-1(-485.72mil,1387.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.625mil < 10mil) Between Track (-497.544mil,1346.796mil)(-426.796mil,1305.949mil) on Top Overlay And Pad LED30-1(-485.72mil,1387.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-421.395mil,1577.598mil)(-412.193mil,1572.286mil) on Top Overlay And Pad LED30-4(-387.295mil,1557.911mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-362.397mil,1543.536mil)(-309.916mil,1513.236mil) on Top Overlay And Pad LED30-4(-387.295mil,1557.911mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-294.469mil,1458.857mil)(-270.603mil,1445.078mil) on Top Overlay And Pad LED30-3(-285.017mil,1498.861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-294.474mil,1458.858mil)(-284.382mil,1421.211mil) on Top Overlay And Pad LED30-3(-285.017mil,1498.861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-260.119mil,1484.486mil)(-250.918mil,1479.173mil) on Top Overlay And Pad LED30-3(-285.017mil,1498.861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-362.397mil,1543.536mil)(-309.916mil,1513.236mil) on Top Overlay And Pad LED30-3(-285.017mil,1498.861mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-708.925mil,1404.359mil)(-699.724mil,1409.671mil) on Top Overlay And Pad LED29-2(-733.823mil,1389.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-811.203mil,1345.309mil)(-758.722mil,1375.609mil) on Top Overlay And Pad LED29-2(-733.823mil,1389.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.342mil < 10mil) Between Track (-801.54mil,1303.757mil)(-730.792mil,1344.603mil) on Top Overlay And Pad LED29-2(-733.823mil,1389.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-870.201mil,1311.246mil)(-860.999mil,1316.559mil) on Top Overlay And Pad LED29-1(-836.101mil,1330.934mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-811.203mil,1345.309mil)(-758.722mil,1375.609mil) on Top Overlay And Pad LED29-1(-836.101mil,1330.934mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.336mil < 10mil) Between Track (-801.54mil,1303.757mil)(-730.792mil,1344.603mil) on Top Overlay And Pad LED29-1(-836.101mil,1330.934mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-909.628mil,1515.786mil)(-857.147mil,1546.086mil) on Top Overlay And Pad LED29-4(-934.526mil,1501.411mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-968.626mil,1481.723mil)(-959.424mil,1487.036mil) on Top Overlay And Pad LED29-4(-934.526mil,1501.411mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-909.628mil,1515.786mil)(-857.147mil,1546.086mil) on Top Overlay And Pad LED29-3(-832.248mil,1560.461mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-802.331mil,1532.273mil)(-778.464mil,1546.053mil) on Top Overlay And Pad LED29-3(-832.248mil,1560.461mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-802.333mil,1532.27mil)(-764.684mil,1522.186mil) on Top Overlay And Pad LED29-3(-832.248mil,1560.461mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-807.35mil,1574.836mil)(-798.149mil,1580.148mil) on Top Overlay And Pad LED29-3(-832.248mil,1560.461mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.174mil < 10mil) Between Track (-915.496mil,1024.961mil)(-915.496mil,1106.654mil) on Top Overlay And Pad LED28-2(-953.15mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-953.15mil,1153.75mil)(-953.15mil,1164.375mil) on Top Overlay And Pad LED28-2(-953.15mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-953.15mil,1035.65mil)(-953.15mil,1096.25mil) on Top Overlay And Pad LED28-2(-953.15mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.174mil < 10mil) Between Track (-915.496mil,1024.961mil)(-915.496mil,1106.654mil) on Top Overlay And Pad LED28-1(-953.15mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-953.15mil,967.525mil)(-953.15mil,978.15mil) on Top Overlay And Pad LED28-1(-953.15mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-953.15mil,1035.65mil)(-953.15mil,1096.25mil) on Top Overlay And Pad LED28-1(-953.15mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1150mil,967.525mil)(-1150mil,978.15mil) on Top Overlay And Pad LED28-4(-1150mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1150mil,1035.65mil)(-1150mil,1096.25mil) on Top Overlay And Pad LED28-4(-1150mil,1006.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1150mil,1153.75mil)(-1150mil,1164.375mil) on Top Overlay And Pad LED28-3(-1150mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1150mil,1035.65mil)(-1150mil,1096.25mil) on Top Overlay And Pad LED28-3(-1150mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1110.63mil,1136.816mil)(-1110.63mil,1164.375mil) on Top Overlay And Pad LED28-3(-1150mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-1110.628mil,1136.812mil)(-1083.071mil,1164.375mil) on Top Overlay And Pad LED28-3(-1150mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-749.45mil,1101.029mil)(-740.249mil,1106.341mil) on Top Overlay And Pad LED27-2(-715.351mil,1120.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.729mil < 10mil) Between Track (-717.428mil,1163.637mil)(-646.68mil,1204.484mil) on Top Overlay And Pad LED27-2(-715.351mil,1120.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-690.452mil,1135.091mil)(-637.971mil,1165.391mil) on Top Overlay And Pad LED27-2(-715.351mil,1120.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-588.175mil,1194.141mil)(-578.973mil,1199.454mil) on Top Overlay And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.729mil < 10mil) Between Track (-717.428mil,1163.637mil)(-646.68mil,1204.484mil) on Top Overlay And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-690.452mil,1135.091mil)(-637.971mil,1165.391mil) on Top Overlay And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-489.75mil,1023.664mil)(-480.548mil,1028.977mil) on Top Overlay And Pad LED27-4(-514.648mil,1009.289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-592.027mil,964.614mil)(-539.546mil,994.914mil) on Top Overlay And Pad LED27-4(-514.648mil,1009.289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-651.025mil,930.552mil)(-641.824mil,935.864mil) on Top Overlay And Pad LED27-3(-616.926mil,950.239mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-670.71mil,964.647mil)(-646.843mil,978.427mil) on Top Overlay And Pad LED27-3(-616.926mil,950.239mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-684.49mil,988.514mil)(-646.841mil,978.43mil) on Top Overlay And Pad LED27-3(-616.926mil,950.239mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-592.027mil,964.614mil)(-539.546mil,994.914mil) on Top Overlay And Pad LED27-3(-616.926mil,950.239mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-543.104mil,744.782mil)(-533.903mil,750.094mil) on Top Overlay And Pad LED26-2(-509.005mil,764.469mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-484.106mil,778.844mil)(-431.625mil,809.144mil) on Top Overlay And Pad LED26-2(-509.005mil,764.469mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-381.829mil,837.894mil)(-372.627mil,843.207mil) on Top Overlay And Pad LED26-1(-406.727mil,823.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-484.106mil,778.844mil)(-431.625mil,809.144mil) on Top Overlay And Pad LED26-1(-406.727mil,823.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-283.404mil,667.417mil)(-274.202mil,672.73mil) on Top Overlay And Pad LED26-4(-308.302mil,653.042mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-385.681mil,608.367mil)(-333.2mil,638.667mil) on Top Overlay And Pad LED26-4(-308.302mil,653.042mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-444.679mil,574.304mil)(-435.478mil,579.617mil) on Top Overlay And Pad LED26-3(-410.58mil,593.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-464.364mil,608.4mil)(-440.498mil,622.179mil) on Top Overlay And Pad LED26-3(-410.58mil,593.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-385.681mil,608.367mil)(-333.2mil,638.667mil) on Top Overlay And Pad LED26-3(-410.58mil,593.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-478.144mil,632.267mil)(-440.495mil,622.183mil) on Top Overlay And Pad LED26-3(-410.58mil,593.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1316.317mil,342.963mil)(-1307.116mil,348.275mil) on Top Overlay And Pad LED24-2(-1341.215mil,328.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1418.595mil,283.913mil)(-1366.114mil,314.213mil) on Top Overlay And Pad LED24-2(-1341.215mil,328.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.418mil < 10mil) Between Track (-1411.54mil,240.257mil)(-1340.792mil,281.103mil) on Top Overlay And Pad LED24-2(-1341.215mil,328.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1477.593mil,249.85mil)(-1468.391mil,255.163mil) on Top Overlay And Pad LED24-1(-1443.493mil,269.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1418.595mil,283.913mil)(-1366.114mil,314.213mil) on Top Overlay And Pad LED24-1(-1443.493mil,269.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.854mil < 10mil) Between Track (-1411.54mil,240.257mil)(-1340.792mil,281.103mil) on Top Overlay And Pad LED24-1(-1443.493mil,269.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1576.018mil,420.327mil)(-1566.816mil,425.64mil) on Top Overlay And Pad LED24-4(-1541.918mil,440.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1517.02mil,454.39mil)(-1464.539mil,484.69mil) on Top Overlay And Pad LED24-4(-1541.918mil,440.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1414.742mil,513.44mil)(-1405.541mil,518.752mil) on Top Overlay And Pad LED24-3(-1439.64mil,499.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1409.723mil,470.877mil)(-1385.856mil,484.657mil) on Top Overlay And Pad LED24-3(-1439.64mil,499.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-1409.725mil,470.874mil)(-1372.076mil,460.79mil) on Top Overlay And Pad LED24-3(-1439.64mil,499.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1517.02mil,454.39mil)(-1464.539mil,484.69mil) on Top Overlay And Pad LED24-3(-1439.64mil,499.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1561.573mil,87.798mil)(-1561.573mil,98.423mil) on Top Overlay And Pad LED23-2(-1561.573mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.597mil < 10mil) Between Track (-1523.496mil,-42.279mil)(-1523.496mil,39.413mil) on Top Overlay And Pad LED23-2(-1561.573mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1561.573mil,-30.302mil)(-1561.573mil,30.298mil) on Top Overlay And Pad LED23-2(-1561.573mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1561.573mil,-98.427mil)(-1561.573mil,-87.802mil) on Top Overlay And Pad LED23-1(-1561.573mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.597mil < 10mil) Between Track (-1523.496mil,-42.279mil)(-1523.496mil,39.413mil) on Top Overlay And Pad LED23-1(-1561.573mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1561.573mil,-30.302mil)(-1561.573mil,30.298mil) on Top Overlay And Pad LED23-1(-1561.573mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1758.423mil,-98.427mil)(-1758.423mil,-87.802mil) on Top Overlay And Pad LED23-4(-1758.423mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1758.423mil,-30.302mil)(-1758.423mil,30.298mil) on Top Overlay And Pad LED23-4(-1758.423mil,-59.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1719.053mil,70.864mil)(-1719.053mil,98.423mil) on Top Overlay And Pad LED23-3(-1758.423mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-1719.051mil,70.86mil)(-1691.494mil,98.423mil) on Top Overlay And Pad LED23-3(-1758.423mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1758.423mil,87.798mil)(-1758.423mil,98.423mil) on Top Overlay And Pad LED23-3(-1758.423mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1758.423mil,-30.302mil)(-1758.423mil,30.298mil) on Top Overlay And Pad LED23-3(-1758.423mil,59.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1481.567mil,-239.85mil)(-1472.366mil,-245.163mil) on Top Overlay And Pad LED22-2(-1447.468mil,-259.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1422.569mil,-273.913mil)(-1370.088mil,-304.213mil) on Top Overlay And Pad LED22-2(-1447.468mil,-259.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.635mil < 10mil) Between Track (-1406.814mil,-236.32mil)(-1336.066mil,-277.166mil) on Top Overlay And Pad LED22-2(-1447.468mil,-259.538mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1320.292mil,-332.963mil)(-1311.09mil,-338.275mil) on Top Overlay And Pad LED22-1(-1345.19mil,-318.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1422.569mil,-273.913mil)(-1370.088mil,-304.213mil) on Top Overlay And Pad LED22-1(-1345.19mil,-318.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.954mil < 10mil) Between Track (-1406.814mil,-236.32mil)(-1336.066mil,-277.166mil) on Top Overlay And Pad LED22-1(-1345.19mil,-318.588mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.954mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1418.717mil,-503.44mil)(-1409.515mil,-508.752mil) on Top Overlay And Pad LED22-4(-1443.615mil,-489.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1520.994mil,-444.39mil)(-1468.513mil,-474.69mil) on Top Overlay And Pad LED22-4(-1443.615mil,-489.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1579.992mil,-410.327mil)(-1570.791mil,-415.64mil) on Top Overlay And Pad LED22-3(-1545.893mil,-430.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1560.307mil,-376.232mil)(-1536.44mil,-390.011mil) on Top Overlay And Pad LED22-3(-1545.893mil,-430.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-1546.528mil,-352.365mil)(-1536.436mil,-390.012mil) on Top Overlay And Pad LED22-3(-1545.893mil,-430.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1520.994mil,-444.39mil)(-1468.513mil,-474.69mil) on Top Overlay And Pad LED22-3(-1545.893mil,-430.015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1325mil,-97.475mil)(-1325mil,-86.85mil) on Top Overlay And Pad LED21-2(-1325mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1325mil,-29.35mil)(-1325mil,31.25mil) on Top Overlay And Pad LED21-2(-1325mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.524mil < 10mil) Between Track (-1365.004mil,-41.413mil)(-1365.004mil,40.279mil) on Top Overlay And Pad LED21-2(-1325mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1325mil,-29.35mil)(-1325mil,31.25mil) on Top Overlay And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1325mil,88.75mil)(-1325mil,99.375mil) on Top Overlay And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.524mil < 10mil) Between Track (-1365.004mil,-41.413mil)(-1365.004mil,40.279mil) on Top Overlay And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1128.15mil,-29.35mil)(-1128.15mil,31.25mil) on Top Overlay And Pad LED21-4(-1128.15mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1128.15mil,88.75mil)(-1128.15mil,99.375mil) on Top Overlay And Pad LED21-4(-1128.15mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1128.15mil,-97.475mil)(-1128.15mil,-86.85mil) on Top Overlay And Pad LED21-3(-1128.15mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1167.52mil,-97.475mil)(-1167.52mil,-69.916mil) on Top Overlay And Pad LED21-3(-1128.15mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1128.15mil,-29.35mil)(-1128.15mil,31.25mil) on Top Overlay And Pad LED21-3(-1128.15mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-1195.079mil,-97.475mil)(-1167.522mil,-69.912mil) on Top Overlay And Pad LED21-3(-1128.15mil,-58.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-916.225mil,-98.321mil)(-916.225mil,-87.696mil) on Top Overlay And Pad LED20-2(-916.225mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-916.225mil,-30.196mil)(-916.225mil,30.404mil) on Top Overlay And Pad LED20-2(-916.225mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-916.225mil,87.904mil)(-916.225mil,98.529mil) on Top Overlay And Pad LED20-1(-916.225mil,59.154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-916.225mil,-30.196mil)(-916.225mil,30.404mil) on Top Overlay And Pad LED20-1(-916.225mil,59.154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-719.375mil,87.904mil)(-719.375mil,98.529mil) on Top Overlay And Pad LED20-4(-719.375mil,59.154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-719.375mil,-30.196mil)(-719.375mil,30.404mil) on Top Overlay And Pad LED20-4(-719.375mil,59.154mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-758.745mil,-98.321mil)(-758.745mil,-70.762mil) on Top Overlay And Pad LED20-3(-719.375mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-786.304mil,-98.321mil)(-758.747mil,-70.758mil) on Top Overlay And Pad LED20-3(-719.375mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-719.375mil,-98.321mil)(-719.375mil,-87.696mil) on Top Overlay And Pad LED20-3(-719.375mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-719.375mil,-30.196mil)(-719.375mil,30.404mil) on Top Overlay And Pad LED20-3(-719.375mil,-58.946mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-946.573mil,-972.202mil)(-946.573mil,-961.577mil) on Top Overlay And Pad LED18-2(-946.573mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-946.573mil,-1090.302mil)(-946.573mil,-1029.702mil) on Top Overlay And Pad LED18-2(-946.573mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-946.573mil,-1090.302mil)(-946.573mil,-1029.702mil) on Top Overlay And Pad LED18-1(-946.573mil,-1119.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-946.573mil,-1158.427mil)(-946.573mil,-1147.802mil) on Top Overlay And Pad LED18-1(-946.573mil,-1119.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1143.423mil,-1158.427mil)(-1143.423mil,-1147.802mil) on Top Overlay And Pad LED18-4(-1143.423mil,-1119.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1143.423mil,-1090.302mil)(-1143.423mil,-1029.702mil) on Top Overlay And Pad LED18-4(-1143.423mil,-1119.052mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1143.423mil,-972.202mil)(-1143.423mil,-961.577mil) on Top Overlay And Pad LED18-3(-1143.423mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1104.053mil,-989.136mil)(-1104.053mil,-961.577mil) on Top Overlay And Pad LED18-3(-1143.423mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (-1104.051mil,-989.14mil)(-1076.494mil,-961.577mil) on Top Overlay And Pad LED18-3(-1143.423mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-1143.423mil,-1090.302mil)(-1143.423mil,-1029.702mil) on Top Overlay And Pad LED18-3(-1143.423mil,-1000.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-871.181mil,-1302.576mil)(-861.98mil,-1307.889mil) on Top Overlay And Pad LED17-2(-837.082mil,-1322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-812.183mil,-1336.639mil)(-759.702mil,-1366.939mil) on Top Overlay And Pad LED17-2(-837.082mil,-1322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.952mil < 10mil) Between Track (-795.704mil,-1299.449mil)(-724.956mil,-1340.296mil) on Top Overlay And Pad LED17-2(-837.082mil,-1322.264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-709.906mil,-1395.689mil)(-700.704mil,-1401.001mil) on Top Overlay And Pad LED17-1(-734.804mil,-1381.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-812.183mil,-1336.639mil)(-759.702mil,-1366.939mil) on Top Overlay And Pad LED17-1(-734.804mil,-1381.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Track (-795.704mil,-1299.449mil)(-724.956mil,-1340.296mil) on Top Overlay And Pad LED17-1(-734.804mil,-1381.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-808.331mil,-1566.166mil)(-799.129mil,-1571.478mil) on Top Overlay And Pad LED17-4(-833.229mil,-1551.791mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-910.608mil,-1507.116mil)(-858.127mil,-1537.416mil) on Top Overlay And Pad LED17-4(-833.229mil,-1551.791mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-949.921mil,-1438.958mil)(-926.054mil,-1452.737mil) on Top Overlay And Pad LED17-3(-935.507mil,-1492.741mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-936.142mil,-1415.091mil)(-926.05mil,-1452.738mil) on Top Overlay And Pad LED17-3(-935.507mil,-1492.741mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-969.606mil,-1473.053mil)(-960.405mil,-1478.366mil) on Top Overlay And Pad LED17-3(-935.507mil,-1492.741mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-910.608mil,-1507.116mil)(-858.127mil,-1537.416mil) on Top Overlay And Pad LED17-3(-935.507mil,-1492.741mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-530.742mil,-1398.767mil)(-521.541mil,-1393.455mil) on Top Overlay And Pad LED16-2(-496.643mil,-1379.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-471.744mil,-1364.705mil)(-419.263mil,-1334.405mil) on Top Overlay And Pad LED16-2(-496.643mil,-1379.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.031mil < 10mil) Between Track (-498.318mil,-1336.733mil)(-427.57mil,-1295.887mil) on Top Overlay And Pad LED16-2(-496.643mil,-1379.08mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-369.467mil,-1305.655mil)(-360.265mil,-1300.342mil) on Top Overlay And Pad LED16-1(-394.365mil,-1320.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-471.744mil,-1364.705mil)(-419.263mil,-1334.405mil) on Top Overlay And Pad LED16-1(-394.365mil,-1320.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.031mil < 10mil) Between Track (-498.318mil,-1336.733mil)(-427.57mil,-1295.887mil) on Top Overlay And Pad LED16-1(-394.365mil,-1320.03mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-373.319mil,-1535.182mil)(-320.838mil,-1504.882mil) on Top Overlay And Pad LED16-4(-295.94mil,-1490.507mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-271.042mil,-1476.132mil)(-261.84mil,-1470.819mil) on Top Overlay And Pad LED16-4(-295.94mil,-1490.507mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-432.317mil,-1569.244mil)(-423.116mil,-1563.932mil) on Top Overlay And Pad LED16-3(-398.218mil,-1549.557mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-452.002mil,-1535.149mil)(-428.135mil,-1521.369mil) on Top Overlay And Pad LED16-3(-398.218mil,-1549.557mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-465.782mil,-1511.282mil)(-428.133mil,-1521.366mil) on Top Overlay And Pad LED16-3(-398.218mil,-1549.557mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-373.319mil,-1535.182mil)(-320.838mil,-1504.882mil) on Top Overlay And Pad LED16-3(-398.218mil,-1549.557mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-590.102mil,-1189.375mil)(-580.9mil,-1194.688mil) on Top Overlay And Pad LED15-2(-615mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.902mil < 10mil) Between Track (-717.434mil,-1161.334mil)(-646.686mil,-1202.18mil) on Top Overlay And Pad LED15-2(-615mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-692.379mil,-1130.325mil)(-639.898mil,-1160.625mil) on Top Overlay And Pad LED15-2(-615mil,-1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-751.377mil,-1096.263mil)(-742.176mil,-1101.575mil) on Top Overlay And Pad LED15-1(-717.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.311mil < 10mil) Between Track (-717.434mil,-1161.334mil)(-646.686mil,-1202.18mil) on Top Overlay And Pad LED15-1(-717.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-692.379mil,-1130.325mil)(-639.898mil,-1160.625mil) on Top Overlay And Pad LED15-1(-717.278mil,-1115.95mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-652.952mil,-925.785mil)(-643.751mil,-931.098mil) on Top Overlay And Pad LED15-4(-618.853mil,-945.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-593.954mil,-959.848mil)(-541.473mil,-990.148mil) on Top Overlay And Pad LED15-4(-618.853mil,-945.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-491.677mil,-1018.898mil)(-482.475mil,-1024.21mil) on Top Overlay And Pad LED15-3(-516.575mil,-1004.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-526.027mil,-1044.526mil)(-502.16mil,-1058.306mil) on Top Overlay And Pad LED15-3(-516.575mil,-1004.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-526.032mil,-1044.526mil)(-515.94mil,-1082.173mil) on Top Overlay And Pad LED15-3(-516.575mil,-1004.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-593.954mil,-959.848mil)(-541.473mil,-990.148mil) on Top Overlay And Pad LED15-3(-516.575mil,-1004.523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-382.7mil,-836.023mil)(-373.499mil,-841.336mil) on Top Overlay And Pad LED14-2(-407.598mil,-821.648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-484.978mil,-776.973mil)(-432.497mil,-807.273mil) on Top Overlay And Pad LED14-2(-407.598mil,-821.648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-543.976mil,-742.911mil)(-534.774mil,-748.223mil) on Top Overlay And Pad LED14-1(-509.876mil,-762.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-484.978mil,-776.973mil)(-432.497mil,-807.273mil) on Top Overlay And Pad LED14-1(-509.876mil,-762.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-445.551mil,-572.434mil)(-436.349mil,-577.746mil) on Top Overlay And Pad LED14-4(-411.451mil,-592.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-386.553mil,-606.496mil)(-334.072mil,-636.796mil) on Top Overlay And Pad LED14-4(-411.451mil,-592.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-386.553mil,-606.496mil)(-334.072mil,-636.796mil) on Top Overlay And Pad LED14-3(-309.173mil,-651.171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (-284.275mil,-665.546mil)(-275.074mil,-670.859mil) on Top Overlay And Pad LED14-3(-309.173mil,-651.171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-318.625mil,-691.175mil)(-294.759mil,-704.954mil) on Top Overlay And Pad LED14-3(-309.173mil,-651.171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (-318.63mil,-691.174mil)(-308.538mil,-728.821mil) on Top Overlay And Pad LED14-3(-309.173mil,-651.171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (354.285mil,-1301.366mil)(363.486mil,-1306.679mil) on Top Overlay And Pad LED12-2(388.384mil,-1321.054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (413.283mil,-1335.429mil)(465.764mil,-1365.729mil) on Top Overlay And Pad LED12-2(388.384mil,-1321.054mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (413.283mil,-1335.429mil)(465.764mil,-1365.729mil) on Top Overlay And Pad LED12-1(490.662mil,-1380.104mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (515.56mil,-1394.479mil)(524.762mil,-1399.791mil) on Top Overlay And Pad LED12-1(490.662mil,-1380.104mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (417.135mil,-1564.956mil)(426.337mil,-1570.268mil) on Top Overlay And Pad LED12-4(392.237mil,-1550.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (314.858mil,-1505.906mil)(367.339mil,-1536.206mil) on Top Overlay And Pad LED12-4(392.237mil,-1550.581mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (275.545mil,-1437.748mil)(299.411mil,-1451.527mil) on Top Overlay And Pad LED12-3(289.959mil,-1491.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (289.324mil,-1413.881mil)(299.416mil,-1451.528mil) on Top Overlay And Pad LED12-3(289.959mil,-1491.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (255.86mil,-1471.843mil)(265.061mil,-1477.156mil) on Top Overlay And Pad LED12-3(289.959mil,-1491.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (314.858mil,-1505.906mil)(367.339mil,-1536.206mil) on Top Overlay And Pad LED12-3(289.959mil,-1491.531mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (691.378mil,-1403.041mil)(700.579mil,-1397.729mil) on Top Overlay And Pad LED11-2(725.477mil,-1383.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (750.376mil,-1368.979mil)(802.857mil,-1338.679mil) on Top Overlay And Pad LED11-2(725.477mil,-1383.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (852.653mil,-1309.929mil)(861.855mil,-1304.616mil) on Top Overlay And Pad LED11-1(827.755mil,-1324.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (750.376mil,-1368.979mil)(802.857mil,-1338.679mil) on Top Overlay And Pad LED11-1(827.755mil,-1324.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (951.078mil,-1480.406mil)(960.28mil,-1475.093mil) on Top Overlay And Pad LED11-4(926.18mil,-1494.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (848.801mil,-1539.456mil)(901.282mil,-1509.156mil) on Top Overlay And Pad LED11-4(926.18mil,-1494.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (789.803mil,-1573.518mil)(799.004mil,-1568.206mil) on Top Overlay And Pad LED11-3(823.902mil,-1553.831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (770.118mil,-1539.423mil)(793.985mil,-1525.643mil) on Top Overlay And Pad LED11-3(823.902mil,-1553.831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 10mil) Between Track (756.338mil,-1515.556mil)(793.987mil,-1525.64mil) on Top Overlay And Pad LED11-3(823.902mil,-1553.831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (848.801mil,-1539.456mil)(901.282mil,-1509.156mil) on Top Overlay And Pad LED11-3(823.902mil,-1553.831mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (943.15mil,-1159.375mil)(943.15mil,-1148.75mil) on Top Overlay And Pad LED10-2(943.15mil,-1120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (943.15mil,-1091.25mil)(943.15mil,-1030.65mil) on Top Overlay And Pad LED10-2(943.15mil,-1120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (943.15mil,-973.15mil)(943.15mil,-962.525mil) on Top Overlay And Pad LED10-1(943.15mil,-1001.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (943.15mil,-1091.25mil)(943.15mil,-1030.65mil) on Top Overlay And Pad LED10-1(943.15mil,-1001.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1140mil,-973.15mil)(1140mil,-962.525mil) on Top Overlay And Pad LED10-4(1140mil,-1001.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.065mil < 10mil) Between Track (1140mil,-1091.25mil)(1140mil,-1030.65mil) on Top Overlay And Pad LED10-4(1140mil,-1001.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1100.63mil,-1159.375mil)(1100.63mil,-1131.816mil) on Top Overlay And Pad LED10-3(1140mil,-1120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.845mil < 10mil) Between Track (1073.071mil,-1159.375mil)(1100.628mil,-1131.812mil) on Top Overlay And Pad LED10-3(1140mil,-1120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.845mil]
Rule Violations :490

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.383mil < 10mil) Between Text "巧" (263.32mil,1546.25mil) on Top Solder And Pad LED34-4(290.546mil,1499.273mil) on Top Layer [Top Solder] Mask Sliver [6.383mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.383mil < 10mil) Between Text "巧" (263.32mil,1546.25mil) on Top Solder And Pad LED34-3(392.824mil,1558.323mil) on Top Layer [Top Solder] Mask Sliver [6.383mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.67mil < 10mil) Between Via (614.842mil,1241.858mil) from Top Layer to Bottom Layer And Pad LED33-2(610mil,1180mil) on Top Layer [Top Solder] Mask Sliver [8.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.1mil < 10mil) Between Text "巧" (-361.582mil,1608.898mil) on Top Solder And Pad LED30-4(-387.295mil,1557.911mil) on Top Layer [Top Solder] Mask Sliver [9.1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.1mil < 10mil) Between Text "巧" (-361.582mil,1608.898mil) on Top Solder And Pad LED30-3(-285.017mil,1498.861mil) on Top Layer [Top Solder] Mask Sliver [9.1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.254mil < 10mil) Between Via (-765.104mil,1149.826mil) from Top Layer to Bottom Layer And Pad LED27-2(-715.351mil,1120.716mil) on Top Layer [Top Solder] Mask Sliver [3.254mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.271mil < 10mil) Between Via (-591.934mil,1223.064mil) from Top Layer to Bottom Layer And Pad LED27-1(-613.073mil,1179.766mil) on Top Layer [Top Solder] Mask Sliver [2.271mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.106mil < 10mil) Between Via (-1368.096mil,-95.964mil) from Top Layer to Bottom Layer And Pad LED21-2(-1325mil,-58.1mil) on Top Layer [Top Solder] Mask Sliver [3.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.837mil < 10mil) Between Via (-1372.74mil,90.672mil) from Top Layer to Bottom Layer And Pad LED21-1(-1325mil,60mil) on Top Layer [Top Solder] Mask Sliver [1.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.607mil < 10mil) Between Via (-614.38mil,-1238.268mil) from Top Layer to Bottom Layer And Pad LED15-2(-615mil,-1175mil) on Top Layer [Top Solder] Mask Sliver [8.607mil]
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=500mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01