INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jordan/OneDrive/College/Engineering/System on Chip/LED_core/LED_core.srcs/sources_1/new/timer_ms.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_ms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jordan/OneDrive/College/Engineering/System on Chip/LED_core/LED_core.srcs/sim_1/new/timer_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_test
