// Seed: 605482032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_5[1'b0] = 1'd0;
  type_7 id_6 (
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_2),
      .id_4(~id_4)
  );
endmodule
`timescale 1 ps / 1ps
module module_1 (
    output id_0,
    input  id_1
);
  always @(id_6) id_4 = 1'b0;
  type_8(
      id_6, id_4
  );
  always @(posedge 1 or posedge id_1) id_5 = 1;
  logic id_7;
endmodule
