// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/19/2021 12:34:33"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7_2 (
	clk,
	ARSTn,
	WEn,
	q);
input 	clk;
input 	ARSTn;
input 	WEn;
output 	[3:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARSTn	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WEn	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \ARSTn~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cnt_d|Add0~0_combout ;
wire \cnt_d|Add0~1 ;
wire \cnt_d|Add0~2_combout ;
wire \cnt_d|Add0~3 ;
wire \cnt_d|Add0~4_combout ;
wire \cnt_d|cnt~0_combout ;
wire \cnt_d|Add0~5 ;
wire \cnt_d|Add0~6_combout ;
wire \cnt_d|Add0~7 ;
wire \cnt_d|Add0~8_combout ;
wire \cnt_d|Add0~9 ;
wire \cnt_d|Add0~10_combout ;
wire \cnt_d|Add0~11 ;
wire \cnt_d|Add0~12_combout ;
wire \cnt_d|Add0~13 ;
wire \cnt_d|Add0~14_combout ;
wire \cnt_d|Add0~15 ;
wire \cnt_d|Add0~16_combout ;
wire \cnt_d|Add0~17 ;
wire \cnt_d|Add0~18_combout ;
wire \cnt_d|Add0~19 ;
wire \cnt_d|Add0~20_combout ;
wire \cnt_d|Add0~21 ;
wire \cnt_d|Add0~22_combout ;
wire \cnt_d|Add0~23 ;
wire \cnt_d|Add0~24_combout ;
wire \cnt_d|Add0~25 ;
wire \cnt_d|Add0~26_combout ;
wire \cnt_d|Add0~27 ;
wire \cnt_d|Add0~28_combout ;
wire \cnt_d|Add0~29 ;
wire \cnt_d|Add0~30_combout ;
wire \cnt_d|Add0~31 ;
wire \cnt_d|Add0~32_combout ;
wire \cnt_d|Add0~33 ;
wire \cnt_d|Add0~34_combout ;
wire \cnt_d|Add0~35 ;
wire \cnt_d|Add0~36_combout ;
wire \cnt_d|Add0~37 ;
wire \cnt_d|Add0~38_combout ;
wire \cnt_d|Add0~39 ;
wire \cnt_d|Add0~40_combout ;
wire \cnt_d|Add0~41 ;
wire \cnt_d|Add0~42_combout ;
wire \cnt_d|Add0~43 ;
wire \cnt_d|Add0~44_combout ;
wire \cnt_d|Add0~45 ;
wire \cnt_d|Add0~46_combout ;
wire \cnt_d|Equal0~6_combout ;
wire \cnt_d|Equal0~5_combout ;
wire \cnt_d|Equal0~7_combout ;
wire \cnt_d|Add0~47 ;
wire \cnt_d|Add0~48_combout ;
wire \cnt_d|Add0~49 ;
wire \cnt_d|Add0~50_combout ;
wire \cnt_d|Add0~51 ;
wire \cnt_d|Add0~52_combout ;
wire \cnt_d|Add0~53 ;
wire \cnt_d|Add0~54_combout ;
wire \cnt_d|Equal0~8_combout ;
wire \cnt_d|Add0~55 ;
wire \cnt_d|Add0~56_combout ;
wire \cnt_d|Add0~57 ;
wire \cnt_d|Add0~58_combout ;
wire \cnt_d|Add0~59 ;
wire \cnt_d|Add0~60_combout ;
wire \cnt_d|Add0~61 ;
wire \cnt_d|Add0~62_combout ;
wire \cnt_d|Equal0~9_combout ;
wire \cnt_d|Equal0~0_combout ;
wire \cnt_d|Equal0~3_combout ;
wire \cnt_d|Equal0~2_combout ;
wire \cnt_d|Equal0~1_combout ;
wire \cnt_d|Equal0~4_combout ;
wire \cnt_d|Equal0~10_combout ;
wire \adr|cnt[0]~5_combout ;
wire \adr|cnt[1]~4_combout ;
wire \adr|cnt[2]~0_combout ;
wire \WEn~input_o ;
wire \adr|cnt[1]~1_combout ;
wire \adr|cnt[1]~2_combout ;
wire \adr|cnt[3]~3_combout ;
wire \RAM|mem~128_combout ;
wire \RAM|mem~129_combout ;
wire \RAM|mem~28_q ;
wire \RAM|mem~134_combout ;
wire \RAM|mem~135_combout ;
wire \RAM|mem~60_q ;
wire \RAM|mem~44feeder_combout ;
wire \RAM|mem~130_combout ;
wire \RAM|mem~131_combout ;
wire \RAM|mem~44_q ;
wire \RAM|mem~132_combout ;
wire \RAM|mem~133_combout ;
wire \RAM|mem~12_q ;
wire \RAM|mem~71_combout ;
wire \RAM|mem~72_combout ;
wire \RAM|mem~36feeder_combout ;
wire \RAM|mem~112_combout ;
wire \RAM|mem~113_combout ;
wire \RAM|mem~36_q ;
wire \RAM|mem~118_combout ;
wire \RAM|mem~119_combout ;
wire \RAM|mem~52_q ;
wire \RAM|mem~20feeder_combout ;
wire \RAM|mem~114_combout ;
wire \RAM|mem~115_combout ;
wire \RAM|mem~20_q ;
wire \RAM|mem~116_combout ;
wire \RAM|mem~117_combout ;
wire \RAM|mem~4_q ;
wire \RAM|mem~66_combout ;
wire \RAM|mem~67_combout ;
wire \RAM|mem~140_combout ;
wire \RAM|mem~120_combout ;
wire \RAM|mem~121_combout ;
wire \RAM|mem~32_q ;
wire \RAM|mem~143_combout ;
wire \RAM|mem~126_combout ;
wire \RAM|mem~127_combout ;
wire \RAM|mem~48_q ;
wire \RAM|mem~141_combout ;
wire \RAM|mem~122_combout ;
wire \RAM|mem~123_combout ;
wire \RAM|mem~16_q ;
wire \RAM|mem~142_combout ;
wire \RAM|mem~124_combout ;
wire \RAM|mem~125_combout ;
wire \RAM|mem~0_q ;
wire \RAM|mem~68_combout ;
wire \RAM|mem~69_combout ;
wire \RAM|mem~70_combout ;
wire \RAM|mem~139_combout ;
wire \RAM|mem~110_combout ;
wire \RAM|mem~111_combout ;
wire \RAM|mem~56_q ;
wire \RAM|mem~136_combout ;
wire \RAM|mem~104_combout ;
wire \RAM|mem~105_combout ;
wire \RAM|mem~24_q ;
wire \RAM|mem~137_combout ;
wire \RAM|mem~106_combout ;
wire \RAM|mem~107_combout ;
wire \RAM|mem~40_q ;
wire \RAM|mem~138_combout ;
wire \RAM|mem~108_combout ;
wire \RAM|mem~109_combout ;
wire \RAM|mem~8_q ;
wire \RAM|mem~64_combout ;
wire \RAM|mem~65_combout ;
wire \RAM|mem~73_combout ;
wire \q~0_combout ;
wire \RAM|mem~144_combout ;
wire \RAM|mem~41_q ;
wire \RAM|mem~45_q ;
wire \RAM|mem~145_combout ;
wire \RAM|mem~33_q ;
wire \RAM|mem~37_q ;
wire \RAM|mem~74_combout ;
wire \RAM|mem~75_combout ;
wire \RAM|mem~150_combout ;
wire \RAM|mem~57_q ;
wire \RAM|mem~61_q ;
wire \RAM|mem~151_combout ;
wire \RAM|mem~49_q ;
wire \RAM|mem~53feeder_combout ;
wire \RAM|mem~53_q ;
wire \RAM|mem~81_combout ;
wire \RAM|mem~82_combout ;
wire \RAM|mem~21feeder_combout ;
wire \RAM|mem~21_q ;
wire \RAM|mem~29_q ;
wire \RAM|mem~147_combout ;
wire \RAM|mem~17_q ;
wire \RAM|mem~146_combout ;
wire \RAM|mem~25_q ;
wire \RAM|mem~76_combout ;
wire \RAM|mem~77_combout ;
wire \RAM|mem~5feeder_combout ;
wire \RAM|mem~5_q ;
wire \RAM|mem~13_q ;
wire \RAM|mem~149_combout ;
wire \RAM|mem~1_q ;
wire \RAM|mem~148_combout ;
wire \RAM|mem~9_q ;
wire \RAM|mem~78_combout ;
wire \RAM|mem~79_combout ;
wire \RAM|mem~80_combout ;
wire \RAM|mem~83_combout ;
wire \q~1_combout ;
wire \RAM|mem~46feeder_combout ;
wire \RAM|mem~46_q ;
wire \RAM|mem~30feeder_combout ;
wire \RAM|mem~30_q ;
wire \RAM|mem~14_q ;
wire \RAM|mem~91_combout ;
wire \RAM|mem~62_q ;
wire \RAM|mem~92_combout ;
wire \RAM|mem~159_combout ;
wire \RAM|mem~50_q ;
wire \RAM|mem~156_combout ;
wire \RAM|mem~18_q ;
wire \RAM|mem~158_combout ;
wire \RAM|mem~2_q ;
wire \RAM|mem~157_combout ;
wire \RAM|mem~34_q ;
wire \RAM|mem~88_combout ;
wire \RAM|mem~89_combout ;
wire \RAM|mem~152_combout ;
wire \RAM|mem~42_q ;
wire \RAM|mem~155_combout ;
wire \RAM|mem~58_q ;
wire \RAM|mem~153_combout ;
wire \RAM|mem~26_q ;
wire \RAM|mem~154_combout ;
wire \RAM|mem~10_q ;
wire \RAM|mem~86_combout ;
wire \RAM|mem~87_combout ;
wire \RAM|mem~90_combout ;
wire \RAM|mem~54_q ;
wire \RAM|mem~22_q ;
wire \RAM|mem~38feeder_combout ;
wire \RAM|mem~38_q ;
wire \RAM|mem~6_q ;
wire \RAM|mem~84_combout ;
wire \RAM|mem~85_combout ;
wire \RAM|mem~93_combout ;
wire \q~2_combout ;
wire \RAM|mem~55feeder_combout ;
wire \RAM|mem~55_q ;
wire \RAM|mem~63_q ;
wire \RAM|mem~167_combout ;
wire \RAM|mem~51_q ;
wire \RAM|mem~166_combout ;
wire \RAM|mem~59_q ;
wire \RAM|mem~101_combout ;
wire \RAM|mem~102_combout ;
wire \RAM|mem~23_q ;
wire \RAM|mem~161_combout ;
wire \RAM|mem~19_q ;
wire \RAM|mem~94_combout ;
wire \RAM|mem~31_q ;
wire \RAM|mem~160_combout ;
wire \RAM|mem~27_q ;
wire \RAM|mem~95_combout ;
wire \RAM|mem~164_combout ;
wire \RAM|mem~11_q ;
wire \RAM|mem~15_q ;
wire \RAM|mem~165_combout ;
wire \RAM|mem~3_q ;
wire \RAM|mem~7_q ;
wire \RAM|mem~98_combout ;
wire \RAM|mem~99_combout ;
wire \RAM|mem~39feeder_combout ;
wire \RAM|mem~39_q ;
wire \RAM|mem~47_q ;
wire \RAM|mem~162_combout ;
wire \RAM|mem~43_q ;
wire \RAM|mem~163_combout ;
wire \RAM|mem~35_q ;
wire \RAM|mem~96_combout ;
wire \RAM|mem~97_combout ;
wire \RAM|mem~100_combout ;
wire \RAM|mem~103_combout ;
wire \q~3_combout ;
wire [3:0] \RAM|q ;
wire [3:0] \adr|cnt ;
wire [31:0] \cnt_d|cnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \q[0]~output (
	.i(\q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \q[1]~output (
	.i(\q~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \q[2]~output (
	.i(\q~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \q[3]~output (
	.i(\q~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \ARSTn~input (
	.i(ARSTn),
	.ibar(gnd),
	.o(\ARSTn~input_o ));
// synopsys translate_off
defparam \ARSTn~input .bus_hold = "false";
defparam \ARSTn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneive_lcell_comb \cnt_d|Add0~0 (
// Equation(s):
// \cnt_d|Add0~0_combout  = \cnt_d|cnt [0] $ (VCC)
// \cnt_d|Add0~1  = CARRY(\cnt_d|cnt [0])

	.dataa(gnd),
	.datab(\cnt_d|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_d|Add0~0_combout ),
	.cout(\cnt_d|Add0~1 ));
// synopsys translate_off
defparam \cnt_d|Add0~0 .lut_mask = 16'h33CC;
defparam \cnt_d|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N1
dffeas \cnt_d|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[0] .is_wysiwyg = "true";
defparam \cnt_d|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneive_lcell_comb \cnt_d|Add0~2 (
// Equation(s):
// \cnt_d|Add0~2_combout  = (\cnt_d|cnt [1] & (!\cnt_d|Add0~1 )) # (!\cnt_d|cnt [1] & ((\cnt_d|Add0~1 ) # (GND)))
// \cnt_d|Add0~3  = CARRY((!\cnt_d|Add0~1 ) # (!\cnt_d|cnt [1]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~1 ),
	.combout(\cnt_d|Add0~2_combout ),
	.cout(\cnt_d|Add0~3 ));
// synopsys translate_off
defparam \cnt_d|Add0~2 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N3
dffeas \cnt_d|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[1] .is_wysiwyg = "true";
defparam \cnt_d|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneive_lcell_comb \cnt_d|Add0~4 (
// Equation(s):
// \cnt_d|Add0~4_combout  = (\cnt_d|cnt [2] & (\cnt_d|Add0~3  $ (GND))) # (!\cnt_d|cnt [2] & (!\cnt_d|Add0~3  & VCC))
// \cnt_d|Add0~5  = CARRY((\cnt_d|cnt [2] & !\cnt_d|Add0~3 ))

	.dataa(\cnt_d|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~3 ),
	.combout(\cnt_d|Add0~4_combout ),
	.cout(\cnt_d|Add0~5 ));
// synopsys translate_off
defparam \cnt_d|Add0~4 .lut_mask = 16'hA50A;
defparam \cnt_d|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N4
cycloneive_lcell_comb \cnt_d|cnt~0 (
// Equation(s):
// \cnt_d|cnt~0_combout  = (\cnt_d|Add0~4_combout  & !\cnt_d|Equal0~10_combout )

	.dataa(gnd),
	.datab(\cnt_d|Add0~4_combout ),
	.datac(gnd),
	.datad(\cnt_d|Equal0~10_combout ),
	.cin(gnd),
	.combout(\cnt_d|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|cnt~0 .lut_mask = 16'h00CC;
defparam \cnt_d|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \cnt_d|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[2] .is_wysiwyg = "true";
defparam \cnt_d|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneive_lcell_comb \cnt_d|Add0~6 (
// Equation(s):
// \cnt_d|Add0~6_combout  = (\cnt_d|cnt [3] & (!\cnt_d|Add0~5 )) # (!\cnt_d|cnt [3] & ((\cnt_d|Add0~5 ) # (GND)))
// \cnt_d|Add0~7  = CARRY((!\cnt_d|Add0~5 ) # (!\cnt_d|cnt [3]))

	.dataa(\cnt_d|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~5 ),
	.combout(\cnt_d|Add0~6_combout ),
	.cout(\cnt_d|Add0~7 ));
// synopsys translate_off
defparam \cnt_d|Add0~6 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N7
dffeas \cnt_d|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[3] .is_wysiwyg = "true";
defparam \cnt_d|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneive_lcell_comb \cnt_d|Add0~8 (
// Equation(s):
// \cnt_d|Add0~8_combout  = (\cnt_d|cnt [4] & (\cnt_d|Add0~7  $ (GND))) # (!\cnt_d|cnt [4] & (!\cnt_d|Add0~7  & VCC))
// \cnt_d|Add0~9  = CARRY((\cnt_d|cnt [4] & !\cnt_d|Add0~7 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~7 ),
	.combout(\cnt_d|Add0~8_combout ),
	.cout(\cnt_d|Add0~9 ));
// synopsys translate_off
defparam \cnt_d|Add0~8 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \cnt_d|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[4] .is_wysiwyg = "true";
defparam \cnt_d|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneive_lcell_comb \cnt_d|Add0~10 (
// Equation(s):
// \cnt_d|Add0~10_combout  = (\cnt_d|cnt [5] & (!\cnt_d|Add0~9 )) # (!\cnt_d|cnt [5] & ((\cnt_d|Add0~9 ) # (GND)))
// \cnt_d|Add0~11  = CARRY((!\cnt_d|Add0~9 ) # (!\cnt_d|cnt [5]))

	.dataa(\cnt_d|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~9 ),
	.combout(\cnt_d|Add0~10_combout ),
	.cout(\cnt_d|Add0~11 ));
// synopsys translate_off
defparam \cnt_d|Add0~10 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \cnt_d|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[5] .is_wysiwyg = "true";
defparam \cnt_d|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneive_lcell_comb \cnt_d|Add0~12 (
// Equation(s):
// \cnt_d|Add0~12_combout  = (\cnt_d|cnt [6] & (\cnt_d|Add0~11  $ (GND))) # (!\cnt_d|cnt [6] & (!\cnt_d|Add0~11  & VCC))
// \cnt_d|Add0~13  = CARRY((\cnt_d|cnt [6] & !\cnt_d|Add0~11 ))

	.dataa(\cnt_d|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~11 ),
	.combout(\cnt_d|Add0~12_combout ),
	.cout(\cnt_d|Add0~13 ));
// synopsys translate_off
defparam \cnt_d|Add0~12 .lut_mask = 16'hA50A;
defparam \cnt_d|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \cnt_d|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[6] .is_wysiwyg = "true";
defparam \cnt_d|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneive_lcell_comb \cnt_d|Add0~14 (
// Equation(s):
// \cnt_d|Add0~14_combout  = (\cnt_d|cnt [7] & (!\cnt_d|Add0~13 )) # (!\cnt_d|cnt [7] & ((\cnt_d|Add0~13 ) # (GND)))
// \cnt_d|Add0~15  = CARRY((!\cnt_d|Add0~13 ) # (!\cnt_d|cnt [7]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~13 ),
	.combout(\cnt_d|Add0~14_combout ),
	.cout(\cnt_d|Add0~15 ));
// synopsys translate_off
defparam \cnt_d|Add0~14 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N15
dffeas \cnt_d|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[7] .is_wysiwyg = "true";
defparam \cnt_d|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneive_lcell_comb \cnt_d|Add0~16 (
// Equation(s):
// \cnt_d|Add0~16_combout  = (\cnt_d|cnt [8] & (\cnt_d|Add0~15  $ (GND))) # (!\cnt_d|cnt [8] & (!\cnt_d|Add0~15  & VCC))
// \cnt_d|Add0~17  = CARRY((\cnt_d|cnt [8] & !\cnt_d|Add0~15 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~15 ),
	.combout(\cnt_d|Add0~16_combout ),
	.cout(\cnt_d|Add0~17 ));
// synopsys translate_off
defparam \cnt_d|Add0~16 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \cnt_d|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[8] .is_wysiwyg = "true";
defparam \cnt_d|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneive_lcell_comb \cnt_d|Add0~18 (
// Equation(s):
// \cnt_d|Add0~18_combout  = (\cnt_d|cnt [9] & (!\cnt_d|Add0~17 )) # (!\cnt_d|cnt [9] & ((\cnt_d|Add0~17 ) # (GND)))
// \cnt_d|Add0~19  = CARRY((!\cnt_d|Add0~17 ) # (!\cnt_d|cnt [9]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~17 ),
	.combout(\cnt_d|Add0~18_combout ),
	.cout(\cnt_d|Add0~19 ));
// synopsys translate_off
defparam \cnt_d|Add0~18 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \cnt_d|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[9] .is_wysiwyg = "true";
defparam \cnt_d|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneive_lcell_comb \cnt_d|Add0~20 (
// Equation(s):
// \cnt_d|Add0~20_combout  = (\cnt_d|cnt [10] & (\cnt_d|Add0~19  $ (GND))) # (!\cnt_d|cnt [10] & (!\cnt_d|Add0~19  & VCC))
// \cnt_d|Add0~21  = CARRY((\cnt_d|cnt [10] & !\cnt_d|Add0~19 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~19 ),
	.combout(\cnt_d|Add0~20_combout ),
	.cout(\cnt_d|Add0~21 ));
// synopsys translate_off
defparam \cnt_d|Add0~20 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \cnt_d|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[10] .is_wysiwyg = "true";
defparam \cnt_d|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneive_lcell_comb \cnt_d|Add0~22 (
// Equation(s):
// \cnt_d|Add0~22_combout  = (\cnt_d|cnt [11] & (!\cnt_d|Add0~21 )) # (!\cnt_d|cnt [11] & ((\cnt_d|Add0~21 ) # (GND)))
// \cnt_d|Add0~23  = CARRY((!\cnt_d|Add0~21 ) # (!\cnt_d|cnt [11]))

	.dataa(\cnt_d|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~21 ),
	.combout(\cnt_d|Add0~22_combout ),
	.cout(\cnt_d|Add0~23 ));
// synopsys translate_off
defparam \cnt_d|Add0~22 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \cnt_d|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[11] .is_wysiwyg = "true";
defparam \cnt_d|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneive_lcell_comb \cnt_d|Add0~24 (
// Equation(s):
// \cnt_d|Add0~24_combout  = (\cnt_d|cnt [12] & (\cnt_d|Add0~23  $ (GND))) # (!\cnt_d|cnt [12] & (!\cnt_d|Add0~23  & VCC))
// \cnt_d|Add0~25  = CARRY((\cnt_d|cnt [12] & !\cnt_d|Add0~23 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~23 ),
	.combout(\cnt_d|Add0~24_combout ),
	.cout(\cnt_d|Add0~25 ));
// synopsys translate_off
defparam \cnt_d|Add0~24 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \cnt_d|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[12] .is_wysiwyg = "true";
defparam \cnt_d|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneive_lcell_comb \cnt_d|Add0~26 (
// Equation(s):
// \cnt_d|Add0~26_combout  = (\cnt_d|cnt [13] & (!\cnt_d|Add0~25 )) # (!\cnt_d|cnt [13] & ((\cnt_d|Add0~25 ) # (GND)))
// \cnt_d|Add0~27  = CARRY((!\cnt_d|Add0~25 ) # (!\cnt_d|cnt [13]))

	.dataa(\cnt_d|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~25 ),
	.combout(\cnt_d|Add0~26_combout ),
	.cout(\cnt_d|Add0~27 ));
// synopsys translate_off
defparam \cnt_d|Add0~26 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N27
dffeas \cnt_d|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[13] .is_wysiwyg = "true";
defparam \cnt_d|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneive_lcell_comb \cnt_d|Add0~28 (
// Equation(s):
// \cnt_d|Add0~28_combout  = (\cnt_d|cnt [14] & (\cnt_d|Add0~27  $ (GND))) # (!\cnt_d|cnt [14] & (!\cnt_d|Add0~27  & VCC))
// \cnt_d|Add0~29  = CARRY((\cnt_d|cnt [14] & !\cnt_d|Add0~27 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~27 ),
	.combout(\cnt_d|Add0~28_combout ),
	.cout(\cnt_d|Add0~29 ));
// synopsys translate_off
defparam \cnt_d|Add0~28 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \cnt_d|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[14] .is_wysiwyg = "true";
defparam \cnt_d|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneive_lcell_comb \cnt_d|Add0~30 (
// Equation(s):
// \cnt_d|Add0~30_combout  = (\cnt_d|cnt [15] & (!\cnt_d|Add0~29 )) # (!\cnt_d|cnt [15] & ((\cnt_d|Add0~29 ) # (GND)))
// \cnt_d|Add0~31  = CARRY((!\cnt_d|Add0~29 ) # (!\cnt_d|cnt [15]))

	.dataa(\cnt_d|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~29 ),
	.combout(\cnt_d|Add0~30_combout ),
	.cout(\cnt_d|Add0~31 ));
// synopsys translate_off
defparam \cnt_d|Add0~30 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \cnt_d|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[15] .is_wysiwyg = "true";
defparam \cnt_d|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N0
cycloneive_lcell_comb \cnt_d|Add0~32 (
// Equation(s):
// \cnt_d|Add0~32_combout  = (\cnt_d|cnt [16] & (\cnt_d|Add0~31  $ (GND))) # (!\cnt_d|cnt [16] & (!\cnt_d|Add0~31  & VCC))
// \cnt_d|Add0~33  = CARRY((\cnt_d|cnt [16] & !\cnt_d|Add0~31 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~31 ),
	.combout(\cnt_d|Add0~32_combout ),
	.cout(\cnt_d|Add0~33 ));
// synopsys translate_off
defparam \cnt_d|Add0~32 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \cnt_d|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[16] .is_wysiwyg = "true";
defparam \cnt_d|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N2
cycloneive_lcell_comb \cnt_d|Add0~34 (
// Equation(s):
// \cnt_d|Add0~34_combout  = (\cnt_d|cnt [17] & (!\cnt_d|Add0~33 )) # (!\cnt_d|cnt [17] & ((\cnt_d|Add0~33 ) # (GND)))
// \cnt_d|Add0~35  = CARRY((!\cnt_d|Add0~33 ) # (!\cnt_d|cnt [17]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~33 ),
	.combout(\cnt_d|Add0~34_combout ),
	.cout(\cnt_d|Add0~35 ));
// synopsys translate_off
defparam \cnt_d|Add0~34 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N3
dffeas \cnt_d|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[17] .is_wysiwyg = "true";
defparam \cnt_d|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N4
cycloneive_lcell_comb \cnt_d|Add0~36 (
// Equation(s):
// \cnt_d|Add0~36_combout  = (\cnt_d|cnt [18] & (\cnt_d|Add0~35  $ (GND))) # (!\cnt_d|cnt [18] & (!\cnt_d|Add0~35  & VCC))
// \cnt_d|Add0~37  = CARRY((\cnt_d|cnt [18] & !\cnt_d|Add0~35 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~35 ),
	.combout(\cnt_d|Add0~36_combout ),
	.cout(\cnt_d|Add0~37 ));
// synopsys translate_off
defparam \cnt_d|Add0~36 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N5
dffeas \cnt_d|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[18] .is_wysiwyg = "true";
defparam \cnt_d|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N6
cycloneive_lcell_comb \cnt_d|Add0~38 (
// Equation(s):
// \cnt_d|Add0~38_combout  = (\cnt_d|cnt [19] & (!\cnt_d|Add0~37 )) # (!\cnt_d|cnt [19] & ((\cnt_d|Add0~37 ) # (GND)))
// \cnt_d|Add0~39  = CARRY((!\cnt_d|Add0~37 ) # (!\cnt_d|cnt [19]))

	.dataa(\cnt_d|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~37 ),
	.combout(\cnt_d|Add0~38_combout ),
	.cout(\cnt_d|Add0~39 ));
// synopsys translate_off
defparam \cnt_d|Add0~38 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N7
dffeas \cnt_d|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[19] .is_wysiwyg = "true";
defparam \cnt_d|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N8
cycloneive_lcell_comb \cnt_d|Add0~40 (
// Equation(s):
// \cnt_d|Add0~40_combout  = (\cnt_d|cnt [20] & (\cnt_d|Add0~39  $ (GND))) # (!\cnt_d|cnt [20] & (!\cnt_d|Add0~39  & VCC))
// \cnt_d|Add0~41  = CARRY((\cnt_d|cnt [20] & !\cnt_d|Add0~39 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~39 ),
	.combout(\cnt_d|Add0~40_combout ),
	.cout(\cnt_d|Add0~41 ));
// synopsys translate_off
defparam \cnt_d|Add0~40 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N9
dffeas \cnt_d|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[20] .is_wysiwyg = "true";
defparam \cnt_d|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N10
cycloneive_lcell_comb \cnt_d|Add0~42 (
// Equation(s):
// \cnt_d|Add0~42_combout  = (\cnt_d|cnt [21] & (!\cnt_d|Add0~41 )) # (!\cnt_d|cnt [21] & ((\cnt_d|Add0~41 ) # (GND)))
// \cnt_d|Add0~43  = CARRY((!\cnt_d|Add0~41 ) # (!\cnt_d|cnt [21]))

	.dataa(\cnt_d|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~41 ),
	.combout(\cnt_d|Add0~42_combout ),
	.cout(\cnt_d|Add0~43 ));
// synopsys translate_off
defparam \cnt_d|Add0~42 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N11
dffeas \cnt_d|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[21] .is_wysiwyg = "true";
defparam \cnt_d|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N12
cycloneive_lcell_comb \cnt_d|Add0~44 (
// Equation(s):
// \cnt_d|Add0~44_combout  = (\cnt_d|cnt [22] & (\cnt_d|Add0~43  $ (GND))) # (!\cnt_d|cnt [22] & (!\cnt_d|Add0~43  & VCC))
// \cnt_d|Add0~45  = CARRY((\cnt_d|cnt [22] & !\cnt_d|Add0~43 ))

	.dataa(\cnt_d|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~43 ),
	.combout(\cnt_d|Add0~44_combout ),
	.cout(\cnt_d|Add0~45 ));
// synopsys translate_off
defparam \cnt_d|Add0~44 .lut_mask = 16'hA50A;
defparam \cnt_d|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \cnt_d|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[22] .is_wysiwyg = "true";
defparam \cnt_d|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N14
cycloneive_lcell_comb \cnt_d|Add0~46 (
// Equation(s):
// \cnt_d|Add0~46_combout  = (\cnt_d|cnt [23] & (!\cnt_d|Add0~45 )) # (!\cnt_d|cnt [23] & ((\cnt_d|Add0~45 ) # (GND)))
// \cnt_d|Add0~47  = CARRY((!\cnt_d|Add0~45 ) # (!\cnt_d|cnt [23]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~45 ),
	.combout(\cnt_d|Add0~46_combout ),
	.cout(\cnt_d|Add0~47 ));
// synopsys translate_off
defparam \cnt_d|Add0~46 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N15
dffeas \cnt_d|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[23] .is_wysiwyg = "true";
defparam \cnt_d|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N22
cycloneive_lcell_comb \cnt_d|Equal0~6 (
// Equation(s):
// \cnt_d|Equal0~6_combout  = (!\cnt_d|cnt [21] & !\cnt_d|cnt [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cnt_d|cnt [21]),
	.datad(\cnt_d|cnt [20]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~6 .lut_mask = 16'h000F;
defparam \cnt_d|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneive_lcell_comb \cnt_d|Equal0~5 (
// Equation(s):
// \cnt_d|Equal0~5_combout  = (!\cnt_d|cnt [18] & (!\cnt_d|cnt [19] & (!\cnt_d|cnt [17] & !\cnt_d|cnt [16])))

	.dataa(\cnt_d|cnt [18]),
	.datab(\cnt_d|cnt [19]),
	.datac(\cnt_d|cnt [17]),
	.datad(\cnt_d|cnt [16]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~5 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneive_lcell_comb \cnt_d|Equal0~7 (
// Equation(s):
// \cnt_d|Equal0~7_combout  = (!\cnt_d|cnt [23] & (!\cnt_d|cnt [22] & (\cnt_d|Equal0~6_combout  & \cnt_d|Equal0~5_combout )))

	.dataa(\cnt_d|cnt [23]),
	.datab(\cnt_d|cnt [22]),
	.datac(\cnt_d|Equal0~6_combout ),
	.datad(\cnt_d|Equal0~5_combout ),
	.cin(gnd),
	.combout(\cnt_d|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~7 .lut_mask = 16'h1000;
defparam \cnt_d|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N16
cycloneive_lcell_comb \cnt_d|Add0~48 (
// Equation(s):
// \cnt_d|Add0~48_combout  = (\cnt_d|cnt [24] & (\cnt_d|Add0~47  $ (GND))) # (!\cnt_d|cnt [24] & (!\cnt_d|Add0~47  & VCC))
// \cnt_d|Add0~49  = CARRY((\cnt_d|cnt [24] & !\cnt_d|Add0~47 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~47 ),
	.combout(\cnt_d|Add0~48_combout ),
	.cout(\cnt_d|Add0~49 ));
// synopsys translate_off
defparam \cnt_d|Add0~48 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N17
dffeas \cnt_d|cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[24] .is_wysiwyg = "true";
defparam \cnt_d|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N18
cycloneive_lcell_comb \cnt_d|Add0~50 (
// Equation(s):
// \cnt_d|Add0~50_combout  = (\cnt_d|cnt [25] & (!\cnt_d|Add0~49 )) # (!\cnt_d|cnt [25] & ((\cnt_d|Add0~49 ) # (GND)))
// \cnt_d|Add0~51  = CARRY((!\cnt_d|Add0~49 ) # (!\cnt_d|cnt [25]))

	.dataa(gnd),
	.datab(\cnt_d|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~49 ),
	.combout(\cnt_d|Add0~50_combout ),
	.cout(\cnt_d|Add0~51 ));
// synopsys translate_off
defparam \cnt_d|Add0~50 .lut_mask = 16'h3C3F;
defparam \cnt_d|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N19
dffeas \cnt_d|cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[25] .is_wysiwyg = "true";
defparam \cnt_d|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N20
cycloneive_lcell_comb \cnt_d|Add0~52 (
// Equation(s):
// \cnt_d|Add0~52_combout  = (\cnt_d|cnt [26] & (\cnt_d|Add0~51  $ (GND))) # (!\cnt_d|cnt [26] & (!\cnt_d|Add0~51  & VCC))
// \cnt_d|Add0~53  = CARRY((\cnt_d|cnt [26] & !\cnt_d|Add0~51 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~51 ),
	.combout(\cnt_d|Add0~52_combout ),
	.cout(\cnt_d|Add0~53 ));
// synopsys translate_off
defparam \cnt_d|Add0~52 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N21
dffeas \cnt_d|cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[26] .is_wysiwyg = "true";
defparam \cnt_d|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N22
cycloneive_lcell_comb \cnt_d|Add0~54 (
// Equation(s):
// \cnt_d|Add0~54_combout  = (\cnt_d|cnt [27] & (!\cnt_d|Add0~53 )) # (!\cnt_d|cnt [27] & ((\cnt_d|Add0~53 ) # (GND)))
// \cnt_d|Add0~55  = CARRY((!\cnt_d|Add0~53 ) # (!\cnt_d|cnt [27]))

	.dataa(\cnt_d|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~53 ),
	.combout(\cnt_d|Add0~54_combout ),
	.cout(\cnt_d|Add0~55 ));
// synopsys translate_off
defparam \cnt_d|Add0~54 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N23
dffeas \cnt_d|cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[27] .is_wysiwyg = "true";
defparam \cnt_d|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneive_lcell_comb \cnt_d|Equal0~8 (
// Equation(s):
// \cnt_d|Equal0~8_combout  = (!\cnt_d|cnt [24] & (!\cnt_d|cnt [25] & (!\cnt_d|cnt [27] & !\cnt_d|cnt [26])))

	.dataa(\cnt_d|cnt [24]),
	.datab(\cnt_d|cnt [25]),
	.datac(\cnt_d|cnt [27]),
	.datad(\cnt_d|cnt [26]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~8 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N24
cycloneive_lcell_comb \cnt_d|Add0~56 (
// Equation(s):
// \cnt_d|Add0~56_combout  = (\cnt_d|cnt [28] & (\cnt_d|Add0~55  $ (GND))) # (!\cnt_d|cnt [28] & (!\cnt_d|Add0~55  & VCC))
// \cnt_d|Add0~57  = CARRY((\cnt_d|cnt [28] & !\cnt_d|Add0~55 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~55 ),
	.combout(\cnt_d|Add0~56_combout ),
	.cout(\cnt_d|Add0~57 ));
// synopsys translate_off
defparam \cnt_d|Add0~56 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \cnt_d|cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[28] .is_wysiwyg = "true";
defparam \cnt_d|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N26
cycloneive_lcell_comb \cnt_d|Add0~58 (
// Equation(s):
// \cnt_d|Add0~58_combout  = (\cnt_d|cnt [29] & (!\cnt_d|Add0~57 )) # (!\cnt_d|cnt [29] & ((\cnt_d|Add0~57 ) # (GND)))
// \cnt_d|Add0~59  = CARRY((!\cnt_d|Add0~57 ) # (!\cnt_d|cnt [29]))

	.dataa(\cnt_d|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~57 ),
	.combout(\cnt_d|Add0~58_combout ),
	.cout(\cnt_d|Add0~59 ));
// synopsys translate_off
defparam \cnt_d|Add0~58 .lut_mask = 16'h5A5F;
defparam \cnt_d|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N27
dffeas \cnt_d|cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[29] .is_wysiwyg = "true";
defparam \cnt_d|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N28
cycloneive_lcell_comb \cnt_d|Add0~60 (
// Equation(s):
// \cnt_d|Add0~60_combout  = (\cnt_d|cnt [30] & (\cnt_d|Add0~59  $ (GND))) # (!\cnt_d|cnt [30] & (!\cnt_d|Add0~59  & VCC))
// \cnt_d|Add0~61  = CARRY((\cnt_d|cnt [30] & !\cnt_d|Add0~59 ))

	.dataa(gnd),
	.datab(\cnt_d|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_d|Add0~59 ),
	.combout(\cnt_d|Add0~60_combout ),
	.cout(\cnt_d|Add0~61 ));
// synopsys translate_off
defparam \cnt_d|Add0~60 .lut_mask = 16'hC30C;
defparam \cnt_d|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N29
dffeas \cnt_d|cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[30] .is_wysiwyg = "true";
defparam \cnt_d|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N30
cycloneive_lcell_comb \cnt_d|Add0~62 (
// Equation(s):
// \cnt_d|Add0~62_combout  = \cnt_d|cnt [31] $ (\cnt_d|Add0~61 )

	.dataa(\cnt_d|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_d|Add0~61 ),
	.combout(\cnt_d|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Add0~62 .lut_mask = 16'h5A5A;
defparam \cnt_d|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y1_N31
dffeas \cnt_d|cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt_d|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_d|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_d|cnt[31] .is_wysiwyg = "true";
defparam \cnt_d|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
cycloneive_lcell_comb \cnt_d|Equal0~9 (
// Equation(s):
// \cnt_d|Equal0~9_combout  = (!\cnt_d|cnt [31] & (!\cnt_d|cnt [29] & (!\cnt_d|cnt [30] & !\cnt_d|cnt [28])))

	.dataa(\cnt_d|cnt [31]),
	.datab(\cnt_d|cnt [29]),
	.datac(\cnt_d|cnt [30]),
	.datad(\cnt_d|cnt [28]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~9 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N30
cycloneive_lcell_comb \cnt_d|Equal0~0 (
// Equation(s):
// \cnt_d|Equal0~0_combout  = (!\cnt_d|cnt [2] & (!\cnt_d|cnt [3] & (\cnt_d|cnt [0] & \cnt_d|cnt [1])))

	.dataa(\cnt_d|cnt [2]),
	.datab(\cnt_d|cnt [3]),
	.datac(\cnt_d|cnt [0]),
	.datad(\cnt_d|cnt [1]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~0 .lut_mask = 16'h1000;
defparam \cnt_d|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N16
cycloneive_lcell_comb \cnt_d|Equal0~3 (
// Equation(s):
// \cnt_d|Equal0~3_combout  = (!\cnt_d|cnt [13] & (!\cnt_d|cnt [14] & (!\cnt_d|cnt [15] & !\cnt_d|cnt [12])))

	.dataa(\cnt_d|cnt [13]),
	.datab(\cnt_d|cnt [14]),
	.datac(\cnt_d|cnt [15]),
	.datad(\cnt_d|cnt [12]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~3 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N26
cycloneive_lcell_comb \cnt_d|Equal0~2 (
// Equation(s):
// \cnt_d|Equal0~2_combout  = (!\cnt_d|cnt [8] & (!\cnt_d|cnt [9] & (!\cnt_d|cnt [11] & !\cnt_d|cnt [10])))

	.dataa(\cnt_d|cnt [8]),
	.datab(\cnt_d|cnt [9]),
	.datac(\cnt_d|cnt [11]),
	.datad(\cnt_d|cnt [10]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~2 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N28
cycloneive_lcell_comb \cnt_d|Equal0~1 (
// Equation(s):
// \cnt_d|Equal0~1_combout  = (!\cnt_d|cnt [4] & (!\cnt_d|cnt [5] & (!\cnt_d|cnt [7] & !\cnt_d|cnt [6])))

	.dataa(\cnt_d|cnt [4]),
	.datab(\cnt_d|cnt [5]),
	.datac(\cnt_d|cnt [7]),
	.datad(\cnt_d|cnt [6]),
	.cin(gnd),
	.combout(\cnt_d|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~1 .lut_mask = 16'h0001;
defparam \cnt_d|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N2
cycloneive_lcell_comb \cnt_d|Equal0~4 (
// Equation(s):
// \cnt_d|Equal0~4_combout  = (\cnt_d|Equal0~0_combout  & (\cnt_d|Equal0~3_combout  & (\cnt_d|Equal0~2_combout  & \cnt_d|Equal0~1_combout )))

	.dataa(\cnt_d|Equal0~0_combout ),
	.datab(\cnt_d|Equal0~3_combout ),
	.datac(\cnt_d|Equal0~2_combout ),
	.datad(\cnt_d|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cnt_d|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~4 .lut_mask = 16'h8000;
defparam \cnt_d|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneive_lcell_comb \cnt_d|Equal0~10 (
// Equation(s):
// \cnt_d|Equal0~10_combout  = (\cnt_d|Equal0~7_combout  & (\cnt_d|Equal0~8_combout  & (\cnt_d|Equal0~9_combout  & \cnt_d|Equal0~4_combout )))

	.dataa(\cnt_d|Equal0~7_combout ),
	.datab(\cnt_d|Equal0~8_combout ),
	.datac(\cnt_d|Equal0~9_combout ),
	.datad(\cnt_d|Equal0~4_combout ),
	.cin(gnd),
	.combout(\cnt_d|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_d|Equal0~10 .lut_mask = 16'h8000;
defparam \cnt_d|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneive_lcell_comb \adr|cnt[0]~5 (
// Equation(s):
// \adr|cnt[0]~5_combout  = \adr|cnt [0] $ (\cnt_d|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(\cnt_d|Equal0~10_combout ),
	.cin(gnd),
	.combout(\adr|cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[0]~5 .lut_mask = 16'h0FF0;
defparam \adr|cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \adr|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adr|cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(\ARSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adr|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adr|cnt[0] .is_wysiwyg = "true";
defparam \adr|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneive_lcell_comb \adr|cnt[1]~4 (
// Equation(s):
// \adr|cnt[1]~4_combout  = \adr|cnt [1] $ (((\adr|cnt [0] & \cnt_d|Equal0~10_combout )))

	.dataa(\adr|cnt [0]),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(\cnt_d|Equal0~10_combout ),
	.cin(gnd),
	.combout(\adr|cnt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[1]~4 .lut_mask = 16'h5AF0;
defparam \adr|cnt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \adr|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adr|cnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\ARSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adr|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adr|cnt[1] .is_wysiwyg = "true";
defparam \adr|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneive_lcell_comb \adr|cnt[2]~0 (
// Equation(s):
// \adr|cnt[2]~0_combout  = \adr|cnt [2] $ (((\adr|cnt [0] & (\adr|cnt [1] & \cnt_d|Equal0~10_combout ))))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [2]),
	.datad(\cnt_d|Equal0~10_combout ),
	.cin(gnd),
	.combout(\adr|cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[2]~0 .lut_mask = 16'h78F0;
defparam \adr|cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N15
dffeas \adr|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adr|cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(\ARSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adr|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adr|cnt[2] .is_wysiwyg = "true";
defparam \adr|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \WEn~input (
	.i(WEn),
	.ibar(gnd),
	.o(\WEn~input_o ));
// synopsys translate_off
defparam \WEn~input .bus_hold = "false";
defparam \WEn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
cycloneive_lcell_comb \adr|cnt[1]~1 (
// Equation(s):
// \adr|cnt[1]~1_combout  = (\adr|cnt [0] & \cnt_d|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(\cnt_d|Equal0~8_combout ),
	.cin(gnd),
	.combout(\adr|cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[1]~1 .lut_mask = 16'hF000;
defparam \adr|cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneive_lcell_comb \adr|cnt[1]~2 (
// Equation(s):
// \adr|cnt[1]~2_combout  = (\cnt_d|Equal0~7_combout  & (\cnt_d|Equal0~9_combout  & (\adr|cnt[1]~1_combout  & \cnt_d|Equal0~4_combout )))

	.dataa(\cnt_d|Equal0~7_combout ),
	.datab(\cnt_d|Equal0~9_combout ),
	.datac(\adr|cnt[1]~1_combout ),
	.datad(\cnt_d|Equal0~4_combout ),
	.cin(gnd),
	.combout(\adr|cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[1]~2 .lut_mask = 16'h8000;
defparam \adr|cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneive_lcell_comb \adr|cnt[3]~3 (
// Equation(s):
// \adr|cnt[3]~3_combout  = \adr|cnt [3] $ (((\adr|cnt [1] & (\adr|cnt [2] & \adr|cnt[1]~2_combout ))))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [3]),
	.datad(\adr|cnt[1]~2_combout ),
	.cin(gnd),
	.combout(\adr|cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \adr|cnt[3]~3 .lut_mask = 16'h78F0;
defparam \adr|cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \adr|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adr|cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\ARSTn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adr|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adr|cnt[3] .is_wysiwyg = "true";
defparam \adr|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
cycloneive_lcell_comb \RAM|mem~128 (
// Equation(s):
// \RAM|mem~128_combout  = (\adr|cnt [0] & (\adr|cnt [1] & (\adr|cnt [2] & !\adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~128 .lut_mask = 16'h0080;
defparam \RAM|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneive_lcell_comb \RAM|mem~129 (
// Equation(s):
// \RAM|mem~129_combout  = (!\WEn~input_o  & \RAM|mem~128_combout )

	.dataa(\WEn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|mem~128_combout ),
	.cin(gnd),
	.combout(\RAM|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~129 .lut_mask = 16'h5500;
defparam \RAM|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \RAM|mem~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~28 .is_wysiwyg = "true";
defparam \RAM|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneive_lcell_comb \RAM|mem~134 (
// Equation(s):
// \RAM|mem~134_combout  = (\adr|cnt [2] & (\adr|cnt [0] & (\adr|cnt [1] & \adr|cnt [3])))

	.dataa(\adr|cnt [2]),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~134 .lut_mask = 16'h8000;
defparam \RAM|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneive_lcell_comb \RAM|mem~135 (
// Equation(s):
// \RAM|mem~135_combout  = (!\WEn~input_o  & \RAM|mem~134_combout )

	.dataa(\WEn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|mem~134_combout ),
	.cin(gnd),
	.combout(\RAM|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~135 .lut_mask = 16'h5500;
defparam \RAM|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \RAM|mem~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~60 .is_wysiwyg = "true";
defparam \RAM|mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \RAM|mem~44feeder (
// Equation(s):
// \RAM|mem~44feeder_combout  = \adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~44feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \RAM|mem~130 (
// Equation(s):
// \RAM|mem~130_combout  = (!\adr|cnt [2] & (\adr|cnt [1] & (\adr|cnt [3] & \adr|cnt [0])))

	.dataa(\adr|cnt [2]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [3]),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~130 .lut_mask = 16'h4000;
defparam \RAM|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \RAM|mem~131 (
// Equation(s):
// \RAM|mem~131_combout  = (!\WEn~input_o  & \RAM|mem~130_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~130_combout ),
	.cin(gnd),
	.combout(\RAM|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~131 .lut_mask = 16'h3300;
defparam \RAM|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \RAM|mem~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~44 .is_wysiwyg = "true";
defparam \RAM|mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneive_lcell_comb \RAM|mem~132 (
// Equation(s):
// \RAM|mem~132_combout  = (\adr|cnt [0] & (!\adr|cnt [2] & (\adr|cnt [1] & !\adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~132 .lut_mask = 16'h0020;
defparam \RAM|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneive_lcell_comb \RAM|mem~133 (
// Equation(s):
// \RAM|mem~133_combout  = (!\WEn~input_o  & \RAM|mem~132_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~132_combout ),
	.cin(gnd),
	.combout(\RAM|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~133 .lut_mask = 16'h3300;
defparam \RAM|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N3
dffeas \RAM|mem~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~12 .is_wysiwyg = "true";
defparam \RAM|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneive_lcell_comb \RAM|mem~71 (
// Equation(s):
// \RAM|mem~71_combout  = (\adr|cnt [2] & (((\adr|cnt [3])))) # (!\adr|cnt [2] & ((\adr|cnt [3] & (\RAM|mem~44_q )) # (!\adr|cnt [3] & ((\RAM|mem~12_q )))))

	.dataa(\RAM|mem~44_q ),
	.datab(\adr|cnt [2]),
	.datac(\RAM|mem~12_q ),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~71 .lut_mask = 16'hEE30;
defparam \RAM|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneive_lcell_comb \RAM|mem~72 (
// Equation(s):
// \RAM|mem~72_combout  = (\adr|cnt [2] & ((\RAM|mem~71_combout  & ((\RAM|mem~60_q ))) # (!\RAM|mem~71_combout  & (\RAM|mem~28_q )))) # (!\adr|cnt [2] & (((\RAM|mem~71_combout ))))

	.dataa(\adr|cnt [2]),
	.datab(\RAM|mem~28_q ),
	.datac(\RAM|mem~60_q ),
	.datad(\RAM|mem~71_combout ),
	.cin(gnd),
	.combout(\RAM|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~72 .lut_mask = 16'hF588;
defparam \RAM|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \RAM|mem~36feeder (
// Equation(s):
// \RAM|mem~36feeder_combout  = \adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~36feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \RAM|mem~112 (
// Equation(s):
// \RAM|mem~112_combout  = (\adr|cnt [3] & (!\adr|cnt [1] & (!\adr|cnt [2] & \adr|cnt [0])))

	.dataa(\adr|cnt [3]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~112 .lut_mask = 16'h0200;
defparam \RAM|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \RAM|mem~113 (
// Equation(s):
// \RAM|mem~113_combout  = (\RAM|mem~112_combout  & !\WEn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|mem~112_combout ),
	.datad(\WEn~input_o ),
	.cin(gnd),
	.combout(\RAM|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~113 .lut_mask = 16'h00F0;
defparam \RAM|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \RAM|mem~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~36 .is_wysiwyg = "true";
defparam \RAM|mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N18
cycloneive_lcell_comb \RAM|mem~118 (
// Equation(s):
// \RAM|mem~118_combout  = (\adr|cnt [0] & (\adr|cnt [2] & (!\adr|cnt [1] & \adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~118 .lut_mask = 16'h0800;
defparam \RAM|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
cycloneive_lcell_comb \RAM|mem~119 (
// Equation(s):
// \RAM|mem~119_combout  = (!\WEn~input_o  & \RAM|mem~118_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~118_combout ),
	.cin(gnd),
	.combout(\RAM|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~119 .lut_mask = 16'h3300;
defparam \RAM|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N15
dffeas \RAM|mem~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~52 .is_wysiwyg = "true";
defparam \RAM|mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneive_lcell_comb \RAM|mem~20feeder (
// Equation(s):
// \RAM|mem~20feeder_combout  = \adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~20feeder .lut_mask = 16'hF0F0;
defparam \RAM|mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneive_lcell_comb \RAM|mem~114 (
// Equation(s):
// \RAM|mem~114_combout  = (\adr|cnt [0] & (!\adr|cnt [1] & (\adr|cnt [2] & !\adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~114 .lut_mask = 16'h0020;
defparam \RAM|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneive_lcell_comb \RAM|mem~115 (
// Equation(s):
// \RAM|mem~115_combout  = (!\WEn~input_o  & \RAM|mem~114_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~114_combout ),
	.cin(gnd),
	.combout(\RAM|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~115 .lut_mask = 16'h0F00;
defparam \RAM|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \RAM|mem~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~20 .is_wysiwyg = "true";
defparam \RAM|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \RAM|mem~116 (
// Equation(s):
// \RAM|mem~116_combout  = (!\adr|cnt [1] & (\adr|cnt [0] & (!\adr|cnt [2] & !\adr|cnt [3])))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~116 .lut_mask = 16'h0004;
defparam \RAM|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \RAM|mem~117 (
// Equation(s):
// \RAM|mem~117_combout  = (!\WEn~input_o  & \RAM|mem~116_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~116_combout ),
	.cin(gnd),
	.combout(\RAM|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~117 .lut_mask = 16'h3300;
defparam \RAM|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N21
dffeas \RAM|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~4 .is_wysiwyg = "true";
defparam \RAM|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N20
cycloneive_lcell_comb \RAM|mem~66 (
// Equation(s):
// \RAM|mem~66_combout  = (\adr|cnt [2] & ((\RAM|mem~20_q ) # ((\adr|cnt [3])))) # (!\adr|cnt [2] & (((\RAM|mem~4_q  & !\adr|cnt [3]))))

	.dataa(\RAM|mem~20_q ),
	.datab(\adr|cnt [2]),
	.datac(\RAM|mem~4_q ),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~66 .lut_mask = 16'hCCB8;
defparam \RAM|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
cycloneive_lcell_comb \RAM|mem~67 (
// Equation(s):
// \RAM|mem~67_combout  = (\adr|cnt [3] & ((\RAM|mem~66_combout  & ((\RAM|mem~52_q ))) # (!\RAM|mem~66_combout  & (\RAM|mem~36_q )))) # (!\adr|cnt [3] & (((\RAM|mem~66_combout ))))

	.dataa(\RAM|mem~36_q ),
	.datab(\adr|cnt [3]),
	.datac(\RAM|mem~52_q ),
	.datad(\RAM|mem~66_combout ),
	.cin(gnd),
	.combout(\RAM|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~67 .lut_mask = 16'hF388;
defparam \RAM|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N20
cycloneive_lcell_comb \RAM|mem~140 (
// Equation(s):
// \RAM|mem~140_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~140 .lut_mask = 16'h0F0F;
defparam \RAM|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N12
cycloneive_lcell_comb \RAM|mem~120 (
// Equation(s):
// \RAM|mem~120_combout  = (\adr|cnt [3] & (!\adr|cnt [0] & (!\adr|cnt [1] & !\adr|cnt [2])))

	.dataa(\adr|cnt [3]),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~120 .lut_mask = 16'h0002;
defparam \RAM|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N18
cycloneive_lcell_comb \RAM|mem~121 (
// Equation(s):
// \RAM|mem~121_combout  = (!\WEn~input_o  & \RAM|mem~120_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~120_combout ),
	.cin(gnd),
	.combout(\RAM|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~121 .lut_mask = 16'h0F00;
defparam \RAM|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N21
dffeas \RAM|mem~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~32 .is_wysiwyg = "true";
defparam \RAM|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \RAM|mem~143 (
// Equation(s):
// \RAM|mem~143_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~143 .lut_mask = 16'h0F0F;
defparam \RAM|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \RAM|mem~126 (
// Equation(s):
// \RAM|mem~126_combout  = (\adr|cnt [2] & (\adr|cnt [3] & (!\adr|cnt [0] & !\adr|cnt [1])))

	.dataa(\adr|cnt [2]),
	.datab(\adr|cnt [3]),
	.datac(\adr|cnt [0]),
	.datad(\adr|cnt [1]),
	.cin(gnd),
	.combout(\RAM|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~126 .lut_mask = 16'h0008;
defparam \RAM|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \RAM|mem~127 (
// Equation(s):
// \RAM|mem~127_combout  = (!\WEn~input_o  & \RAM|mem~126_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~126_combout ),
	.cin(gnd),
	.combout(\RAM|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~127 .lut_mask = 16'h3300;
defparam \RAM|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \RAM|mem~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~48 .is_wysiwyg = "true";
defparam \RAM|mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \RAM|mem~141 (
// Equation(s):
// \RAM|mem~141_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~141 .lut_mask = 16'h00FF;
defparam \RAM|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \RAM|mem~122 (
// Equation(s):
// \RAM|mem~122_combout  = (!\adr|cnt [3] & (\adr|cnt [2] & (!\adr|cnt [1] & !\adr|cnt [0])))

	.dataa(\adr|cnt [3]),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~122 .lut_mask = 16'h0004;
defparam \RAM|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \RAM|mem~123 (
// Equation(s):
// \RAM|mem~123_combout  = (!\WEn~input_o  & \RAM|mem~122_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~122_combout ),
	.cin(gnd),
	.combout(\RAM|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~123 .lut_mask = 16'h3300;
defparam \RAM|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \RAM|mem~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~16 .is_wysiwyg = "true";
defparam \RAM|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \RAM|mem~142 (
// Equation(s):
// \RAM|mem~142_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~142 .lut_mask = 16'h00FF;
defparam \RAM|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneive_lcell_comb \RAM|mem~124 (
// Equation(s):
// \RAM|mem~124_combout  = (!\adr|cnt [0] & (!\adr|cnt [1] & (!\adr|cnt [2] & !\adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~124 .lut_mask = 16'h0001;
defparam \RAM|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \RAM|mem~125 (
// Equation(s):
// \RAM|mem~125_combout  = (!\WEn~input_o  & \RAM|mem~124_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~124_combout ),
	.cin(gnd),
	.combout(\RAM|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~125 .lut_mask = 16'h0F00;
defparam \RAM|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \RAM|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~0 .is_wysiwyg = "true";
defparam \RAM|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneive_lcell_comb \RAM|mem~68 (
// Equation(s):
// \RAM|mem~68_combout  = (\adr|cnt [2] & (((\adr|cnt [3])) # (!\RAM|mem~16_q ))) # (!\adr|cnt [2] & (((!\RAM|mem~0_q  & !\adr|cnt [3]))))

	.dataa(\adr|cnt [2]),
	.datab(\RAM|mem~16_q ),
	.datac(\RAM|mem~0_q ),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~68 .lut_mask = 16'hAA27;
defparam \RAM|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneive_lcell_comb \RAM|mem~69 (
// Equation(s):
// \RAM|mem~69_combout  = (\adr|cnt [3] & ((\RAM|mem~68_combout  & ((!\RAM|mem~48_q ))) # (!\RAM|mem~68_combout  & (!\RAM|mem~32_q )))) # (!\adr|cnt [3] & (((\RAM|mem~68_combout ))))

	.dataa(\RAM|mem~32_q ),
	.datab(\adr|cnt [3]),
	.datac(\RAM|mem~48_q ),
	.datad(\RAM|mem~68_combout ),
	.cin(gnd),
	.combout(\RAM|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~69 .lut_mask = 16'h3F44;
defparam \RAM|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneive_lcell_comb \RAM|mem~70 (
// Equation(s):
// \RAM|mem~70_combout  = (\adr|cnt [1] & (\adr|cnt [0])) # (!\adr|cnt [1] & ((\adr|cnt [0] & (\RAM|mem~67_combout )) # (!\adr|cnt [0] & ((\RAM|mem~69_combout )))))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~67_combout ),
	.datad(\RAM|mem~69_combout ),
	.cin(gnd),
	.combout(\RAM|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~70 .lut_mask = 16'hD9C8;
defparam \RAM|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \RAM|mem~139 (
// Equation(s):
// \RAM|mem~139_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~139 .lut_mask = 16'h00FF;
defparam \RAM|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \RAM|mem~110 (
// Equation(s):
// \RAM|mem~110_combout  = (\adr|cnt [1] & (!\adr|cnt [0] & (\adr|cnt [2] & \adr|cnt [3])))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~110 .lut_mask = 16'h2000;
defparam \RAM|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \RAM|mem~111 (
// Equation(s):
// \RAM|mem~111_combout  = (!\WEn~input_o  & \RAM|mem~110_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~110_combout ),
	.cin(gnd),
	.combout(\RAM|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~111 .lut_mask = 16'h0F00;
defparam \RAM|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \RAM|mem~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~56 .is_wysiwyg = "true";
defparam \RAM|mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N4
cycloneive_lcell_comb \RAM|mem~136 (
// Equation(s):
// \RAM|mem~136_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~136 .lut_mask = 16'h00FF;
defparam \RAM|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N22
cycloneive_lcell_comb \RAM|mem~104 (
// Equation(s):
// \RAM|mem~104_combout  = (!\adr|cnt [0] & (\adr|cnt [2] & (\adr|cnt [1] & !\adr|cnt [3])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~104 .lut_mask = 16'h0040;
defparam \RAM|mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N28
cycloneive_lcell_comb \RAM|mem~105 (
// Equation(s):
// \RAM|mem~105_combout  = (!\WEn~input_o  & \RAM|mem~104_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~104_combout ),
	.cin(gnd),
	.combout(\RAM|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~105 .lut_mask = 16'h0F00;
defparam \RAM|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N5
dffeas \RAM|mem~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~24 .is_wysiwyg = "true";
defparam \RAM|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \RAM|mem~137 (
// Equation(s):
// \RAM|mem~137_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~137 .lut_mask = 16'h00FF;
defparam \RAM|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \RAM|mem~106 (
// Equation(s):
// \RAM|mem~106_combout  = (\adr|cnt [1] & (!\adr|cnt [0] & (!\adr|cnt [2] & \adr|cnt [3])))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~106 .lut_mask = 16'h0200;
defparam \RAM|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \RAM|mem~107 (
// Equation(s):
// \RAM|mem~107_combout  = (!\WEn~input_o  & \RAM|mem~106_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEn~input_o ),
	.datad(\RAM|mem~106_combout ),
	.cin(gnd),
	.combout(\RAM|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~107 .lut_mask = 16'h0F00;
defparam \RAM|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \RAM|mem~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~40 .is_wysiwyg = "true";
defparam \RAM|mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \RAM|mem~138 (
// Equation(s):
// \RAM|mem~138_combout  = !\adr|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~138 .lut_mask = 16'h0F0F;
defparam \RAM|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \RAM|mem~108 (
// Equation(s):
// \RAM|mem~108_combout  = (!\adr|cnt [0] & (!\adr|cnt [3] & (\adr|cnt [1] & !\adr|cnt [2])))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [3]),
	.datac(\adr|cnt [1]),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~108 .lut_mask = 16'h0010;
defparam \RAM|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \RAM|mem~109 (
// Equation(s):
// \RAM|mem~109_combout  = (!\WEn~input_o  & \RAM|mem~108_combout )

	.dataa(gnd),
	.datab(\WEn~input_o ),
	.datac(gnd),
	.datad(\RAM|mem~108_combout ),
	.cin(gnd),
	.combout(\RAM|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~109 .lut_mask = 16'h3300;
defparam \RAM|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \RAM|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~8 .is_wysiwyg = "true";
defparam \RAM|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \RAM|mem~64 (
// Equation(s):
// \RAM|mem~64_combout  = (\adr|cnt [2] & (((\adr|cnt [3])))) # (!\adr|cnt [2] & ((\adr|cnt [3] & (!\RAM|mem~40_q )) # (!\adr|cnt [3] & ((!\RAM|mem~8_q )))))

	.dataa(\RAM|mem~40_q ),
	.datab(\RAM|mem~8_q ),
	.datac(\adr|cnt [2]),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~64 .lut_mask = 16'hF503;
defparam \RAM|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \RAM|mem~65 (
// Equation(s):
// \RAM|mem~65_combout  = (\adr|cnt [2] & ((\RAM|mem~64_combout  & (!\RAM|mem~56_q )) # (!\RAM|mem~64_combout  & ((!\RAM|mem~24_q ))))) # (!\adr|cnt [2] & (((\RAM|mem~64_combout ))))

	.dataa(\adr|cnt [2]),
	.datab(\RAM|mem~56_q ),
	.datac(\RAM|mem~24_q ),
	.datad(\RAM|mem~64_combout ),
	.cin(gnd),
	.combout(\RAM|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~65 .lut_mask = 16'h770A;
defparam \RAM|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneive_lcell_comb \RAM|mem~73 (
// Equation(s):
// \RAM|mem~73_combout  = (\RAM|mem~70_combout  & ((\RAM|mem~72_combout ) # ((!\adr|cnt [1])))) # (!\RAM|mem~70_combout  & (((\adr|cnt [1] & \RAM|mem~65_combout ))))

	.dataa(\RAM|mem~72_combout ),
	.datab(\RAM|mem~70_combout ),
	.datac(\adr|cnt [1]),
	.datad(\RAM|mem~65_combout ),
	.cin(gnd),
	.combout(\RAM|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~73 .lut_mask = 16'hBC8C;
defparam \RAM|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N9
dffeas \RAM|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|q[0] .is_wysiwyg = "true";
defparam \RAM|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
cycloneive_lcell_comb \q~0 (
// Equation(s):
// \q~0_combout  = (\RAM|q [0]) # (!\ARSTn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARSTn~input_o ),
	.datad(\RAM|q [0]),
	.cin(gnd),
	.combout(\q~0_combout ),
	.cout());
// synopsys translate_off
defparam \q~0 .lut_mask = 16'hFF0F;
defparam \q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \RAM|mem~144 (
// Equation(s):
// \RAM|mem~144_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [1]),
	.cin(gnd),
	.combout(\RAM|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~144 .lut_mask = 16'h00FF;
defparam \RAM|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \RAM|mem~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~41 .is_wysiwyg = "true";
defparam \RAM|mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \RAM|mem~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~45 .is_wysiwyg = "true";
defparam \RAM|mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N22
cycloneive_lcell_comb \RAM|mem~145 (
// Equation(s):
// \RAM|mem~145_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~145 .lut_mask = 16'h0F0F;
defparam \RAM|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N23
dffeas \RAM|mem~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~33 .is_wysiwyg = "true";
defparam \RAM|mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \RAM|mem~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~37 .is_wysiwyg = "true";
defparam \RAM|mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \RAM|mem~74 (
// Equation(s):
// \RAM|mem~74_combout  = (\adr|cnt [1] & (((\adr|cnt [0])))) # (!\adr|cnt [1] & ((\adr|cnt [0] & ((\RAM|mem~37_q ))) # (!\adr|cnt [0] & (!\RAM|mem~33_q ))))

	.dataa(\RAM|mem~33_q ),
	.datab(\adr|cnt [1]),
	.datac(\RAM|mem~37_q ),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~74 .lut_mask = 16'hFC11;
defparam \RAM|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \RAM|mem~75 (
// Equation(s):
// \RAM|mem~75_combout  = (\adr|cnt [1] & ((\RAM|mem~74_combout  & ((\RAM|mem~45_q ))) # (!\RAM|mem~74_combout  & (!\RAM|mem~41_q )))) # (!\adr|cnt [1] & (((\RAM|mem~74_combout ))))

	.dataa(\RAM|mem~41_q ),
	.datab(\adr|cnt [1]),
	.datac(\RAM|mem~45_q ),
	.datad(\RAM|mem~74_combout ),
	.cin(gnd),
	.combout(\RAM|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~75 .lut_mask = 16'hF344;
defparam \RAM|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \RAM|mem~150 (
// Equation(s):
// \RAM|mem~150_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [1]),
	.cin(gnd),
	.combout(\RAM|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~150 .lut_mask = 16'h00FF;
defparam \RAM|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \RAM|mem~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~57 .is_wysiwyg = "true";
defparam \RAM|mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \RAM|mem~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~61 .is_wysiwyg = "true";
defparam \RAM|mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \RAM|mem~151 (
// Equation(s):
// \RAM|mem~151_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~151 .lut_mask = 16'h0F0F;
defparam \RAM|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \RAM|mem~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~49 .is_wysiwyg = "true";
defparam \RAM|mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
cycloneive_lcell_comb \RAM|mem~53feeder (
// Equation(s):
// \RAM|mem~53feeder_combout  = \adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~53feeder .lut_mask = 16'hF0F0;
defparam \RAM|mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \RAM|mem~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~53 .is_wysiwyg = "true";
defparam \RAM|mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneive_lcell_comb \RAM|mem~81 (
// Equation(s):
// \RAM|mem~81_combout  = (\adr|cnt [1] & (\adr|cnt [0])) # (!\adr|cnt [1] & ((\adr|cnt [0] & ((\RAM|mem~53_q ))) # (!\adr|cnt [0] & (!\RAM|mem~49_q ))))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~49_q ),
	.datad(\RAM|mem~53_q ),
	.cin(gnd),
	.combout(\RAM|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~81 .lut_mask = 16'hCD89;
defparam \RAM|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneive_lcell_comb \RAM|mem~82 (
// Equation(s):
// \RAM|mem~82_combout  = (\adr|cnt [1] & ((\RAM|mem~81_combout  & ((\RAM|mem~61_q ))) # (!\RAM|mem~81_combout  & (!\RAM|mem~57_q )))) # (!\adr|cnt [1] & (((\RAM|mem~81_combout ))))

	.dataa(\adr|cnt [1]),
	.datab(\RAM|mem~57_q ),
	.datac(\RAM|mem~61_q ),
	.datad(\RAM|mem~81_combout ),
	.cin(gnd),
	.combout(\RAM|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~82 .lut_mask = 16'hF522;
defparam \RAM|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \RAM|mem~21feeder (
// Equation(s):
// \RAM|mem~21feeder_combout  = \adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~21feeder .lut_mask = 16'hF0F0;
defparam \RAM|mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \RAM|mem~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~21 .is_wysiwyg = "true";
defparam \RAM|mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N9
dffeas \RAM|mem~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~29 .is_wysiwyg = "true";
defparam \RAM|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneive_lcell_comb \RAM|mem~147 (
// Equation(s):
// \RAM|mem~147_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~147 .lut_mask = 16'h0F0F;
defparam \RAM|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N15
dffeas \RAM|mem~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~17 .is_wysiwyg = "true";
defparam \RAM|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N22
cycloneive_lcell_comb \RAM|mem~146 (
// Equation(s):
// \RAM|mem~146_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [1]),
	.cin(gnd),
	.combout(\RAM|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~146 .lut_mask = 16'h00FF;
defparam \RAM|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N23
dffeas \RAM|mem~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~25 .is_wysiwyg = "true";
defparam \RAM|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \RAM|mem~76 (
// Equation(s):
// \RAM|mem~76_combout  = (\adr|cnt [1] & (((\adr|cnt [0]) # (!\RAM|mem~25_q )))) # (!\adr|cnt [1] & (!\RAM|mem~17_q  & (!\adr|cnt [0])))

	.dataa(\RAM|mem~17_q ),
	.datab(\adr|cnt [1]),
	.datac(\adr|cnt [0]),
	.datad(\RAM|mem~25_q ),
	.cin(gnd),
	.combout(\RAM|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~76 .lut_mask = 16'hC1CD;
defparam \RAM|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneive_lcell_comb \RAM|mem~77 (
// Equation(s):
// \RAM|mem~77_combout  = (\adr|cnt [0] & ((\RAM|mem~76_combout  & ((\RAM|mem~29_q ))) # (!\RAM|mem~76_combout  & (\RAM|mem~21_q )))) # (!\adr|cnt [0] & (((\RAM|mem~76_combout ))))

	.dataa(\adr|cnt [0]),
	.datab(\RAM|mem~21_q ),
	.datac(\RAM|mem~29_q ),
	.datad(\RAM|mem~76_combout ),
	.cin(gnd),
	.combout(\RAM|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~77 .lut_mask = 16'hF588;
defparam \RAM|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \RAM|mem~5feeder (
// Equation(s):
// \RAM|mem~5feeder_combout  = \adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~5feeder .lut_mask = 16'hF0F0;
defparam \RAM|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \RAM|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~5 .is_wysiwyg = "true";
defparam \RAM|mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N13
dffeas \RAM|mem~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~13 .is_wysiwyg = "true";
defparam \RAM|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \RAM|mem~149 (
// Equation(s):
// \RAM|mem~149_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [1]),
	.cin(gnd),
	.combout(\RAM|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~149 .lut_mask = 16'h00FF;
defparam \RAM|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \RAM|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~1 .is_wysiwyg = "true";
defparam \RAM|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \RAM|mem~148 (
// Equation(s):
// \RAM|mem~148_combout  = !\adr|cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~148 .lut_mask = 16'h0F0F;
defparam \RAM|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \RAM|mem~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~9 .is_wysiwyg = "true";
defparam \RAM|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneive_lcell_comb \RAM|mem~78 (
// Equation(s):
// \RAM|mem~78_combout  = (\adr|cnt [1] & ((\adr|cnt [0]) # ((!\RAM|mem~9_q )))) # (!\adr|cnt [1] & (!\adr|cnt [0] & (!\RAM|mem~1_q )))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~1_q ),
	.datad(\RAM|mem~9_q ),
	.cin(gnd),
	.combout(\RAM|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~78 .lut_mask = 16'h89AB;
defparam \RAM|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
cycloneive_lcell_comb \RAM|mem~79 (
// Equation(s):
// \RAM|mem~79_combout  = (\adr|cnt [0] & ((\RAM|mem~78_combout  & ((\RAM|mem~13_q ))) # (!\RAM|mem~78_combout  & (\RAM|mem~5_q )))) # (!\adr|cnt [0] & (((\RAM|mem~78_combout ))))

	.dataa(\adr|cnt [0]),
	.datab(\RAM|mem~5_q ),
	.datac(\RAM|mem~13_q ),
	.datad(\RAM|mem~78_combout ),
	.cin(gnd),
	.combout(\RAM|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~79 .lut_mask = 16'hF588;
defparam \RAM|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
cycloneive_lcell_comb \RAM|mem~80 (
// Equation(s):
// \RAM|mem~80_combout  = (\adr|cnt [2] & ((\RAM|mem~77_combout ) # ((\adr|cnt [3])))) # (!\adr|cnt [2] & (((!\adr|cnt [3] & \RAM|mem~79_combout ))))

	.dataa(\RAM|mem~77_combout ),
	.datab(\adr|cnt [2]),
	.datac(\adr|cnt [3]),
	.datad(\RAM|mem~79_combout ),
	.cin(gnd),
	.combout(\RAM|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~80 .lut_mask = 16'hCBC8;
defparam \RAM|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
cycloneive_lcell_comb \RAM|mem~83 (
// Equation(s):
// \RAM|mem~83_combout  = (\adr|cnt [3] & ((\RAM|mem~80_combout  & ((\RAM|mem~82_combout ))) # (!\RAM|mem~80_combout  & (\RAM|mem~75_combout )))) # (!\adr|cnt [3] & (((\RAM|mem~80_combout ))))

	.dataa(\RAM|mem~75_combout ),
	.datab(\adr|cnt [3]),
	.datac(\RAM|mem~82_combout ),
	.datad(\RAM|mem~80_combout ),
	.cin(gnd),
	.combout(\RAM|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~83 .lut_mask = 16'hF388;
defparam \RAM|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \RAM|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|q[1] .is_wysiwyg = "true";
defparam \RAM|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
cycloneive_lcell_comb \q~1 (
// Equation(s):
// \q~1_combout  = (\RAM|q [1]) # (!\ARSTn~input_o )

	.dataa(\RAM|q [1]),
	.datab(gnd),
	.datac(\ARSTn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\q~1_combout ),
	.cout());
// synopsys translate_off
defparam \q~1 .lut_mask = 16'hAFAF;
defparam \q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \RAM|mem~46feeder (
// Equation(s):
// \RAM|mem~46feeder_combout  = \adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~46feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \RAM|mem~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~46 .is_wysiwyg = "true";
defparam \RAM|mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneive_lcell_comb \RAM|mem~30feeder (
// Equation(s):
// \RAM|mem~30feeder_combout  = \adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~30feeder .lut_mask = 16'hF0F0;
defparam \RAM|mem~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N21
dffeas \RAM|mem~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~30 .is_wysiwyg = "true";
defparam \RAM|mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \RAM|mem~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~14 .is_wysiwyg = "true";
defparam \RAM|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneive_lcell_comb \RAM|mem~91 (
// Equation(s):
// \RAM|mem~91_combout  = (\adr|cnt [2] & ((\RAM|mem~30_q ) # ((\adr|cnt [3])))) # (!\adr|cnt [2] & (((\RAM|mem~14_q  & !\adr|cnt [3]))))

	.dataa(\RAM|mem~30_q ),
	.datab(\adr|cnt [2]),
	.datac(\RAM|mem~14_q ),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~91 .lut_mask = 16'hCCB8;
defparam \RAM|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \RAM|mem~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~62 .is_wysiwyg = "true";
defparam \RAM|mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneive_lcell_comb \RAM|mem~92 (
// Equation(s):
// \RAM|mem~92_combout  = (\adr|cnt [3] & ((\RAM|mem~91_combout  & ((\RAM|mem~62_q ))) # (!\RAM|mem~91_combout  & (\RAM|mem~46_q )))) # (!\adr|cnt [3] & (((\RAM|mem~91_combout ))))

	.dataa(\RAM|mem~46_q ),
	.datab(\adr|cnt [3]),
	.datac(\RAM|mem~91_combout ),
	.datad(\RAM|mem~62_q ),
	.cin(gnd),
	.combout(\RAM|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~92 .lut_mask = 16'hF838;
defparam \RAM|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \RAM|mem~159 (
// Equation(s):
// \RAM|mem~159_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~159 .lut_mask = 16'h00FF;
defparam \RAM|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \RAM|mem~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~50 .is_wysiwyg = "true";
defparam \RAM|mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \RAM|mem~156 (
// Equation(s):
// \RAM|mem~156_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~156 .lut_mask = 16'h00FF;
defparam \RAM|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \RAM|mem~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~18 .is_wysiwyg = "true";
defparam \RAM|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \RAM|mem~158 (
// Equation(s):
// \RAM|mem~158_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~158 .lut_mask = 16'h00FF;
defparam \RAM|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \RAM|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~2 .is_wysiwyg = "true";
defparam \RAM|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \RAM|mem~157 (
// Equation(s):
// \RAM|mem~157_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~157 .lut_mask = 16'h00FF;
defparam \RAM|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \RAM|mem~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~34 .is_wysiwyg = "true";
defparam \RAM|mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \RAM|mem~88 (
// Equation(s):
// \RAM|mem~88_combout  = (\adr|cnt [3] & (((\adr|cnt [2]) # (!\RAM|mem~34_q )))) # (!\adr|cnt [3] & (!\RAM|mem~2_q  & ((!\adr|cnt [2]))))

	.dataa(\adr|cnt [3]),
	.datab(\RAM|mem~2_q ),
	.datac(\RAM|mem~34_q ),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~88 .lut_mask = 16'hAA1B;
defparam \RAM|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \RAM|mem~89 (
// Equation(s):
// \RAM|mem~89_combout  = (\adr|cnt [2] & ((\RAM|mem~88_combout  & (!\RAM|mem~50_q )) # (!\RAM|mem~88_combout  & ((!\RAM|mem~18_q ))))) # (!\adr|cnt [2] & (((\RAM|mem~88_combout ))))

	.dataa(\RAM|mem~50_q ),
	.datab(\RAM|mem~18_q ),
	.datac(\adr|cnt [2]),
	.datad(\RAM|mem~88_combout ),
	.cin(gnd),
	.combout(\RAM|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~89 .lut_mask = 16'h5F30;
defparam \RAM|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \RAM|mem~152 (
// Equation(s):
// \RAM|mem~152_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~152 .lut_mask = 16'h00FF;
defparam \RAM|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \RAM|mem~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~42 .is_wysiwyg = "true";
defparam \RAM|mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \RAM|mem~155 (
// Equation(s):
// \RAM|mem~155_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~155 .lut_mask = 16'h00FF;
defparam \RAM|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \RAM|mem~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~58 .is_wysiwyg = "true";
defparam \RAM|mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N20
cycloneive_lcell_comb \RAM|mem~153 (
// Equation(s):
// \RAM|mem~153_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~153 .lut_mask = 16'h00FF;
defparam \RAM|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N21
dffeas \RAM|mem~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~26 .is_wysiwyg = "true";
defparam \RAM|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \RAM|mem~154 (
// Equation(s):
// \RAM|mem~154_combout  = !\adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~154 .lut_mask = 16'h00FF;
defparam \RAM|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \RAM|mem~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~10 .is_wysiwyg = "true";
defparam \RAM|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \RAM|mem~86 (
// Equation(s):
// \RAM|mem~86_combout  = (\adr|cnt [3] & (((\adr|cnt [2])))) # (!\adr|cnt [3] & ((\adr|cnt [2] & (!\RAM|mem~26_q )) # (!\adr|cnt [2] & ((!\RAM|mem~10_q )))))

	.dataa(\RAM|mem~26_q ),
	.datab(\RAM|mem~10_q ),
	.datac(\adr|cnt [3]),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~86 .lut_mask = 16'hF503;
defparam \RAM|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \RAM|mem~87 (
// Equation(s):
// \RAM|mem~87_combout  = (\adr|cnt [3] & ((\RAM|mem~86_combout  & ((!\RAM|mem~58_q ))) # (!\RAM|mem~86_combout  & (!\RAM|mem~42_q )))) # (!\adr|cnt [3] & (((\RAM|mem~86_combout ))))

	.dataa(\RAM|mem~42_q ),
	.datab(\RAM|mem~58_q ),
	.datac(\adr|cnt [3]),
	.datad(\RAM|mem~86_combout ),
	.cin(gnd),
	.combout(\RAM|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~87 .lut_mask = 16'h3F50;
defparam \RAM|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \RAM|mem~90 (
// Equation(s):
// \RAM|mem~90_combout  = (\adr|cnt [0] & (((\adr|cnt [1])))) # (!\adr|cnt [0] & ((\adr|cnt [1] & ((\RAM|mem~87_combout ))) # (!\adr|cnt [1] & (\RAM|mem~89_combout ))))

	.dataa(\RAM|mem~89_combout ),
	.datab(\adr|cnt [0]),
	.datac(\adr|cnt [1]),
	.datad(\RAM|mem~87_combout ),
	.cin(gnd),
	.combout(\RAM|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~90 .lut_mask = 16'hF2C2;
defparam \RAM|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \RAM|mem~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~54 .is_wysiwyg = "true";
defparam \RAM|mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N27
dffeas \RAM|mem~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~22 .is_wysiwyg = "true";
defparam \RAM|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \RAM|mem~38feeder (
// Equation(s):
// \RAM|mem~38feeder_combout  = \adr|cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~38feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \RAM|mem~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~38 .is_wysiwyg = "true";
defparam \RAM|mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \RAM|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~6 .is_wysiwyg = "true";
defparam \RAM|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \RAM|mem~84 (
// Equation(s):
// \RAM|mem~84_combout  = (\adr|cnt [2] & (((\adr|cnt [3])))) # (!\adr|cnt [2] & ((\adr|cnt [3] & (\RAM|mem~38_q )) # (!\adr|cnt [3] & ((\RAM|mem~6_q )))))

	.dataa(\RAM|mem~38_q ),
	.datab(\adr|cnt [2]),
	.datac(\RAM|mem~6_q ),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~84 .lut_mask = 16'hEE30;
defparam \RAM|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneive_lcell_comb \RAM|mem~85 (
// Equation(s):
// \RAM|mem~85_combout  = (\adr|cnt [2] & ((\RAM|mem~84_combout  & (\RAM|mem~54_q )) # (!\RAM|mem~84_combout  & ((\RAM|mem~22_q ))))) # (!\adr|cnt [2] & (((\RAM|mem~84_combout ))))

	.dataa(\RAM|mem~54_q ),
	.datab(\adr|cnt [2]),
	.datac(\RAM|mem~22_q ),
	.datad(\RAM|mem~84_combout ),
	.cin(gnd),
	.combout(\RAM|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~85 .lut_mask = 16'hBBC0;
defparam \RAM|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \RAM|mem~93 (
// Equation(s):
// \RAM|mem~93_combout  = (\adr|cnt [0] & ((\RAM|mem~90_combout  & (\RAM|mem~92_combout )) # (!\RAM|mem~90_combout  & ((\RAM|mem~85_combout ))))) # (!\adr|cnt [0] & (((\RAM|mem~90_combout ))))

	.dataa(\RAM|mem~92_combout ),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~90_combout ),
	.datad(\RAM|mem~85_combout ),
	.cin(gnd),
	.combout(\RAM|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~93 .lut_mask = 16'hBCB0;
defparam \RAM|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \RAM|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|q[2] .is_wysiwyg = "true";
defparam \RAM|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \q~2 (
// Equation(s):
// \q~2_combout  = (\RAM|q [2]) # (!\ARSTn~input_o )

	.dataa(gnd),
	.datab(\RAM|q [2]),
	.datac(\ARSTn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\q~2_combout ),
	.cout());
// synopsys translate_off
defparam \q~2 .lut_mask = 16'hCFCF;
defparam \q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
cycloneive_lcell_comb \RAM|mem~55feeder (
// Equation(s):
// \RAM|mem~55feeder_combout  = \adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~55feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \RAM|mem~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~55 .is_wysiwyg = "true";
defparam \RAM|mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N27
dffeas \RAM|mem~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~63 .is_wysiwyg = "true";
defparam \RAM|mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \RAM|mem~167 (
// Equation(s):
// \RAM|mem~167_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~167 .lut_mask = 16'h00FF;
defparam \RAM|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \RAM|mem~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~127_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~51 .is_wysiwyg = "true";
defparam \RAM|mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \RAM|mem~166 (
// Equation(s):
// \RAM|mem~166_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~166 .lut_mask = 16'h00FF;
defparam \RAM|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \RAM|mem~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~59 .is_wysiwyg = "true";
defparam \RAM|mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneive_lcell_comb \RAM|mem~101 (
// Equation(s):
// \RAM|mem~101_combout  = (\adr|cnt [1] & ((\adr|cnt [0]) # ((!\RAM|mem~59_q )))) # (!\adr|cnt [1] & (!\adr|cnt [0] & (!\RAM|mem~51_q )))

	.dataa(\adr|cnt [1]),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~51_q ),
	.datad(\RAM|mem~59_q ),
	.cin(gnd),
	.combout(\RAM|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~101 .lut_mask = 16'h89AB;
defparam \RAM|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneive_lcell_comb \RAM|mem~102 (
// Equation(s):
// \RAM|mem~102_combout  = (\adr|cnt [0] & ((\RAM|mem~101_combout  & ((\RAM|mem~63_q ))) # (!\RAM|mem~101_combout  & (\RAM|mem~55_q )))) # (!\adr|cnt [0] & (((\RAM|mem~101_combout ))))

	.dataa(\RAM|mem~55_q ),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~63_q ),
	.datad(\RAM|mem~101_combout ),
	.cin(gnd),
	.combout(\RAM|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~102 .lut_mask = 16'hF388;
defparam \RAM|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \RAM|mem~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~23 .is_wysiwyg = "true";
defparam \RAM|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \RAM|mem~161 (
// Equation(s):
// \RAM|mem~161_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~161 .lut_mask = 16'h0F0F;
defparam \RAM|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \RAM|mem~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~19 .is_wysiwyg = "true";
defparam \RAM|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneive_lcell_comb \RAM|mem~94 (
// Equation(s):
// \RAM|mem~94_combout  = (\adr|cnt [0] & ((\adr|cnt [1]) # ((\RAM|mem~23_q )))) # (!\adr|cnt [0] & (!\adr|cnt [1] & ((!\RAM|mem~19_q ))))

	.dataa(\adr|cnt [0]),
	.datab(\adr|cnt [1]),
	.datac(\RAM|mem~23_q ),
	.datad(\RAM|mem~19_q ),
	.cin(gnd),
	.combout(\RAM|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~94 .lut_mask = 16'hA8B9;
defparam \RAM|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \RAM|mem~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~31 .is_wysiwyg = "true";
defparam \RAM|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N10
cycloneive_lcell_comb \RAM|mem~160 (
// Equation(s):
// \RAM|mem~160_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~160 .lut_mask = 16'h00FF;
defparam \RAM|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N11
dffeas \RAM|mem~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~27 .is_wysiwyg = "true";
defparam \RAM|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneive_lcell_comb \RAM|mem~95 (
// Equation(s):
// \RAM|mem~95_combout  = (\RAM|mem~94_combout  & (((\RAM|mem~31_q )) # (!\adr|cnt [1]))) # (!\RAM|mem~94_combout  & (\adr|cnt [1] & ((!\RAM|mem~27_q ))))

	.dataa(\RAM|mem~94_combout ),
	.datab(\adr|cnt [1]),
	.datac(\RAM|mem~31_q ),
	.datad(\RAM|mem~27_q ),
	.cin(gnd),
	.combout(\RAM|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~95 .lut_mask = 16'hA2E6;
defparam \RAM|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \RAM|mem~164 (
// Equation(s):
// \RAM|mem~164_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~164 .lut_mask = 16'h00FF;
defparam \RAM|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \RAM|mem~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~11 .is_wysiwyg = "true";
defparam \RAM|mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \RAM|mem~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~15 .is_wysiwyg = "true";
defparam \RAM|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \RAM|mem~165 (
// Equation(s):
// \RAM|mem~165_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~165 .lut_mask = 16'h00FF;
defparam \RAM|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \RAM|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~125_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~3 .is_wysiwyg = "true";
defparam \RAM|mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \RAM|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~7 .is_wysiwyg = "true";
defparam \RAM|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \RAM|mem~98 (
// Equation(s):
// \RAM|mem~98_combout  = (\adr|cnt [1] & (((\adr|cnt [0])))) # (!\adr|cnt [1] & ((\adr|cnt [0] & ((\RAM|mem~7_q ))) # (!\adr|cnt [0] & (!\RAM|mem~3_q ))))

	.dataa(\adr|cnt [1]),
	.datab(\RAM|mem~3_q ),
	.datac(\RAM|mem~7_q ),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~98 .lut_mask = 16'hFA11;
defparam \RAM|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \RAM|mem~99 (
// Equation(s):
// \RAM|mem~99_combout  = (\adr|cnt [1] & ((\RAM|mem~98_combout  & ((\RAM|mem~15_q ))) # (!\RAM|mem~98_combout  & (!\RAM|mem~11_q )))) # (!\adr|cnt [1] & (((\RAM|mem~98_combout ))))

	.dataa(\adr|cnt [1]),
	.datab(\RAM|mem~11_q ),
	.datac(\RAM|mem~15_q ),
	.datad(\RAM|mem~98_combout ),
	.cin(gnd),
	.combout(\RAM|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~99 .lut_mask = 16'hF522;
defparam \RAM|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \RAM|mem~39feeder (
// Equation(s):
// \RAM|mem~39feeder_combout  = \adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~39feeder .lut_mask = 16'hFF00;
defparam \RAM|mem~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \RAM|mem~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~39 .is_wysiwyg = "true";
defparam \RAM|mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \RAM|mem~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adr|cnt [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|mem~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~47 .is_wysiwyg = "true";
defparam \RAM|mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \RAM|mem~162 (
// Equation(s):
// \RAM|mem~162_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adr|cnt [3]),
	.cin(gnd),
	.combout(\RAM|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~162 .lut_mask = 16'h00FF;
defparam \RAM|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \RAM|mem~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~43 .is_wysiwyg = "true";
defparam \RAM|mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N2
cycloneive_lcell_comb \RAM|mem~163 (
// Equation(s):
// \RAM|mem~163_combout  = !\adr|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\adr|cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~163 .lut_mask = 16'h0F0F;
defparam \RAM|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N3
dffeas \RAM|mem~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|mem~121_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|mem~35 .is_wysiwyg = "true";
defparam \RAM|mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \RAM|mem~96 (
// Equation(s):
// \RAM|mem~96_combout  = (\adr|cnt [1] & (((\adr|cnt [0])) # (!\RAM|mem~43_q ))) # (!\adr|cnt [1] & (((!\RAM|mem~35_q  & !\adr|cnt [0]))))

	.dataa(\RAM|mem~43_q ),
	.datab(\adr|cnt [1]),
	.datac(\RAM|mem~35_q ),
	.datad(\adr|cnt [0]),
	.cin(gnd),
	.combout(\RAM|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~96 .lut_mask = 16'hCC47;
defparam \RAM|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \RAM|mem~97 (
// Equation(s):
// \RAM|mem~97_combout  = (\adr|cnt [0] & ((\RAM|mem~96_combout  & ((\RAM|mem~47_q ))) # (!\RAM|mem~96_combout  & (\RAM|mem~39_q )))) # (!\adr|cnt [0] & (((\RAM|mem~96_combout ))))

	.dataa(\RAM|mem~39_q ),
	.datab(\adr|cnt [0]),
	.datac(\RAM|mem~47_q ),
	.datad(\RAM|mem~96_combout ),
	.cin(gnd),
	.combout(\RAM|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~97 .lut_mask = 16'hF388;
defparam \RAM|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \RAM|mem~100 (
// Equation(s):
// \RAM|mem~100_combout  = (\adr|cnt [2] & (\adr|cnt [3])) # (!\adr|cnt [2] & ((\adr|cnt [3] & ((\RAM|mem~97_combout ))) # (!\adr|cnt [3] & (\RAM|mem~99_combout ))))

	.dataa(\adr|cnt [2]),
	.datab(\adr|cnt [3]),
	.datac(\RAM|mem~99_combout ),
	.datad(\RAM|mem~97_combout ),
	.cin(gnd),
	.combout(\RAM|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~100 .lut_mask = 16'hDC98;
defparam \RAM|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneive_lcell_comb \RAM|mem~103 (
// Equation(s):
// \RAM|mem~103_combout  = (\RAM|mem~100_combout  & ((\RAM|mem~102_combout ) # ((!\adr|cnt [2])))) # (!\RAM|mem~100_combout  & (((\RAM|mem~95_combout  & \adr|cnt [2]))))

	.dataa(\RAM|mem~102_combout ),
	.datab(\RAM|mem~95_combout ),
	.datac(\RAM|mem~100_combout ),
	.datad(\adr|cnt [2]),
	.cin(gnd),
	.combout(\RAM|mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|mem~103 .lut_mask = 16'hACF0;
defparam \RAM|mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N15
dffeas \RAM|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM|mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|q[3] .is_wysiwyg = "true";
defparam \RAM|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
cycloneive_lcell_comb \q~3 (
// Equation(s):
// \q~3_combout  = (\RAM|q [3]) # (!\ARSTn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARSTn~input_o ),
	.datad(\RAM|q [3]),
	.cin(gnd),
	.combout(\q~3_combout ),
	.cout());
// synopsys translate_off
defparam \q~3 .lut_mask = 16'hFF0F;
defparam \q~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
