

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Mon Jul  1 18:54:24 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.738 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_388_1                                     |        ?|        ?|       846|          -|          -|     ?|        no|
        | + VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5  |      721|      721|         3|          1|          1|   720|       yes|
        | + VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8  |      120|      120|         2|          1|          1|   120|       yes|
        |- Loop 2                                               |      720|      720|         1|          1|          1|   720|       yes|
        |- Loop 3                                               |      120|      120|         1|          1|          1|   120|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     1326|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      333|    -|
|Register             |        -|     -|      634|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      634|     1659|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_15s_11ns_15_4_1_U91  |mul_mul_15s_11ns_15_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln390_1_fu_508_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln390_fu_520_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln392_1_fu_678_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln392_fu_578_p2          |         +|   0|  0|   9|           2|           1|
    |add_ln394_1_fu_664_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln394_fu_624_p2          |         +|   0|  0|  12|           5|           1|
    |add_ln396_fu_658_p2          |         +|   0|  0|   9|           2|           1|
    |add_ln398_1_fu_695_p2        |         +|   0|  0|  69|          62|          62|
    |add_ln398_2_fu_716_p2        |         +|   0|  0|  17|          62|          62|
    |add_ln398_3_fu_720_p2        |         +|   0|  0|  17|          62|          62|
    |add_ln398_4_fu_751_p2        |         +|   0|  0|  17|          58|          58|
    |add_ln398_5_fu_774_p2        |         +|   0|  0|  17|          58|          58|
    |add_ln398_6_fu_791_p2        |         +|   0|  0|  69|          62|          62|
    |add_ln398_7_fu_819_p2        |         +|   0|  0|  69|          62|          62|
    |add_ln398_8_fu_850_p2        |         +|   0|  0|  17|          15|          15|
    |add_ln398_9_fu_861_p2        |         +|   0|  0|  17|          15|          15|
    |add_ln398_fu_502_p2          |         +|   0|  0|  69|          62|          62|
    |add_ln404_1_fu_871_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln404_fu_883_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln406_1_fu_1116_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln406_fu_985_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln408_fu_1110_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln410_1_fu_943_p2        |         +|   0|  0|  17|          61|          61|
    |add_ln410_2_fu_1017_p2       |         +|   0|  0|  70|          63|          63|
    |add_ln410_3_fu_1053_p2       |         +|   0|  0|  70|          63|          63|
    |add_ln410_4_fu_1093_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln410_5_fu_1104_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln410_6_fu_953_p2        |         +|   0|  0|  17|          61|          61|
    |add_ln410_fu_918_p2          |         +|   0|  0|  68|          61|          61|
    |empty_111_fu_1134_p2         |         +|   0|  0|  17|          10|           1|
    |empty_113_fu_1150_p2         |         +|   0|  0|  22|          15|          15|
    |empty_115_fu_1160_p2         |         +|   0|  0|  14|           7|           1|
    |empty_117_fu_1176_p2         |         +|   0|  0|  19|          12|          12|
    |indvars_iv_next47_fu_480_p2  |         +|   0|  0|  71|          64|           1|
    |sub_fu_409_p2                |         +|   0|  0|  39|          32|           2|
    |empty_107_fu_443_p2          |         -|   0|  0|  19|          12|          12|
    |sub_ln398_1_fu_765_p2        |         -|   0|  0|  17|          58|          58|
    |sub_ln398_2_fu_813_p2        |         -|   0|  0|  17|          15|          15|
    |sub_ln398_3_fu_841_p2        |         -|   0|  0|  17|          15|          15|
    |sub_ln398_fu_742_p2          |         -|   0|  0|  17|          58|          58|
    |sub_ln410_1_fu_1083_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln410_fu_1047_p2         |         -|   0|  0|  17|          12|          12|
    |and_ln390_1_fu_572_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln390_fu_560_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln392_fu_618_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln404_fu_979_p2          |       and|   0|  0|   2|           1|           1|
    |exitcond21_fu_1166_p2        |      icmp|   0|  0|  10|           7|           5|
    |exitcond2622_fu_1140_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln381_fu_391_p2         |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln388_fu_475_p2         |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln390_fu_514_p2         |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln392_fu_526_p2         |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln394_fu_566_p2         |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln396_fu_554_p2         |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln404_fu_877_p2         |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln406_fu_889_p2         |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln408_fu_973_p2         |      icmp|   0|  0|   8|           3|           3|
    |or_ln381_fu_403_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln392_1_fu_612_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln392_fu_584_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln394_1_fu_636_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln394_fu_630_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln406_fu_991_p2           |        or|   0|  0|   2|           1|           1|
    |select_ln390_1_fu_540_p3     |    select|   0|  0|   3|           1|           3|
    |select_ln390_fu_532_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln392_1_fu_598_p3     |    select|   0|  0|   2|           1|           2|
    |select_ln392_2_fu_684_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln392_fu_590_p3       |    select|   0|  0|   5|           1|           1|
    |select_ln394_1_fu_650_p3     |    select|   0|  0|   5|           1|           5|
    |select_ln394_2_fu_670_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln394_fu_642_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln404_1_fu_903_p3     |    select|   0|  0|   3|           1|           3|
    |select_ln404_fu_895_p3       |    select|   0|  0|   3|           1|           1|
    |select_ln406_1_fu_1005_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln406_2_fu_1122_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln406_fu_997_p3       |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1      |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1      |       xor|   0|  0|   2|           2|           1|
    |xor_ln381_fu_397_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln390_fu_548_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln392_fu_606_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln404_fu_967_p2          |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|1326|        1421|        1275|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_3_reg_317                   |   9|          2|    3|          6|
    |a_reg_240                     |   9|          2|    3|          6|
    |ap_NS_fsm                     |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_a_3_phi_fu_321_p4  |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_244_p4    |   9|          2|    3|          6|
    |ap_phi_mux_b_5_phi_fu_343_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_266_p4    |   9|          2|    2|          4|
    |ap_phi_mux_c_phi_fu_288_p4    |   9|          2|    5|         10|
    |b_5_reg_339                   |   9|          2|    3|          6|
    |b_reg_262                     |   9|          2|    2|          4|
    |c_5_reg_350                   |   9|          2|    3|          6|
    |c_reg_284                     |   9|          2|    5|         10|
    |d_reg_295                     |   9|          2|    2|          4|
    |empty_110_reg_361             |   9|          2|   10|         20|
    |empty_114_reg_372             |   9|          2|    7|         14|
    |i_reg_219                     |   9|          2|   64|        128|
    |indvar_flatten13_reg_251      |   9|          2|    8|         16|
    |indvar_flatten37_reg_229      |   9|          2|   10|         20|
    |indvar_flatten45_reg_328      |   9|          2|    6|         12|
    |indvar_flatten59_reg_306      |   9|          2|    7|         14|
    |indvar_flatten_reg_273        |   9|          2|    7|         14|
    |patches_parameters_address0   |  14|          3|   12|         36|
    |patches_parameters_d0         |  14|          3|   64|        192|
    |patches_superpoints_address0  |  14|          3|   15|         45|
    |patches_superpoints_d0        |  14|          3|   64|        192|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 333|         73|  315|        798|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_3_reg_317                        |   3|   0|    3|          0|
    |a_reg_240                          |   3|   0|    3|          0|
    |add_ln398_9_reg_1315               |  15|   0|   15|          0|
    |add_ln398_reg_1256                 |  62|   0|   62|          0|
    |add_ln410_5_reg_1344               |  12|   0|   12|          0|
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |b_5_reg_339                        |   3|   0|    3|          0|
    |b_reg_262                          |   2|   0|    2|          0|
    |c_5_reg_350                        |   3|   0|    3|          0|
    |c_reg_284                          |   5|   0|    5|          0|
    |d_reg_295                          |   2|   0|    2|          0|
    |empty_104_reg_1227                 |  15|   0|   15|          0|
    |empty_107_reg_1212                 |   9|   0|   12|          3|
    |empty_110_reg_361                  |  10|   0|   10|          0|
    |empty_114_reg_372                  |   7|   0|    7|          0|
    |i_reg_219                          |  64|   0|   64|          0|
    |icmp_ln390_reg_1267                |   1|   0|    1|          0|
    |icmp_ln390_reg_1267_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln404_reg_1325                |   1|   0|    1|          0|
    |indvar_flatten13_reg_251           |   8|   0|    8|          0|
    |indvar_flatten37_reg_229           |  10|   0|   10|          0|
    |indvar_flatten45_reg_328           |   6|   0|    6|          0|
    |indvar_flatten59_reg_306           |   7|   0|    7|          0|
    |indvar_flatten_reg_273             |   7|   0|    7|          0|
    |indvars_iv_next47_reg_1251         |  64|   0|   64|          0|
    |or_ln381_reg_1197                  |   1|   0|    1|          0|
    |p_shl3_cast_reg_1242               |  60|   0|   62|          2|
    |select_ln390_1_reg_1271            |   3|   0|    3|          0|
    |select_ln392_1_reg_1277            |   2|   0|    2|          0|
    |select_ln394_1_reg_1289            |   5|   0|    5|          0|
    |select_ln394_reg_1284              |   2|   0|    2|          0|
    |select_ln404_1_reg_1329            |   3|   0|    3|          0|
    |select_ln406_1_reg_1334            |   3|   0|    3|          0|
    |sext_ln388_reg_1222                |  64|   0|   64|          0|
    |sub_reg_1201                       |  32|   0|   32|          0|
    |trunc_ln388_reg_1237               |  59|   0|   59|          0|
    |trunc_ln398_reg_1232               |  62|   0|   62|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 634|   0|  639|          5|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|         delete_patch|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|         delete_patch|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|         delete_patch|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|         delete_patch|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|         delete_patch|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|         delete_patch|  return value|
|n_patches                     |  out|   32|      ap_vld|            n_patches|       pointer|
|n_patches_ap_vld              |  out|    1|      ap_vld|            n_patches|       pointer|
|n_patches_read                |   in|   32|     ap_none|       n_patches_read|        scalar|
|patches_superpoints_address0  |  out|   15|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_address1  |  out|   15|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce1       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_q1        |   in|   64|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   64|   ap_memory|   patches_parameters|         array|
|patches_parameters_address1   |  out|   12|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce1        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_q1         |   in|   64|   ap_memory|   patches_parameters|         array|
|index                         |   in|   32|     ap_none|                index|        scalar|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
  Pipeline-2 : II = 1, D = 1, States = { 13 }
  Pipeline-3 : II = 1, D = 1, States = { 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 13 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 5 
13 --> 14 13 
14 --> 15 
15 --> 16 15 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index" [patchMaker.cpp:379]   --->   Operation 19 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%n_patches_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read" [patchMaker.cpp:379]   --->   Operation 20 'read' 'n_patches_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln381)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %index_read, i32 31" [patchMaker.cpp:381]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln381 = icmp_slt  i32 %index_read, i32 %n_patches_read_4" [patchMaker.cpp:381]   --->   Operation 22 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln381)   --->   "%xor_ln381 = xor i1 %icmp_ln381, i1 1" [patchMaker.cpp:381]   --->   Operation 23 'xor' 'xor_ln381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln381 = or i1 %tmp, i1 %xor_ln381" [patchMaker.cpp:381]   --->   Operation 24 'or' 'or_ln381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %or_ln381, void %.lr.ph, void %._crit_edge" [patchMaker.cpp:381]   --->   Operation 25 'br' 'br_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%sub = add i32 %n_patches_read_4, i32 4294967295" [patchMaker.cpp:379]   --->   Operation 26 'add' 'sub' <Predicate = (!or_ln381)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 27 'trunc' 'empty' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 28 'mul' 'empty_104' <Predicate = (!or_ln381)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_105 = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 29 'trunc' 'empty_105' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_105, i7 0" [patchMaker.cpp:379]   --->   Operation 30 'bitconcatenate' 'tmp_cast' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_106 = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 31 'trunc' 'empty_106' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_164_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %empty_106, i3 0" [patchMaker.cpp:379]   --->   Operation 32 'bitconcatenate' 'tmp_164_cast' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.74ns)   --->   "%empty_107 = sub i12 %tmp_cast, i12 %tmp_164_cast" [patchMaker.cpp:379]   --->   Operation 33 'sub' 'empty_107' <Predicate = (!or_ln381)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 34 [3/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 34 'mul' 'empty_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 35 'mul' 'empty_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i32 %index_read" [patchMaker.cpp:388]   --->   Operation 36 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i32 %sub" [patchMaker.cpp:388]   --->   Operation 37 'sext' 'sext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 38 'mul' 'empty_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln388 = br void" [patchMaker.cpp:388]   --->   Operation 39 'br' 'br_ln388' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i64 %indvars_iv_next47, void, i64 %zext_ln388, void %.lr.ph" [patchMaker.cpp:388]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 41 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln398_1 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 42 'trunc' 'trunc_ln398_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i64 %i" [patchMaker.cpp:388]   --->   Operation 43 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_1, i2 0" [patchMaker.cpp:388]   --->   Operation 44 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.06ns)   --->   "%icmp_ln388 = icmp_slt  i64 %i, i64 %sext_ln388" [patchMaker.cpp:388]   --->   Operation 45 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %memset.loop25.preheader, void %.split36" [patchMaker.cpp:388]   --->   Operation 46 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:388]   --->   Operation 47 'specloopname' 'specloopname_ln388' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.14ns)   --->   "%indvars_iv_next47 = add i64 %i, i64 1" [patchMaker.cpp:388]   --->   Operation 48 'add' 'indvars_iv_next47' <Predicate = (icmp_ln388)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln398_2 = trunc i64 %indvars_iv_next47" [patchMaker.cpp:398]   --->   Operation 49 'trunc' 'trunc_ln398_2' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln398_3 = trunc i64 %indvars_iv_next47" [patchMaker.cpp:398]   --->   Operation 50 'trunc' 'trunc_ln398_3' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_3, i2 0" [patchMaker.cpp:398]   --->   Operation 51 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.12ns)   --->   "%add_ln398 = add i62 %p_shl4_cast, i62 %trunc_ln398_2" [patchMaker.cpp:398]   --->   Operation 52 'add' 'add_ln398' <Predicate = (icmp_ln388)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln390 = br void" [patchMaker.cpp:390]   --->   Operation 53 'br' 'br_ln390' <Predicate = (icmp_ln388)> <Delay = 0.38>
ST_5 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln388)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i10 0, void %.split36, i10 %add_ln390_1, void %.split28" [patchMaker.cpp:390]   --->   Operation 55 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split36, i3 %select_ln390_1, void %.split28" [patchMaker.cpp:390]   --->   Operation 56 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void %.split36, i8 %select_ln392_2, void %.split28" [patchMaker.cpp:392]   --->   Operation 57 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%b = phi i2 0, void %.split36, i2 %select_ln392_1, void %.split28" [patchMaker.cpp:392]   --->   Operation 58 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split36, i7 %select_ln394_2, void %.split28" [patchMaker.cpp:394]   --->   Operation 59 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%c = phi i5 0, void %.split36, i5 %select_ln394_1, void %.split28" [patchMaker.cpp:394]   --->   Operation 60 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%d = phi i2 0, void %.split36, i2 %add_ln396, void %.split28" [patchMaker.cpp:396]   --->   Operation 61 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.72ns)   --->   "%add_ln390_1 = add i10 %indvar_flatten37, i10 1" [patchMaker.cpp:390]   --->   Operation 62 'add' 'add_ln390_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.60ns)   --->   "%icmp_ln390 = icmp_eq  i10 %indvar_flatten37, i10 720" [patchMaker.cpp:390]   --->   Operation 64 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.split28, void %.preheader.preheader.preheader" [patchMaker.cpp:390]   --->   Operation 65 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.57ns)   --->   "%add_ln390 = add i3 %a, i3 1" [patchMaker.cpp:390]   --->   Operation 66 'add' 'add_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.58ns)   --->   "%icmp_ln392 = icmp_eq  i8 %indvar_flatten13, i8 144" [patchMaker.cpp:392]   --->   Operation 67 'icmp' 'icmp_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln390 = select i1 %icmp_ln392, i2 0, i2 %b" [patchMaker.cpp:390]   --->   Operation 68 'select' 'select_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.27ns)   --->   "%select_ln390_1 = select i1 %icmp_ln392, i3 %add_ln390, i3 %a" [patchMaker.cpp:390]   --->   Operation 69 'select' 'select_ln390_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.12ns)   --->   "%xor_ln390 = xor i1 %icmp_ln392, i1 1" [patchMaker.cpp:390]   --->   Operation 70 'xor' 'xor_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.34ns)   --->   "%icmp_ln396 = icmp_eq  i2 %d, i2 3" [patchMaker.cpp:396]   --->   Operation 71 'icmp' 'icmp_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%and_ln390 = and i1 %icmp_ln396, i1 %xor_ln390" [patchMaker.cpp:390]   --->   Operation 72 'and' 'and_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.59ns)   --->   "%icmp_ln394 = icmp_eq  i7 %indvar_flatten, i7 48" [patchMaker.cpp:394]   --->   Operation 73 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.12ns)   --->   "%and_ln390_1 = and i1 %icmp_ln394, i1 %xor_ln390" [patchMaker.cpp:390]   --->   Operation 74 'and' 'and_ln390_1' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.43ns)   --->   "%add_ln392 = add i2 %select_ln390, i2 1" [patchMaker.cpp:392]   --->   Operation 75 'add' 'add_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.12ns)   --->   "%or_ln392 = or i1 %and_ln390_1, i1 %icmp_ln392" [patchMaker.cpp:392]   --->   Operation 76 'or' 'or_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.27ns)   --->   "%select_ln392 = select i1 %or_ln392, i5 0, i5 %c" [patchMaker.cpp:392]   --->   Operation 77 'select' 'select_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln392_1 = select i1 %and_ln390_1, i2 %add_ln392, i2 %select_ln390" [patchMaker.cpp:392]   --->   Operation 78 'select' 'select_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%xor_ln392 = xor i1 %icmp_ln394, i1 1" [patchMaker.cpp:392]   --->   Operation 79 'xor' 'xor_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%or_ln392_1 = or i1 %icmp_ln392, i1 %xor_ln392" [patchMaker.cpp:392]   --->   Operation 80 'or' 'or_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln392 = and i1 %and_ln390, i1 %or_ln392_1" [patchMaker.cpp:392]   --->   Operation 81 'and' 'and_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln394 = add i5 %select_ln392, i5 1" [patchMaker.cpp:394]   --->   Operation 82 'add' 'add_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%or_ln394 = or i1 %and_ln392, i1 %and_ln390_1" [patchMaker.cpp:394]   --->   Operation 83 'or' 'or_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%or_ln394_1 = or i1 %or_ln394, i1 %icmp_ln392" [patchMaker.cpp:394]   --->   Operation 84 'or' 'or_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %or_ln394_1, i2 0, i2 %d" [patchMaker.cpp:394]   --->   Operation 85 'select' 'select_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln394_1 = select i1 %and_ln392, i5 %add_ln394, i5 %select_ln392" [patchMaker.cpp:394]   --->   Operation 86 'select' 'select_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.43ns)   --->   "%add_ln396 = add i2 %select_ln394, i2 1" [patchMaker.cpp:396]   --->   Operation 87 'add' 'add_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln394_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:394]   --->   Operation 88 'add' 'add_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln394_2 = select i1 %or_ln392, i7 1, i7 %add_ln394_1" [patchMaker.cpp:394]   --->   Operation 89 'select' 'select_ln394_2' <Predicate = (!icmp_ln390)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln392_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:392]   --->   Operation 90 'add' 'add_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln392_2 = select i1 %icmp_ln392, i8 1, i8 %add_ln392_1" [patchMaker.cpp:392]   --->   Operation 91 'select' 'select_ln392_2' <Predicate = (!icmp_ln390)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.73>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln398 = zext i3 %select_ln390_1" [patchMaker.cpp:398]   --->   Operation 92 'zext' 'zext_ln398' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.12ns)   --->   "%add_ln398_1 = add i62 %add_ln398, i62 %zext_ln398" [patchMaker.cpp:398]   --->   Operation 93 'add' 'add_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln398_4 = trunc i62 %add_ln398_1" [patchMaker.cpp:398]   --->   Operation 94 'trunc' 'trunc_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_4, i2 0" [patchMaker.cpp:398]   --->   Operation 95 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln398_5 = trunc i62 %add_ln398_1" [patchMaker.cpp:398]   --->   Operation 96 'trunc' 'trunc_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln398_2 = add i62 %p_shl3_cast, i62 %trunc_ln398" [patchMaker.cpp:398]   --->   Operation 97 'add' 'add_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 98 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln398_3 = add i62 %add_ln398_2, i62 %zext_ln398" [patchMaker.cpp:398]   --->   Operation 98 'add' 'add_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln398_6 = trunc i62 %add_ln398_3" [patchMaker.cpp:398]   --->   Operation 99 'trunc' 'trunc_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_6, i2 0" [patchMaker.cpp:398]   --->   Operation 100 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln398_7 = trunc i62 %add_ln398_3" [patchMaker.cpp:398]   --->   Operation 101 'trunc' 'trunc_ln398_7' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398 = sub i58 %tmp_89, i58 %trunc_ln398_5" [patchMaker.cpp:398]   --->   Operation 102 'sub' 'sub_ln398' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln398_1 = zext i2 %select_ln392_1" [patchMaker.cpp:398]   --->   Operation 103 'zext' 'zext_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln398_4 = add i58 %sub_ln398, i58 %zext_ln398_1" [patchMaker.cpp:398]   --->   Operation 104 'add' 'add_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_170_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_4, i4 0" [patchMaker.cpp:398]   --->   Operation 105 'bitconcatenate' 'tmp_170_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_1 = sub i58 %tmp_90, i58 %trunc_ln398_7" [patchMaker.cpp:398]   --->   Operation 106 'sub' 'sub_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln398_2 = zext i2 %select_ln392_1" [patchMaker.cpp:398]   --->   Operation 107 'zext' 'zext_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln398_5 = add i58 %sub_ln398_1, i58 %zext_ln398_2" [patchMaker.cpp:398]   --->   Operation 108 'add' 'add_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_172_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_5, i4 0" [patchMaker.cpp:394]   --->   Operation 109 'bitconcatenate' 'tmp_172_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln398_3 = zext i5 %select_ln394_1" [patchMaker.cpp:398]   --->   Operation 110 'zext' 'zext_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.12ns)   --->   "%add_ln398_6 = add i62 %tmp_170_cast, i62 %zext_ln398_3" [patchMaker.cpp:398]   --->   Operation 111 'add' 'add_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln398_8 = trunc i62 %add_ln398_6" [patchMaker.cpp:398]   --->   Operation 112 'trunc' 'trunc_ln398_8' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln398_9 = trunc i62 %add_ln398_6" [patchMaker.cpp:398]   --->   Operation 113 'trunc' 'trunc_ln398_9' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_9, i2 0" [patchMaker.cpp:398]   --->   Operation 114 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_2 = sub i15 %p_shl6_cast, i15 %trunc_ln398_8" [patchMaker.cpp:398]   --->   Operation 115 'sub' 'sub_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 116 [1/1] (1.12ns)   --->   "%add_ln398_7 = add i62 %tmp_172_cast, i62 %zext_ln398_3" [patchMaker.cpp:398]   --->   Operation 116 'add' 'add_ln398_7' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln398_10 = trunc i62 %add_ln398_7" [patchMaker.cpp:398]   --->   Operation 117 'trunc' 'trunc_ln398_10' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln398_11 = trunc i62 %add_ln398_7" [patchMaker.cpp:398]   --->   Operation 118 'trunc' 'trunc_ln398_11' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_11, i2 0" [patchMaker.cpp:398]   --->   Operation 119 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_3 = sub i15 %p_shl5_cast, i15 %trunc_ln398_10" [patchMaker.cpp:398]   --->   Operation 120 'sub' 'sub_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln398_4 = zext i2 %select_ln394" [patchMaker.cpp:398]   --->   Operation 121 'zext' 'zext_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln398_8 = add i15 %sub_ln398_2, i15 %zext_ln398_4" [patchMaker.cpp:398]   --->   Operation 122 'add' 'add_ln398_8' <Predicate = (!icmp_ln390)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln398_5 = zext i15 %add_ln398_8" [patchMaker.cpp:398]   --->   Operation 123 'zext' 'zext_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_5" [patchMaker.cpp:398]   --->   Operation 124 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln398_9 = add i15 %sub_ln398_3, i15 %zext_ln398_4" [patchMaker.cpp:398]   --->   Operation 125 'add' 'add_ln398_9' <Predicate = (!icmp_ln390)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 126 [2/2] (2.98ns)   --->   "%patches_superpoints_load = load i15 %patches_superpoints_addr_2" [patchMaker.cpp:398]   --->   Operation 126 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 8 <SV = 7> <Delay = 5.96>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 128 'speclooptripcount' 'empty_108' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_392_3_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln398_6 = zext i15 %add_ln398_9" [patchMaker.cpp:398]   --->   Operation 134 'zext' 'zext_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_6" [patchMaker.cpp:398]   --->   Operation 135 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:396]   --->   Operation 136 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 137 [1/2] (2.98ns)   --->   "%patches_superpoints_load = load i15 %patches_superpoints_addr_2" [patchMaker.cpp:398]   --->   Operation 137 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_8 : Operation 138 [1/1] (2.98ns)   --->   "%store_ln398 = store i64 %patches_superpoints_load, i15 %patches_superpoints_addr_3" [patchMaker.cpp:398]   --->   Operation 138 'store' 'store_ln398' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.38>
ST_9 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln404 = br void %.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 140 'br' 'br_ln404' <Predicate = true> <Delay = 0.38>

State 10 <SV = 7> <Delay = 5.53>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i7 %add_ln404_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 141 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%a_3 = phi i3 %select_ln404_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 142 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i6 %select_ln406_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:406]   --->   Operation 143 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%b_5 = phi i3 %select_ln406_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:406]   --->   Operation 144 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%c_5 = phi i3 %add_ln408, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:408]   --->   Operation 145 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln404_1 = add i7 %indvar_flatten59, i7 1" [patchMaker.cpp:404]   --->   Operation 146 'add' 'add_ln404_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln404 = icmp_eq  i7 %indvar_flatten59, i7 120" [patchMaker.cpp:404]   --->   Operation 148 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %.preheader, void" [patchMaker.cpp:404]   --->   Operation 149 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.57ns)   --->   "%add_ln404 = add i3 %a_3, i3 1" [patchMaker.cpp:404]   --->   Operation 150 'add' 'add_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.61ns)   --->   "%icmp_ln406 = icmp_eq  i6 %indvar_flatten45, i6 24" [patchMaker.cpp:406]   --->   Operation 151 'icmp' 'icmp_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln404 = select i1 %icmp_ln406, i3 0, i3 %b_5" [patchMaker.cpp:404]   --->   Operation 152 'select' 'select_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.27ns)   --->   "%select_ln404_1 = select i1 %icmp_ln406, i3 %add_ln404, i3 %a_3" [patchMaker.cpp:404]   --->   Operation 153 'select' 'select_ln404_1' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln410 = trunc i62 %add_ln398" [patchMaker.cpp:410]   --->   Operation 154 'trunc' 'trunc_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i3 %select_ln404_1" [patchMaker.cpp:410]   --->   Operation 155 'zext' 'zext_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln410 = add i61 %trunc_ln410, i61 %zext_ln410" [patchMaker.cpp:410]   --->   Operation 156 'add' 'add_ln410' <Predicate = (!icmp_ln404)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_176_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410, i2 0" [patchMaker.cpp:398]   --->   Operation 157 'bitconcatenate' 'tmp_176_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i59.i2, i59 %trunc_ln388, i2 0" [patchMaker.cpp:398]   --->   Operation 158 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln398_12 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 159 'trunc' 'trunc_ln398_12' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln410_1 = add i61 %tmp_91, i61 %trunc_ln398_12" [patchMaker.cpp:410]   --->   Operation 160 'add' 'add_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i3 %select_ln404_1" [patchMaker.cpp:410]   --->   Operation 161 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln410_6 = add i61 %add_ln410_1, i61 %zext_ln410_1" [patchMaker.cpp:410]   --->   Operation 162 'add' 'add_ln410_6' <Predicate = (!icmp_ln404)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_178_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410_6, i2 0" [patchMaker.cpp:406]   --->   Operation 163 'bitconcatenate' 'tmp_178_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln404)   --->   "%xor_ln404 = xor i1 %icmp_ln406, i1 1" [patchMaker.cpp:404]   --->   Operation 164 'xor' 'xor_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.49ns)   --->   "%icmp_ln408 = icmp_eq  i3 %c_5, i3 6" [patchMaker.cpp:408]   --->   Operation 165 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln404 = and i1 %icmp_ln408, i1 %xor_ln404" [patchMaker.cpp:404]   --->   Operation 166 'and' 'and_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.57ns)   --->   "%add_ln406 = add i3 %select_ln404, i3 1" [patchMaker.cpp:406]   --->   Operation 167 'add' 'add_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln406)   --->   "%or_ln406 = or i1 %and_ln404, i1 %icmp_ln406" [patchMaker.cpp:406]   --->   Operation 168 'or' 'or_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln406 = select i1 %or_ln406, i3 0, i3 %c_5" [patchMaker.cpp:406]   --->   Operation 169 'select' 'select_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.27ns)   --->   "%select_ln406_1 = select i1 %and_ln404, i3 %add_ln406, i3 %select_ln404" [patchMaker.cpp:406]   --->   Operation 170 'select' 'select_ln406_1' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln410_2 = zext i3 %select_ln406_1" [patchMaker.cpp:410]   --->   Operation 171 'zext' 'zext_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.13ns)   --->   "%add_ln410_2 = add i63 %tmp_176_cast, i63 %zext_ln410_2" [patchMaker.cpp:410]   --->   Operation 172 'add' 'add_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln410_1 = trunc i63 %add_ln410_2" [patchMaker.cpp:410]   --->   Operation 173 'trunc' 'trunc_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_1, i3 0" [patchMaker.cpp:410]   --->   Operation 174 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln410_2 = trunc i63 %add_ln410_2" [patchMaker.cpp:410]   --->   Operation 175 'trunc' 'trunc_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_2, i1 0" [patchMaker.cpp:410]   --->   Operation 176 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln410 = sub i12 %p_shl11_cast, i12 %p_shl12_cast" [patchMaker.cpp:410]   --->   Operation 177 'sub' 'sub_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 178 [1/1] (1.13ns)   --->   "%add_ln410_3 = add i63 %tmp_178_cast, i63 %zext_ln410_2" [patchMaker.cpp:410]   --->   Operation 178 'add' 'add_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln410_3 = trunc i63 %add_ln410_3" [patchMaker.cpp:410]   --->   Operation 179 'trunc' 'trunc_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_3, i3 0" [patchMaker.cpp:410]   --->   Operation 180 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln410_4 = trunc i63 %add_ln410_3" [patchMaker.cpp:410]   --->   Operation 181 'trunc' 'trunc_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_4, i1 0" [patchMaker.cpp:410]   --->   Operation 182 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln410_1 = sub i12 %p_shl9_cast, i12 %p_shl10_cast" [patchMaker.cpp:410]   --->   Operation 183 'sub' 'sub_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln410_3 = zext i3 %select_ln406" [patchMaker.cpp:410]   --->   Operation 184 'zext' 'zext_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln410_4 = add i12 %sub_ln410, i12 %zext_ln410_3" [patchMaker.cpp:410]   --->   Operation 185 'add' 'add_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln410_4 = zext i12 %add_ln410_4" [patchMaker.cpp:410]   --->   Operation 186 'zext' 'zext_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%patches_parameters_addr_24 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_4" [patchMaker.cpp:410]   --->   Operation 187 'getelementptr' 'patches_parameters_addr_24' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln410_5 = add i12 %sub_ln410_1, i12 %zext_ln410_3" [patchMaker.cpp:410]   --->   Operation 188 'add' 'add_ln410_5' <Predicate = (!icmp_ln404)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 189 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_24" [patchMaker.cpp:410]   --->   Operation 189 'load' 'patches_parameters_load' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_10 : Operation 190 [1/1] (0.57ns)   --->   "%add_ln408 = add i3 %select_ln406, i3 1" [patchMaker.cpp:408]   --->   Operation 190 'add' 'add_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln406_1 = add i6 %indvar_flatten45, i6 1" [patchMaker.cpp:406]   --->   Operation 191 'add' 'add_ln406_1' <Predicate = (!icmp_ln404)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.29ns)   --->   "%select_ln406_2 = select i1 %icmp_ln406, i6 1, i6 %add_ln406_1" [patchMaker.cpp:406]   --->   Operation 192 'select' 'select_ln406_2' <Predicate = (!icmp_ln404)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 8> <Delay = 3.29>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 194 'speclooptripcount' 'empty_109' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 195 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"   --->   Operation 196 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln410_5 = zext i12 %add_ln410_5" [patchMaker.cpp:410]   --->   Operation 198 'zext' 'zext_ln410_5' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%patches_parameters_addr_25 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_5" [patchMaker.cpp:410]   --->   Operation 199 'getelementptr' 'patches_parameters_addr_25' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:408]   --->   Operation 200 'specloopname' 'specloopname_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 201 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_24" [patchMaker.cpp:410]   --->   Operation 201 'load' 'patches_parameters_load' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_11 : Operation 202 [1/1] (1.64ns)   --->   "%store_ln410 = store i64 %patches_parameters_load, i12 %patches_parameters_addr_25" [patchMaker.cpp:410]   --->   Operation 202 'store' 'store_ln410' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 3.75>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%empty_110 = phi i10 %empty_111, void %memset.loop25.split, i10 0, void %memset.loop25.preheader"   --->   Operation 205 'phi' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.72ns)   --->   "%empty_111 = add i10 %empty_110, i10 1"   --->   Operation 206 'add' 'empty_111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.60ns)   --->   "%exitcond2622 = icmp_eq  i10 %empty_110, i10 720"   --->   Operation 208 'icmp' 'exitcond2622' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 209 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2622, void %memset.loop25.split, void %memset.loop.preheader"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast71 = zext i10 %empty_110"   --->   Operation 211 'zext' 'p_cast71' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.77ns)   --->   "%empty_113 = add i15 %empty_104, i15 %p_cast71" [patchMaker.cpp:379]   --->   Operation 212 'add' 'empty_113' <Predicate = (!exitcond2622)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_113" [patchMaker.cpp:379]   --->   Operation 213 'zext' 'p_cast' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %p_cast" [patchMaker.cpp:379]   --->   Operation 214 'getelementptr' 'patches_superpoints_addr' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (2.98ns)   --->   "%store_ln379 = store i64 0, i15 %patches_superpoints_addr" [patchMaker.cpp:379]   --->   Operation 215 'store' 'store_ln379' <Predicate = (!exitcond2622)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!exitcond2622)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.38>
ST_14 : Operation 217 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 15 <SV = 7> <Delay = 2.39>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%empty_114 = phi i7 %empty_115, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 218 'phi' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.70ns)   --->   "%empty_115 = add i7 %empty_114, i7 1"   --->   Operation 219 'add' 'empty_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.59ns)   --->   "%exitcond21 = icmp_eq  i7 %empty_114, i7 120"   --->   Operation 221 'icmp' 'exitcond21' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 222 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond21, void %memset.loop.split, void %split"   --->   Operation 223 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast72 = zext i7 %empty_114"   --->   Operation 224 'zext' 'p_cast72' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.74ns)   --->   "%empty_117 = add i12 %empty_107, i12 %p_cast72" [patchMaker.cpp:379]   --->   Operation 225 'add' 'empty_117' <Predicate = (!exitcond21)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast78 = zext i12 %empty_117" [patchMaker.cpp:379]   --->   Operation 226 'zext' 'p_cast78' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %p_cast78" [patchMaker.cpp:379]   --->   Operation 227 'getelementptr' 'patches_parameters_addr' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (1.64ns)   --->   "%store_ln379 = store i64 0, i12 %patches_parameters_addr" [patchMaker.cpp:379]   --->   Operation 228 'store' 'store_ln379' <Predicate = (!exitcond21)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!exitcond21)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln427 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %sub" [patchMaker.cpp:427]   --->   Operation 230 'write' 'write_ln427' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln428 = br void %._crit_edge" [patchMaker.cpp:428]   --->   Operation 231 'br' 'br_ln428' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln428 = ret" [patchMaker.cpp:428]   --->   Operation 232 'ret' 'ret_ln428' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ n_patches_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 00000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000]
index_read                 (read             ) [ 00111000000000000]
n_patches_read_4           (read             ) [ 00000000000000000]
tmp                        (bitselect        ) [ 00000000000000000]
icmp_ln381                 (icmp             ) [ 00000000000000000]
xor_ln381                  (xor              ) [ 00000000000000000]
or_ln381                   (or               ) [ 01111111111111111]
br_ln381                   (br               ) [ 00000000000000000]
sub                        (add              ) [ 00111111111111111]
empty                      (trunc            ) [ 00111000000000000]
empty_105                  (trunc            ) [ 00000000000000000]
tmp_cast                   (bitconcatenate   ) [ 00000000000000000]
empty_106                  (trunc            ) [ 00000000000000000]
tmp_164_cast               (bitconcatenate   ) [ 00000000000000000]
empty_107                  (sub              ) [ 00111111111111110]
zext_ln388                 (zext             ) [ 00001111111110000]
sext_ln388                 (sext             ) [ 00000111111110000]
empty_104                  (mul              ) [ 00000111111111000]
br_ln388                   (br               ) [ 00001111111110000]
i                          (phi              ) [ 00000111111100000]
trunc_ln398                (trunc            ) [ 00000011100000000]
trunc_ln398_1              (trunc            ) [ 00000000000000000]
trunc_ln388                (trunc            ) [ 00000011111100000]
p_shl3_cast                (bitconcatenate   ) [ 00000011100000000]
icmp_ln388                 (icmp             ) [ 00000111111111000]
br_ln388                   (br               ) [ 00000000000000000]
specloopname_ln388         (specloopname     ) [ 00000000000000000]
indvars_iv_next47          (add              ) [ 00001111111110000]
trunc_ln398_2              (trunc            ) [ 00000000000000000]
trunc_ln398_3              (trunc            ) [ 00000000000000000]
p_shl4_cast                (bitconcatenate   ) [ 00000000000000000]
add_ln398                  (add              ) [ 00000011111100000]
br_ln390                   (br               ) [ 00000111111110000]
br_ln0                     (br               ) [ 00000111111111000]
indvar_flatten37           (phi              ) [ 00000010000000000]
a                          (phi              ) [ 00000010000000000]
indvar_flatten13           (phi              ) [ 00000010000000000]
b                          (phi              ) [ 00000010000000000]
indvar_flatten             (phi              ) [ 00000010000000000]
c                          (phi              ) [ 00000010000000000]
d                          (phi              ) [ 00000010000000000]
add_ln390_1                (add              ) [ 00000111111110000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
icmp_ln390                 (icmp             ) [ 00000111111110000]
br_ln390                   (br               ) [ 00000000000000000]
add_ln390                  (add              ) [ 00000000000000000]
icmp_ln392                 (icmp             ) [ 00000000000000000]
select_ln390               (select           ) [ 00000000000000000]
select_ln390_1             (select           ) [ 00000111111110000]
xor_ln390                  (xor              ) [ 00000000000000000]
icmp_ln396                 (icmp             ) [ 00000000000000000]
and_ln390                  (and              ) [ 00000000000000000]
icmp_ln394                 (icmp             ) [ 00000000000000000]
and_ln390_1                (and              ) [ 00000000000000000]
add_ln392                  (add              ) [ 00000000000000000]
or_ln392                   (or               ) [ 00000000000000000]
select_ln392               (select           ) [ 00000000000000000]
select_ln392_1             (select           ) [ 00000111111110000]
xor_ln392                  (xor              ) [ 00000000000000000]
or_ln392_1                 (or               ) [ 00000000000000000]
and_ln392                  (and              ) [ 00000000000000000]
add_ln394                  (add              ) [ 00000000000000000]
or_ln394                   (or               ) [ 00000000000000000]
or_ln394_1                 (or               ) [ 00000000000000000]
select_ln394               (select           ) [ 00000011000000000]
select_ln394_1             (select           ) [ 00000111111110000]
add_ln396                  (add              ) [ 00000111111110000]
add_ln394_1                (add              ) [ 00000000000000000]
select_ln394_2             (select           ) [ 00000111111110000]
add_ln392_1                (add              ) [ 00000000000000000]
select_ln392_2             (select           ) [ 00000111111110000]
zext_ln398                 (zext             ) [ 00000000000000000]
add_ln398_1                (add              ) [ 00000000000000000]
trunc_ln398_4              (trunc            ) [ 00000000000000000]
tmp_89                     (bitconcatenate   ) [ 00000000000000000]
trunc_ln398_5              (trunc            ) [ 00000000000000000]
add_ln398_2                (add              ) [ 00000000000000000]
add_ln398_3                (add              ) [ 00000000000000000]
trunc_ln398_6              (trunc            ) [ 00000000000000000]
tmp_90                     (bitconcatenate   ) [ 00000000000000000]
trunc_ln398_7              (trunc            ) [ 00000000000000000]
sub_ln398                  (sub              ) [ 00000000000000000]
zext_ln398_1               (zext             ) [ 00000000000000000]
add_ln398_4                (add              ) [ 00000000000000000]
tmp_170_cast               (bitconcatenate   ) [ 00000000000000000]
sub_ln398_1                (sub              ) [ 00000000000000000]
zext_ln398_2               (zext             ) [ 00000000000000000]
add_ln398_5                (add              ) [ 00000000000000000]
tmp_172_cast               (bitconcatenate   ) [ 00000000000000000]
zext_ln398_3               (zext             ) [ 00000000000000000]
add_ln398_6                (add              ) [ 00000000000000000]
trunc_ln398_8              (trunc            ) [ 00000000000000000]
trunc_ln398_9              (trunc            ) [ 00000000000000000]
p_shl6_cast                (bitconcatenate   ) [ 00000000000000000]
sub_ln398_2                (sub              ) [ 00000000000000000]
add_ln398_7                (add              ) [ 00000000000000000]
trunc_ln398_10             (trunc            ) [ 00000000000000000]
trunc_ln398_11             (trunc            ) [ 00000000000000000]
p_shl5_cast                (bitconcatenate   ) [ 00000000000000000]
sub_ln398_3                (sub              ) [ 00000000000000000]
zext_ln398_4               (zext             ) [ 00000000000000000]
add_ln398_8                (add              ) [ 00000000000000000]
zext_ln398_5               (zext             ) [ 00000000000000000]
patches_superpoints_addr_2 (getelementptr    ) [ 00000010100000000]
add_ln398_9                (add              ) [ 00000010100000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
empty_108                  (speclooptripcount) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
zext_ln398_6               (zext             ) [ 00000000000000000]
patches_superpoints_addr_3 (getelementptr    ) [ 00000000000000000]
specloopname_ln396         (specloopname     ) [ 00000000000000000]
patches_superpoints_load   (load             ) [ 00000000000000000]
store_ln398                (store            ) [ 00000000000000000]
br_ln0                     (br               ) [ 00000111111110000]
br_ln404                   (br               ) [ 00000111111110000]
indvar_flatten59           (phi              ) [ 00000000001000000]
a_3                        (phi              ) [ 00000000001000000]
indvar_flatten45           (phi              ) [ 00000000001000000]
b_5                        (phi              ) [ 00000000001000000]
c_5                        (phi              ) [ 00000000001000000]
add_ln404_1                (add              ) [ 00000111111110000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
icmp_ln404                 (icmp             ) [ 00000111111110000]
br_ln404                   (br               ) [ 00000000000000000]
add_ln404                  (add              ) [ 00000000000000000]
icmp_ln406                 (icmp             ) [ 00000000000000000]
select_ln404               (select           ) [ 00000000000000000]
select_ln404_1             (select           ) [ 00000111111110000]
trunc_ln410                (trunc            ) [ 00000000000000000]
zext_ln410                 (zext             ) [ 00000000000000000]
add_ln410                  (add              ) [ 00000000000000000]
tmp_176_cast               (bitconcatenate   ) [ 00000000000000000]
tmp_91                     (bitconcatenate   ) [ 00000000000000000]
trunc_ln398_12             (trunc            ) [ 00000000000000000]
add_ln410_1                (add              ) [ 00000000000000000]
zext_ln410_1               (zext             ) [ 00000000000000000]
add_ln410_6                (add              ) [ 00000000000000000]
tmp_178_cast               (bitconcatenate   ) [ 00000000000000000]
xor_ln404                  (xor              ) [ 00000000000000000]
icmp_ln408                 (icmp             ) [ 00000000000000000]
and_ln404                  (and              ) [ 00000000000000000]
add_ln406                  (add              ) [ 00000000000000000]
or_ln406                   (or               ) [ 00000000000000000]
select_ln406               (select           ) [ 00000000000000000]
select_ln406_1             (select           ) [ 00000111111110000]
zext_ln410_2               (zext             ) [ 00000000000000000]
add_ln410_2                (add              ) [ 00000000000000000]
trunc_ln410_1              (trunc            ) [ 00000000000000000]
p_shl11_cast               (bitconcatenate   ) [ 00000000000000000]
trunc_ln410_2              (trunc            ) [ 00000000000000000]
p_shl12_cast               (bitconcatenate   ) [ 00000000000000000]
sub_ln410                  (sub              ) [ 00000000000000000]
add_ln410_3                (add              ) [ 00000000000000000]
trunc_ln410_3              (trunc            ) [ 00000000000000000]
p_shl9_cast                (bitconcatenate   ) [ 00000000000000000]
trunc_ln410_4              (trunc            ) [ 00000000000000000]
p_shl10_cast               (bitconcatenate   ) [ 00000000000000000]
sub_ln410_1                (sub              ) [ 00000000000000000]
zext_ln410_3               (zext             ) [ 00000000000000000]
add_ln410_4                (add              ) [ 00000000000000000]
zext_ln410_4               (zext             ) [ 00000000000000000]
patches_parameters_addr_24 (getelementptr    ) [ 00000000001100000]
add_ln410_5                (add              ) [ 00000000001100000]
add_ln408                  (add              ) [ 00000111111110000]
add_ln406_1                (add              ) [ 00000000000000000]
select_ln406_2             (select           ) [ 00000111111110000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
empty_109                  (speclooptripcount) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
zext_ln410_5               (zext             ) [ 00000000000000000]
patches_parameters_addr_25 (getelementptr    ) [ 00000000000000000]
specloopname_ln408         (specloopname     ) [ 00000000000000000]
patches_parameters_load    (load             ) [ 00000000000000000]
store_ln410                (store            ) [ 00000000000000000]
br_ln0                     (br               ) [ 00000111111110000]
br_ln0                     (br               ) [ 00001111111110000]
empty_110                  (phi              ) [ 00000000000001000]
empty_111                  (add              ) [ 00000100000001000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
exitcond2622               (icmp             ) [ 00000000000001000]
empty_112                  (speclooptripcount) [ 00000000000000000]
br_ln0                     (br               ) [ 00000000000000000]
p_cast71                   (zext             ) [ 00000000000000000]
empty_113                  (add              ) [ 00000000000000000]
p_cast                     (zext             ) [ 00000000000000000]
patches_superpoints_addr   (getelementptr    ) [ 00000000000000000]
store_ln379                (store            ) [ 00000000000000000]
br_ln0                     (br               ) [ 00000100000001000]
br_ln0                     (br               ) [ 00000000000000110]
empty_114                  (phi              ) [ 00000000000000010]
empty_115                  (add              ) [ 00000000000000110]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
exitcond21                 (icmp             ) [ 00000000000000010]
empty_116                  (speclooptripcount) [ 00000000000000000]
br_ln0                     (br               ) [ 00000000000000000]
p_cast72                   (zext             ) [ 00000000000000000]
empty_117                  (add              ) [ 00000000000000000]
p_cast78                   (zext             ) [ 00000000000000000]
patches_parameters_addr    (getelementptr    ) [ 00000000000000000]
store_ln379                (store            ) [ 00000000000000000]
br_ln0                     (br               ) [ 00000000000000110]
write_ln427                (write            ) [ 00000000000000000]
br_ln428                   (br               ) [ 00000000000000000]
ret_ln428                  (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_superpoints">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patches_parameters">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="index">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i60.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i56.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i58.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_392_3_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i61.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i59.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="index_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="n_patches_read_4_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln427_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="8"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln427/16 "/>
</bind>
</comp>

<comp id="149" class="1004" name="patches_superpoints_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="15" slack="0"/>
<pin id="153" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_2/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_superpoints_load/7 store_ln398/8 store_ln379/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="patches_superpoints_addr_3_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr_3/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="patches_parameters_addr_24_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_24/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_parameters_load/10 store_ln410/11 store_ln379/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="patches_parameters_addr_25_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_25/11 "/>
</bind>
</comp>

<comp id="201" class="1004" name="patches_superpoints_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="15" slack="0"/>
<pin id="205" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="patches_parameters_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="12" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/15 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="3"/>
<pin id="221" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten37_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten37_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="a_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="a_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="indvar_flatten13_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten13_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="b_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="b_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvar_flatten_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_flatten_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="c_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="c_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="d_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="d_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="2" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="indvar_flatten59_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvar_flatten59_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/10 "/>
</bind>
</comp>

<comp id="317" class="1005" name="a_3_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_3 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="a_3_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_3/10 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten45_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="1"/>
<pin id="330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten45 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten45_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten45/10 "/>
</bind>
</comp>

<comp id="339" class="1005" name="b_5_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="1"/>
<pin id="341" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_5 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="b_5_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_5/10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="c_5_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_5 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="c_5_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_5/10 "/>
</bind>
</comp>

<comp id="361" class="1005" name="empty_110_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_110 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_110_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_110/13 "/>
</bind>
</comp>

<comp id="372" class="1005" name="empty_114_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_114 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_114_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_114/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln381_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln381/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln381_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln381/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln381_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln381/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="empty_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_105_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_105/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_106_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_106/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_164_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_164_cast/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="empty_107_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_107/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln388_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="3"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln388_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln388/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln398_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln398_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln388_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_shl3_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="62" slack="0"/>
<pin id="469" dir="0" index="1" bw="60" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln388_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="indvars_iv_next47_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next47/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln398_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_2/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln398_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_3/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl4_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="62" slack="0"/>
<pin id="496" dir="0" index="1" bw="60" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln398_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="0"/>
<pin id="504" dir="0" index="1" bw="62" slack="0"/>
<pin id="505" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln390_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln390_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln390_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="10" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln390_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln390/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln392_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln392/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln390_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="0" index="2" bw="2" slack="0"/>
<pin id="536" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln390/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln390_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="0" index="2" bw="3" slack="0"/>
<pin id="544" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln390_1/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="xor_ln390_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln390/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln396_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln396/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="and_ln390_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln390/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln394_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln394/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln390_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln390_1/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln392_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln392/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln392_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln392_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln392_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="0" index="2" bw="2" slack="0"/>
<pin id="602" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln392_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln392/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln392_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392_1/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln392_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln392/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln394_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln394_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln394/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln394_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln394_1/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln394_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="0" index="2" bw="2" slack="0"/>
<pin id="646" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln394_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394_1/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln396_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln396/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln394_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394_1/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln394_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="7" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394_2/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln392_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln392_1/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln392_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="8" slack="0"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_2/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln398_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="1"/>
<pin id="694" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln398_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="62" slack="2"/>
<pin id="697" dir="0" index="1" bw="3" slack="0"/>
<pin id="698" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_1/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln398_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="62" slack="0"/>
<pin id="702" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_4/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_89_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="58" slack="0"/>
<pin id="706" dir="0" index="1" bw="56" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln398_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="62" slack="0"/>
<pin id="714" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_5/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln398_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="62" slack="2"/>
<pin id="718" dir="0" index="1" bw="62" slack="2"/>
<pin id="719" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_2/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln398_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="62" slack="0"/>
<pin id="722" dir="0" index="1" bw="3" slack="0"/>
<pin id="723" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_3/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="trunc_ln398_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="62" slack="0"/>
<pin id="728" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_6/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_90_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="58" slack="0"/>
<pin id="732" dir="0" index="1" bw="56" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln398_7_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="0"/>
<pin id="740" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_7/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln398_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="58" slack="0"/>
<pin id="744" dir="0" index="1" bw="58" slack="0"/>
<pin id="745" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln398/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln398_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="1"/>
<pin id="750" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_1/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln398_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="58" slack="0"/>
<pin id="753" dir="0" index="1" bw="2" slack="0"/>
<pin id="754" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_4/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_170_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="62" slack="0"/>
<pin id="759" dir="0" index="1" bw="58" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_170_cast/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sub_ln398_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="58" slack="0"/>
<pin id="767" dir="0" index="1" bw="58" slack="0"/>
<pin id="768" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln398_1/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln398_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="2" slack="1"/>
<pin id="773" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_2/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln398_5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="58" slack="0"/>
<pin id="776" dir="0" index="1" bw="2" slack="0"/>
<pin id="777" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_5/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_172_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="62" slack="0"/>
<pin id="782" dir="0" index="1" bw="58" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_172_cast/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln398_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="1"/>
<pin id="790" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_3/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln398_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="62" slack="0"/>
<pin id="793" dir="0" index="1" bw="5" slack="0"/>
<pin id="794" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_6/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln398_8_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="62" slack="0"/>
<pin id="799" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_8/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln398_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="62" slack="0"/>
<pin id="803" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_9/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_shl6_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="13" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/7 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sub_ln398_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="0"/>
<pin id="815" dir="0" index="1" bw="15" slack="0"/>
<pin id="816" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln398_2/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln398_7_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="62" slack="0"/>
<pin id="821" dir="0" index="1" bw="5" slack="0"/>
<pin id="822" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_7/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln398_10_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="62" slack="0"/>
<pin id="827" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_10/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="trunc_ln398_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="62" slack="0"/>
<pin id="831" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_11/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="p_shl5_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="15" slack="0"/>
<pin id="835" dir="0" index="1" bw="13" slack="0"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sub_ln398_3_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="0"/>
<pin id="843" dir="0" index="1" bw="15" slack="0"/>
<pin id="844" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln398_3/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln398_4_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="1"/>
<pin id="849" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_4/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln398_8_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="0" index="1" bw="2" slack="0"/>
<pin id="853" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_8/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln398_5_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_5/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln398_9_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="15" slack="0"/>
<pin id="863" dir="0" index="1" bw="2" slack="0"/>
<pin id="864" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_9/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln398_6_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="15" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_6/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln404_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln404_1/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln404_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="0" index="1" bw="7" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln404_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln404/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln406_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="6" slack="0"/>
<pin id="891" dir="0" index="1" bw="6" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln406/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="select_ln404_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="3" slack="0"/>
<pin id="898" dir="0" index="2" bw="3" slack="0"/>
<pin id="899" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln404/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln404_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="3" slack="0"/>
<pin id="906" dir="0" index="2" bw="3" slack="0"/>
<pin id="907" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln404_1/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="trunc_ln410_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="62" slack="3"/>
<pin id="913" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln410_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln410_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="61" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_176_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="63" slack="0"/>
<pin id="926" dir="0" index="1" bw="61" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_176_cast/10 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_91_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="61" slack="0"/>
<pin id="934" dir="0" index="1" bw="59" slack="3"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="trunc_ln398_12_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="3"/>
<pin id="941" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln398_12/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln410_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="61" slack="0"/>
<pin id="945" dir="0" index="1" bw="61" slack="0"/>
<pin id="946" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_1/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln410_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="0"/>
<pin id="951" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_1/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln410_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="61" slack="0"/>
<pin id="955" dir="0" index="1" bw="3" slack="0"/>
<pin id="956" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_6/10 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_178_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="63" slack="0"/>
<pin id="961" dir="0" index="1" bw="61" slack="0"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_178_cast/10 "/>
</bind>
</comp>

<comp id="967" class="1004" name="xor_ln404_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln404/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln408_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="3" slack="0"/>
<pin id="975" dir="0" index="1" bw="3" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="and_ln404_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln404/10 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln406_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="or_ln406_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="select_ln406_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="3" slack="0"/>
<pin id="1000" dir="0" index="2" bw="3" slack="0"/>
<pin id="1001" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln406/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="select_ln406_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="3" slack="0"/>
<pin id="1008" dir="0" index="2" bw="3" slack="0"/>
<pin id="1009" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln406_1/10 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln410_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="0"/>
<pin id="1015" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_2/10 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln410_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="63" slack="0"/>
<pin id="1019" dir="0" index="1" bw="3" slack="0"/>
<pin id="1020" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_2/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="trunc_ln410_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="63" slack="0"/>
<pin id="1025" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410_1/10 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_shl11_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="12" slack="0"/>
<pin id="1029" dir="0" index="1" bw="9" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/10 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln410_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="63" slack="0"/>
<pin id="1037" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410_2/10 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="p_shl12_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="12" slack="0"/>
<pin id="1041" dir="0" index="1" bw="11" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/10 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sub_ln410_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="0"/>
<pin id="1049" dir="0" index="1" bw="12" slack="0"/>
<pin id="1050" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln410/10 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln410_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="63" slack="0"/>
<pin id="1055" dir="0" index="1" bw="3" slack="0"/>
<pin id="1056" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_3/10 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln410_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="63" slack="0"/>
<pin id="1061" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410_3/10 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_shl9_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="12" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="0"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/10 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="trunc_ln410_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="63" slack="0"/>
<pin id="1073" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410_4/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_shl10_cast_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="0"/>
<pin id="1077" dir="0" index="1" bw="11" slack="0"/>
<pin id="1078" dir="0" index="2" bw="1" slack="0"/>
<pin id="1079" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/10 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sub_ln410_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="12" slack="0"/>
<pin id="1085" dir="0" index="1" bw="12" slack="0"/>
<pin id="1086" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln410_1/10 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln410_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_3/10 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln410_4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="12" slack="0"/>
<pin id="1095" dir="0" index="1" bw="3" slack="0"/>
<pin id="1096" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_4/10 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln410_4_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_4/10 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="add_ln410_5_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="12" slack="0"/>
<pin id="1106" dir="0" index="1" bw="3" slack="0"/>
<pin id="1107" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_5/10 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln408_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln408/10 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="add_ln406_1_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406_1/10 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="select_ln406_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="6" slack="0"/>
<pin id="1125" dir="0" index="2" bw="6" slack="0"/>
<pin id="1126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln406_2/10 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln410_5_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="1"/>
<pin id="1132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_5/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="empty_111_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_111/13 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="exitcond2622_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="0"/>
<pin id="1142" dir="0" index="1" bw="10" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2622/13 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_cast71_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="10" slack="0"/>
<pin id="1148" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast71/13 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="empty_113_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="15" slack="2"/>
<pin id="1152" dir="0" index="1" bw="10" slack="0"/>
<pin id="1153" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_113/13 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="p_cast_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="15" slack="0"/>
<pin id="1157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/13 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="empty_115_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="7" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/15 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="exitcond21_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="7" slack="0"/>
<pin id="1168" dir="0" index="1" bw="7" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond21/15 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="p_cast72_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="7" slack="0"/>
<pin id="1174" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast72/15 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="empty_117_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="7"/>
<pin id="1178" dir="0" index="1" bw="7" slack="0"/>
<pin id="1179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/15 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_cast78_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="12" slack="0"/>
<pin id="1183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast78/15 "/>
</bind>
</comp>

<comp id="1186" class="1007" name="grp_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="15" slack="0"/>
<pin id="1188" dir="0" index="1" bw="15" slack="0"/>
<pin id="1189" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_104/1 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="index_read_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="3"/>
<pin id="1194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="1197" class="1005" name="or_ln381_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="8"/>
<pin id="1199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln381 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sub_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="3"/>
<pin id="1203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1207" class="1005" name="empty_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="15" slack="1"/>
<pin id="1209" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1212" class="1005" name="empty_107_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="7"/>
<pin id="1214" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="empty_107 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="zext_ln388_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="1"/>
<pin id="1219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln388 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="sext_ln388_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln388 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="empty_104_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="15" slack="2"/>
<pin id="1229" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="empty_104 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="trunc_ln398_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="62" slack="2"/>
<pin id="1234" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln398 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="trunc_ln388_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="59" slack="3"/>
<pin id="1239" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln388 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="p_shl3_cast_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="62" slack="2"/>
<pin id="1244" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="p_shl3_cast "/>
</bind>
</comp>

<comp id="1247" class="1005" name="icmp_ln388_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln388 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="indvars_iv_next47_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next47 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add_ln398_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="62" slack="2"/>
<pin id="1258" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="add_ln398 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="add_ln390_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="10" slack="0"/>
<pin id="1264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln390_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="icmp_ln390_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln390 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="select_ln390_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="3" slack="0"/>
<pin id="1273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln390_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="select_ln392_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="2" slack="0"/>
<pin id="1279" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln392_1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="select_ln394_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="2" slack="1"/>
<pin id="1286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln394 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="select_ln394_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="0"/>
<pin id="1291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln394_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="add_ln396_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="2" slack="0"/>
<pin id="1297" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln396 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="select_ln394_2_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="7" slack="0"/>
<pin id="1302" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln394_2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="select_ln392_2_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="0"/>
<pin id="1307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln392_2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="patches_superpoints_addr_2_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="15" slack="1"/>
<pin id="1312" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_addr_2 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="add_ln398_9_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="15" slack="1"/>
<pin id="1317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln398_9 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln404_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="7" slack="0"/>
<pin id="1322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln404_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="icmp_ln404_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="1"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln404 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="select_ln404_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="0"/>
<pin id="1331" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln404_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="select_ln406_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="0"/>
<pin id="1336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln406_1 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="patches_parameters_addr_24_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="12" slack="1"/>
<pin id="1341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr_24 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="add_ln410_5_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="12" slack="1"/>
<pin id="1346" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln410_5 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="add_ln408_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="0"/>
<pin id="1351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln408 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="select_ln406_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="0"/>
<pin id="1356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln406_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="empty_111_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="10" slack="0"/>
<pin id="1361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="empty_111 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="empty_115_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="7" slack="0"/>
<pin id="1369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_115 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="128" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="88" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="156" pin="7"/><net_sink comp="156" pin=1"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="88" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="175" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="88" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="182" pin="7"/><net_sink comp="182" pin=1"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="88" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="88" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="88" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="228"><net_src comp="222" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="130" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="130" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="136" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="383" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="136" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="30" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="409" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="423" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="435" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="458"><net_src comp="222" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="222" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="222" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="222" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="222" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="233" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="233" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="244" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="64" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="255" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="266" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="526" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="520" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="244" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="526" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="26" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="299" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="277" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="548" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="532" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="72" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="572" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="526" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="52" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="288" pin="4"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="572" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="578" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="532" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="566" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="26" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="526" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="560" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="590" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="618" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="572" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="526" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="40" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="299" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="618" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="624" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="590" pin="3"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="642" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="72" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="277" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="76" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="584" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="76" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="664" pin="2"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="255" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="78" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="526" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="78" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="678" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="40" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="695" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="692" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="80" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="40" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="720" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="704" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="712" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="755"><net_src comp="742" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="82" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="84" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="730" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="738" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="82" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="84" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="795"><net_src comp="757" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="86" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="40" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="797" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="780" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="788" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="819" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="86" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="40" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="833" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="825" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="854"><net_src comp="813" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="865"><net_src comp="841" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="847" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="867" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="875"><net_src comp="310" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="76" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="310" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="104" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="321" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="64" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="332" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="106" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="36" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="343" pin="4"/><net_sink comp="895" pin=2"/></net>

<net id="908"><net_src comp="889" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="883" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="321" pin="4"/><net_sink comp="903" pin=2"/></net>

<net id="917"><net_src comp="903" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="911" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="108" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="40" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="110" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="40" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="942"><net_src comp="219" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="932" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="903" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="943" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="949" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="108" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="953" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="40" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="971"><net_src comp="889" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="354" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="112" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="973" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="967" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="895" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="64" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="979" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="889" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="36" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="354" pin="4"/><net_sink comp="997" pin=2"/></net>

<net id="1010"><net_src comp="979" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="985" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="895" pin="3"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="1005" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="924" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="34" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="36" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1017" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="114" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="116" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1051"><net_src comp="1027" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="959" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1013" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1068"><net_src comp="34" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="36" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1053" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="114" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="116" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="1063" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="997" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1047" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1108"><net_src comp="1083" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1089" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="997" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="64" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="332" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="118" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1127"><net_src comp="889" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="118" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=2"/></net>

<net id="1133"><net_src comp="1130" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1138"><net_src comp="365" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="54" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="365" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="62" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="365" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="1150" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1164"><net_src comp="376" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="76" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="376" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="104" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="376" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1180"><net_src comp="1172" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1184"><net_src comp="1176" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1190"><net_src comp="415" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="28" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1195"><net_src comp="130" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1200"><net_src comp="403" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="409" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1210"><net_src comp="415" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1215"><net_src comp="443" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1220"><net_src comp="449" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1225"><net_src comp="452" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1230"><net_src comp="1186" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1235"><net_src comp="455" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1240"><net_src comp="463" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1245"><net_src comp="467" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1250"><net_src comp="475" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="480" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1259"><net_src comp="502" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1265"><net_src comp="508" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1270"><net_src comp="514" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="540" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1280"><net_src comp="598" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1287"><net_src comp="642" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1292"><net_src comp="650" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1298"><net_src comp="658" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1303"><net_src comp="670" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1308"><net_src comp="684" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1313"><net_src comp="149" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1318"><net_src comp="861" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1323"><net_src comp="871" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1328"><net_src comp="877" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="903" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1337"><net_src comp="1005" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1342"><net_src comp="175" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1347"><net_src comp="1104" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1352"><net_src comp="1110" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1357"><net_src comp="1122" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1362"><net_src comp="1134" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1370"><net_src comp="1160" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="376" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {16 }
	Port: patches_superpoints | {8 13 }
	Port: patches_parameters | {11 15 }
 - Input state : 
	Port: delete_patch : n_patches | {}
	Port: delete_patch : n_patches_read | {1 }
	Port: delete_patch : patches_superpoints | {7 8 }
	Port: delete_patch : patches_parameters | {10 11 }
	Port: delete_patch : index | {1 }
  - Chain level:
	State 1
		xor_ln381 : 1
		or_ln381 : 1
		br_ln381 : 1
		empty : 1
		empty_104 : 2
		empty_105 : 1
		tmp_cast : 2
		empty_106 : 1
		tmp_164_cast : 2
		empty_107 : 3
	State 2
	State 3
	State 4
	State 5
		trunc_ln398 : 1
		trunc_ln398_1 : 1
		trunc_ln388 : 1
		p_shl3_cast : 2
		icmp_ln388 : 1
		br_ln388 : 2
		indvars_iv_next47 : 1
		trunc_ln398_2 : 2
		trunc_ln398_3 : 2
		p_shl4_cast : 3
		add_ln398 : 4
	State 6
		add_ln390_1 : 1
		icmp_ln390 : 1
		br_ln390 : 2
		add_ln390 : 1
		icmp_ln392 : 1
		select_ln390 : 2
		select_ln390_1 : 2
		xor_ln390 : 2
		icmp_ln396 : 1
		and_ln390 : 2
		icmp_ln394 : 1
		and_ln390_1 : 2
		add_ln392 : 3
		or_ln392 : 2
		select_ln392 : 2
		select_ln392_1 : 2
		xor_ln392 : 2
		or_ln392_1 : 2
		and_ln392 : 2
		add_ln394 : 3
		or_ln394 : 2
		or_ln394_1 : 2
		select_ln394 : 2
		select_ln394_1 : 4
		add_ln396 : 3
		add_ln394_1 : 1
		select_ln394_2 : 2
		add_ln392_1 : 1
		select_ln392_2 : 2
	State 7
		add_ln398_1 : 1
		trunc_ln398_4 : 2
		tmp_89 : 3
		trunc_ln398_5 : 2
		add_ln398_3 : 1
		trunc_ln398_6 : 2
		tmp_90 : 3
		trunc_ln398_7 : 2
		sub_ln398 : 4
		add_ln398_4 : 5
		tmp_170_cast : 6
		sub_ln398_1 : 4
		add_ln398_5 : 5
		tmp_172_cast : 6
		add_ln398_6 : 7
		trunc_ln398_8 : 8
		trunc_ln398_9 : 8
		p_shl6_cast : 9
		sub_ln398_2 : 10
		add_ln398_7 : 7
		trunc_ln398_10 : 8
		trunc_ln398_11 : 8
		p_shl5_cast : 9
		sub_ln398_3 : 10
		add_ln398_8 : 11
		zext_ln398_5 : 12
		patches_superpoints_addr_2 : 13
		add_ln398_9 : 11
		patches_superpoints_load : 14
	State 8
		patches_superpoints_addr_3 : 1
		store_ln398 : 2
	State 9
	State 10
		add_ln404_1 : 1
		icmp_ln404 : 1
		br_ln404 : 2
		add_ln404 : 1
		icmp_ln406 : 1
		select_ln404 : 2
		select_ln404_1 : 2
		zext_ln410 : 3
		add_ln410 : 4
		tmp_176_cast : 5
		add_ln410_1 : 1
		zext_ln410_1 : 3
		add_ln410_6 : 4
		tmp_178_cast : 5
		xor_ln404 : 2
		icmp_ln408 : 1
		and_ln404 : 2
		add_ln406 : 3
		or_ln406 : 2
		select_ln406 : 2
		select_ln406_1 : 2
		zext_ln410_2 : 3
		add_ln410_2 : 4
		trunc_ln410_1 : 5
		p_shl11_cast : 6
		trunc_ln410_2 : 5
		p_shl12_cast : 6
		sub_ln410 : 7
		add_ln410_3 : 4
		trunc_ln410_3 : 5
		p_shl9_cast : 6
		trunc_ln410_4 : 5
		p_shl10_cast : 6
		sub_ln410_1 : 7
		zext_ln410_3 : 3
		add_ln410_4 : 8
		zext_ln410_4 : 9
		patches_parameters_addr_24 : 10
		add_ln410_5 : 8
		patches_parameters_load : 11
		add_ln408 : 3
		add_ln406_1 : 1
		select_ln406_2 : 2
	State 11
		patches_parameters_addr_25 : 1
		store_ln410 : 2
	State 12
	State 13
		empty_111 : 1
		exitcond2622 : 1
		br_ln0 : 2
		p_cast71 : 1
		empty_113 : 2
		p_cast : 3
		patches_superpoints_addr : 4
		store_ln379 : 5
	State 14
	State 15
		empty_115 : 1
		exitcond21 : 1
		br_ln0 : 2
		p_cast72 : 1
		empty_117 : 2
		p_cast78 : 3
		patches_parameters_addr : 4
		store_ln379 : 5
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          sub_fu_409          |    0    |    0    |    39   |
|          |   indvars_iv_next47_fu_480   |    0    |    0    |    71   |
|          |       add_ln398_fu_502       |    0    |    0    |    69   |
|          |      add_ln390_1_fu_508      |    0    |    0    |    17   |
|          |       add_ln390_fu_520       |    0    |    0    |    10   |
|          |       add_ln392_fu_578       |    0    |    0    |    9    |
|          |       add_ln394_fu_624       |    0    |    0    |    12   |
|          |       add_ln396_fu_658       |    0    |    0    |    9    |
|          |      add_ln394_1_fu_664      |    0    |    0    |    14   |
|          |      add_ln392_1_fu_678      |    0    |    0    |    15   |
|          |      add_ln398_1_fu_695      |    0    |    0    |    69   |
|          |      add_ln398_2_fu_716      |    0    |    0    |    17   |
|          |      add_ln398_3_fu_720      |    0    |    0    |    17   |
|          |      add_ln398_4_fu_751      |    0    |    0    |    17   |
|          |      add_ln398_5_fu_774      |    0    |    0    |    17   |
|          |      add_ln398_6_fu_791      |    0    |    0    |    69   |
|          |      add_ln398_7_fu_819      |    0    |    0    |    69   |
|    add   |      add_ln398_8_fu_850      |    0    |    0    |    17   |
|          |      add_ln398_9_fu_861      |    0    |    0    |    17   |
|          |      add_ln404_1_fu_871      |    0    |    0    |    14   |
|          |       add_ln404_fu_883       |    0    |    0    |    10   |
|          |       add_ln410_fu_918       |    0    |    0    |    68   |
|          |      add_ln410_1_fu_943      |    0    |    0    |    17   |
|          |      add_ln410_6_fu_953      |    0    |    0    |    17   |
|          |       add_ln406_fu_985       |    0    |    0    |    10   |
|          |      add_ln410_2_fu_1017     |    0    |    0    |    70   |
|          |      add_ln410_3_fu_1053     |    0    |    0    |    70   |
|          |      add_ln410_4_fu_1093     |    0    |    0    |    17   |
|          |      add_ln410_5_fu_1104     |    0    |    0    |    17   |
|          |       add_ln408_fu_1110      |    0    |    0    |    10   |
|          |      add_ln406_1_fu_1116     |    0    |    0    |    13   |
|          |       empty_111_fu_1134      |    0    |    0    |    17   |
|          |       empty_113_fu_1150      |    0    |    0    |    22   |
|          |       empty_115_fu_1160      |    0    |    0    |    14   |
|          |       empty_117_fu_1176      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln381_fu_391      |    0    |    0    |    20   |
|          |       icmp_ln388_fu_475      |    0    |    0    |    29   |
|          |       icmp_ln390_fu_514      |    0    |    0    |    11   |
|          |       icmp_ln392_fu_526      |    0    |    0    |    11   |
|          |       icmp_ln396_fu_554      |    0    |    0    |    8    |
|   icmp   |       icmp_ln394_fu_566      |    0    |    0    |    10   |
|          |       icmp_ln404_fu_877      |    0    |    0    |    10   |
|          |       icmp_ln406_fu_889      |    0    |    0    |    10   |
|          |       icmp_ln408_fu_973      |    0    |    0    |    8    |
|          |     exitcond2622_fu_1140     |    0    |    0    |    11   |
|          |      exitcond21_fu_1166      |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |       empty_107_fu_443       |    0    |    0    |    19   |
|          |       sub_ln398_fu_742       |    0    |    0    |    17   |
|          |      sub_ln398_1_fu_765      |    0    |    0    |    17   |
|    sub   |      sub_ln398_2_fu_813      |    0    |    0    |    17   |
|          |      sub_ln398_3_fu_841      |    0    |    0    |    17   |
|          |       sub_ln410_fu_1047      |    0    |    0    |    17   |
|          |      sub_ln410_1_fu_1083     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln390_fu_532     |    0    |    0    |    2    |
|          |     select_ln390_1_fu_540    |    0    |    0    |    3    |
|          |      select_ln392_fu_590     |    0    |    0    |    5    |
|          |     select_ln392_1_fu_598    |    0    |    0    |    2    |
|          |      select_ln394_fu_642     |    0    |    0    |    2    |
|          |     select_ln394_1_fu_650    |    0    |    0    |    5    |
|  select  |     select_ln394_2_fu_670    |    0    |    0    |    7    |
|          |     select_ln392_2_fu_684    |    0    |    0    |    8    |
|          |      select_ln404_fu_895     |    0    |    0    |    3    |
|          |     select_ln404_1_fu_903    |    0    |    0    |    3    |
|          |      select_ln406_fu_997     |    0    |    0    |    3    |
|          |    select_ln406_1_fu_1005    |    0    |    0    |    3    |
|          |    select_ln406_2_fu_1122    |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln381_fu_403       |    0    |    0    |    2    |
|          |        or_ln392_fu_584       |    0    |    0    |    2    |
|    or    |       or_ln392_1_fu_612      |    0    |    0    |    2    |
|          |        or_ln394_fu_630       |    0    |    0    |    2    |
|          |       or_ln394_1_fu_636      |    0    |    0    |    2    |
|          |        or_ln406_fu_991       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln381_fu_397       |    0    |    0    |    2    |
|    xor   |       xor_ln390_fu_548       |    0    |    0    |    2    |
|          |       xor_ln392_fu_606       |    0    |    0    |    2    |
|          |       xor_ln404_fu_967       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       and_ln390_fu_560       |    0    |    0    |    2    |
|    and   |      and_ln390_1_fu_572      |    0    |    0    |    2    |
|          |       and_ln392_fu_618       |    0    |    0    |    2    |
|          |       and_ln404_fu_979       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_1186         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |    index_read_read_fu_130    |    0    |    0    |    0    |
|          | n_patches_read_4_read_fu_136 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln427_write_fu_142   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_383          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_415         |    0    |    0    |    0    |
|          |       empty_105_fu_419       |    0    |    0    |    0    |
|          |       empty_106_fu_431       |    0    |    0    |    0    |
|          |      trunc_ln398_fu_455      |    0    |    0    |    0    |
|          |     trunc_ln398_1_fu_459     |    0    |    0    |    0    |
|          |      trunc_ln388_fu_463      |    0    |    0    |    0    |
|          |     trunc_ln398_2_fu_486     |    0    |    0    |    0    |
|          |     trunc_ln398_3_fu_490     |    0    |    0    |    0    |
|          |     trunc_ln398_4_fu_700     |    0    |    0    |    0    |
|          |     trunc_ln398_5_fu_712     |    0    |    0    |    0    |
|   trunc  |     trunc_ln398_6_fu_726     |    0    |    0    |    0    |
|          |     trunc_ln398_7_fu_738     |    0    |    0    |    0    |
|          |     trunc_ln398_8_fu_797     |    0    |    0    |    0    |
|          |     trunc_ln398_9_fu_801     |    0    |    0    |    0    |
|          |     trunc_ln398_10_fu_825    |    0    |    0    |    0    |
|          |     trunc_ln398_11_fu_829    |    0    |    0    |    0    |
|          |      trunc_ln410_fu_911      |    0    |    0    |    0    |
|          |     trunc_ln398_12_fu_939    |    0    |    0    |    0    |
|          |     trunc_ln410_1_fu_1023    |    0    |    0    |    0    |
|          |     trunc_ln410_2_fu_1035    |    0    |    0    |    0    |
|          |     trunc_ln410_3_fu_1059    |    0    |    0    |    0    |
|          |     trunc_ln410_4_fu_1071    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_423       |    0    |    0    |    0    |
|          |      tmp_164_cast_fu_435     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_467      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_494      |    0    |    0    |    0    |
|          |         tmp_89_fu_704        |    0    |    0    |    0    |
|          |         tmp_90_fu_730        |    0    |    0    |    0    |
|          |      tmp_170_cast_fu_757     |    0    |    0    |    0    |
|          |      tmp_172_cast_fu_780     |    0    |    0    |    0    |
|bitconcatenate|      p_shl6_cast_fu_805      |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_833      |    0    |    0    |    0    |
|          |      tmp_176_cast_fu_924     |    0    |    0    |    0    |
|          |         tmp_91_fu_932        |    0    |    0    |    0    |
|          |      tmp_178_cast_fu_959     |    0    |    0    |    0    |
|          |     p_shl11_cast_fu_1027     |    0    |    0    |    0    |
|          |     p_shl12_cast_fu_1039     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_1063     |    0    |    0    |    0    |
|          |     p_shl10_cast_fu_1075     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln388_fu_449      |    0    |    0    |    0    |
|          |       zext_ln398_fu_692      |    0    |    0    |    0    |
|          |      zext_ln398_1_fu_748     |    0    |    0    |    0    |
|          |      zext_ln398_2_fu_771     |    0    |    0    |    0    |
|          |      zext_ln398_3_fu_788     |    0    |    0    |    0    |
|          |      zext_ln398_4_fu_847     |    0    |    0    |    0    |
|          |      zext_ln398_5_fu_856     |    0    |    0    |    0    |
|          |      zext_ln398_6_fu_867     |    0    |    0    |    0    |
|   zext   |       zext_ln410_fu_914      |    0    |    0    |    0    |
|          |      zext_ln410_1_fu_949     |    0    |    0    |    0    |
|          |     zext_ln410_2_fu_1013     |    0    |    0    |    0    |
|          |     zext_ln410_3_fu_1089     |    0    |    0    |    0    |
|          |     zext_ln410_4_fu_1099     |    0    |    0    |    0    |
|          |     zext_ln410_5_fu_1130     |    0    |    0    |    0    |
|          |       p_cast71_fu_1146       |    0    |    0    |    0    |
|          |        p_cast_fu_1155        |    0    |    0    |    0    |
|          |       p_cast72_fu_1172       |    0    |    0    |    0    |
|          |       p_cast78_fu_1181       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln388_fu_452      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   1318  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|            a_3_reg_317            |    3   |
|             a_reg_240             |    3   |
|        add_ln390_1_reg_1262       |   10   |
|         add_ln396_reg_1295        |    2   |
|        add_ln398_9_reg_1315       |   15   |
|         add_ln398_reg_1256        |   62   |
|        add_ln404_1_reg_1320       |    7   |
|         add_ln408_reg_1349        |    3   |
|        add_ln410_5_reg_1344       |   12   |
|            b_5_reg_339            |    3   |
|             b_reg_262             |    2   |
|            c_5_reg_350            |    3   |
|             c_reg_284             |    5   |
|             d_reg_295             |    2   |
|         empty_104_reg_1227        |   15   |
|         empty_107_reg_1212        |   12   |
|         empty_110_reg_361         |   10   |
|         empty_111_reg_1359        |   10   |
|         empty_114_reg_372         |    7   |
|         empty_115_reg_1367        |    7   |
|           empty_reg_1207          |   15   |
|             i_reg_219             |   64   |
|        icmp_ln388_reg_1247        |    1   |
|        icmp_ln390_reg_1267        |    1   |
|        icmp_ln404_reg_1325        |    1   |
|        index_read_reg_1192        |   32   |
|      indvar_flatten13_reg_251     |    8   |
|      indvar_flatten37_reg_229     |   10   |
|      indvar_flatten45_reg_328     |    6   |
|      indvar_flatten59_reg_306     |    7   |
|       indvar_flatten_reg_273      |    7   |
|     indvars_iv_next47_reg_1251    |   64   |
|         or_ln381_reg_1197         |    1   |
|        p_shl3_cast_reg_1242       |   62   |
|patches_parameters_addr_24_reg_1339|   12   |
|patches_superpoints_addr_2_reg_1310|   15   |
|      select_ln390_1_reg_1271      |    3   |
|      select_ln392_1_reg_1277      |    2   |
|      select_ln392_2_reg_1305      |    8   |
|      select_ln394_1_reg_1289      |    5   |
|      select_ln394_2_reg_1300      |    7   |
|       select_ln394_reg_1284       |    2   |
|      select_ln404_1_reg_1329      |    3   |
|      select_ln406_1_reg_1334      |    3   |
|      select_ln406_2_reg_1354      |    6   |
|        sext_ln388_reg_1222        |   64   |
|            sub_reg_1201           |   32   |
|        trunc_ln388_reg_1237       |   59   |
|        trunc_ln398_reg_1232       |   62   |
|        zext_ln388_reg_1217        |   64   |
+-----------------------------------+--------+
|               Total               |   819  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_156 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_182 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_182 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_1186    |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   819  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   819  |  1381  |
+-----------+--------+--------+--------+--------+
