

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:49:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FifoInterface
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   27|   27|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       31|       31|         8|          3|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 12 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln214 = phi i1 0, void %entry, i1 %icmp_ln21, void %arrayidx143.26.exit" [../files/matrixmul.cpp:21]   --->   Operation 31 'phi' 'icmp_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 32 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.17ns)   --->   "%select_ln16 = select i1 %icmp_ln214, i2 0, i2 %j3_load" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 33 'select' 'select_ln16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%switch_ln26 = switch i2 %select_ln16, void %arrayidx143.26.case.2, i2 0, void %arrayidx143.26.case.0, i2 1, void %arrayidx143.26.case.1" [../files/matrixmul.cpp:26]   --->   Operation 34 'switch' 'switch_ln26' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 35 [1/1] (0.54ns)   --->   "%j = add i2 %select_ln16, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 36 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %j, i2 %j3" [../files/matrixmul.cpp:21]   --->   Operation 37 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%b_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 38 'read' 'b_1_read' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%b_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 39 'read' 'b_0_read' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%b_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 40 'read' 'b_2_read' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i4 %indvar_flatten2" [../files/matrixmul.cpp:19]   --->   Operation 41 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %indvar_flatten2_load, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 42 'add' 'add_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.63ns)   --->   "%b_1_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 43 'read' 'b_1_read_1' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 44 [1/1] (1.63ns)   --->   "%b_0_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 44 'read' 'b_0_read_1' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 45 [1/1] (1.63ns)   --->   "%b_2_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 45 'read' 'b_2_read_1' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvar_flatten2_load, i4 8" [../files/matrixmul.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %add_ln19, i4 %indvar_flatten2" [../files/matrixmul.cpp:19]   --->   Operation 47 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc25, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%a_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_0" [../files/matrixmul.cpp:26]   --->   Operation 49 'read' 'a_0_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 50 [1/1] (1.63ns)   --->   "%a_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'read' 'a_1_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 51 [1/1] (1.63ns)   --->   "%a_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_2" [../files/matrixmul.cpp:26]   --->   Operation 51 'read' 'a_2_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %a_2_read" [../files/matrixmul.cpp:26]   --->   Operation 52 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.63ns)   --->   "%b_1_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 53 'read' 'b_1_read_2' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 54 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = (select_ln16 == 1)> <Delay = 0.47>
ST_4 : Operation 55 [1/1] (1.63ns)   --->   "%b_0_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 55 'read' 'b_0_read_2' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 56 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = (select_ln16 == 0)> <Delay = 0.47>
ST_4 : Operation 57 [1/1] (1.63ns)   --->   "%b_2_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 57 'read' 'b_2_read_2' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 58 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 58 'br' 'br_ln26' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 0.47>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_6 = phi i8 %b_0_read_2, void %arrayidx143.26.case.0, i8 %b_1_read_2, void %arrayidx143.26.case.1, i8 %b_2_read_2, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 59 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i8 %empty_6" [../files/matrixmul.cpp:26]   --->   Operation 60 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 61 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 62 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 63 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 66 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:15]   --->   Operation 67 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_0_read" [../files/matrixmul.cpp:26]   --->   Operation 68 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %a_1_read" [../files/matrixmul.cpp:26]   --->   Operation 69 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty = phi i8 %b_0_read_1, void %arrayidx143.26.case.0, i8 %b_1_read_1, void %arrayidx143.26.case.1, i8 %b_2_read_1, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 70 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_5 = phi i8 %b_0_read, void %arrayidx143.26.case.0, i8 %b_1_read, void %arrayidx143.26.case.1, i8 %b_2_read, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 71 'phi' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i8 %empty_5" [../files/matrixmul.cpp:26]   --->   Operation 72 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i8 %empty" [../files/matrixmul.cpp:26]   --->   Operation 73 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 74 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_4, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 75 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 76 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 77 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 77 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 78 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26_1, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 80 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26_1, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 81 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 82 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 83 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 83 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (1.63ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %tmp" [../files/matrixmul.cpp:28]   --->   Operation 84 'write' 'write_ln28' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 85 [1/1] (0.42ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 85 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.702ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j3' [25]  (0.427 ns)
	'load' operation 2 bit ('j3_load', /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16) on local variable 'j3' [31]  (0.000 ns)
	'select' operation 2 bit ('select_ln16', /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16) [36]  (0.179 ns)
	'add' operation 2 bit ('j', ../files/matrixmul.cpp:21) [75]  (0.548 ns)
	'icmp' operation 1 bit ('icmp_ln21', ../files/matrixmul.cpp:21) [76]  (0.548 ns)

 <State 2>: 1.636ns
The critical path consists of the following:
	fifo read operation ('b_0_read', ../files/matrixmul.cpp:26) on port 'b_0' (../files/matrixmul.cpp:26) [53]  (1.636 ns)

 <State 3>: 1.636ns
The critical path consists of the following:
	fifo read operation ('b_1_read_1', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26) [49]  (1.636 ns)

 <State 4>: 3.108ns
The critical path consists of the following:
	fifo read operation ('b_1_read_2', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26) [50]  (1.636 ns)
	multiplexor before 'phi' operation 8 bit ('empty_6', ../files/matrixmul.cpp:26) with incoming values : ('b_1_read_2', ../files/matrixmul.cpp:26) ('b_0_read_2', ../files/matrixmul.cpp:26) ('b_2_read_2', ../files/matrixmul.cpp:26) [65]  (0.476 ns)
	'phi' operation 8 bit ('empty_6', ../files/matrixmul.cpp:26) with incoming values : ('b_1_read_2', ../files/matrixmul.cpp:26) ('b_0_read_2', ../files/matrixmul.cpp:26) ('b_2_read_2', ../files/matrixmul.cpp:26) [65]  (0.000 ns)
	'mul' operation 16 bit of DSP[72] ('mul_ln26_2', ../files/matrixmul.cpp:26) [71]  (0.996 ns)

 <State 5>: 1.650ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln26_1', ../files/matrixmul.cpp:26) [70]  (1.650 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[73] ('mul_ln26', ../files/matrixmul.cpp:26) [69]  (0.996 ns)

 <State 7>: 1.290ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[72] ('add_ln26', ../files/matrixmul.cpp:26) [72]  (0.645 ns)
	'add' operation 16 bit of DSP[73] ('tmp', ../files/matrixmul.cpp:26) [73]  (0.645 ns)

 <State 8>: 2.281ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[73] ('tmp', ../files/matrixmul.cpp:26) [73]  (0.645 ns)
	fifo write operation ('write_ln28', ../files/matrixmul.cpp:28) on port 'res' (../files/matrixmul.cpp:28) [74]  (1.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
