T_1 F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nT_1 type , V_4 ;\r\ntype = V_3 & V_5 ;\r\nV_3 &= ~ V_5 ;\r\nF_2 ( V_3 > 0xFFFF ) ;\r\nswitch ( type ) {\r\ncase V_6 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nV_4 = F_4 ( V_2 , V_8 ) & 0xFF ;\r\nbreak;\r\ncase V_9 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nV_4 = F_4 ( V_2 , V_8 ) ;\r\nbreak;\r\ncase V_10 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nV_4 = F_4 ( V_2 , V_11 ) ;\r\nV_4 <<= 16 ;\r\nV_4 |= F_4 ( V_2 , V_8 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nV_4 = 0 ;\r\n}\r\nreturn V_4 ;\r\n}\r\nvoid F_5 ( struct V_1 * V_2 , T_1 V_3 ,\r\nunsigned int V_12 , void * V_13 )\r\n{\r\nT_1 type ;\r\nT_2 * V_14 = V_13 ;\r\nunsigned int V_15 ;\r\ntype = V_3 & V_5 ;\r\nV_3 &= ~ V_5 ;\r\nF_2 ( V_3 > 0xFFFF ) ;\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nswitch ( type ) {\r\ncase V_6 :\r\n* V_14 = F_4 ( V_2 , V_8 ) & 0xFF ;\r\nV_14 ++ ;\r\nbreak;\r\ncase V_9 :\r\n* ( ( V_16 * ) V_14 ) = F_4 ( V_2 , V_8 ) ;\r\nV_14 += 2 ;\r\nbreak;\r\ncase V_10 :\r\n* ( ( T_1 * ) V_14 ) = F_4 ( V_2 , V_11 ) ;\r\n* ( ( T_1 * ) V_14 ) <<= 16 ;\r\n* ( ( T_1 * ) V_14 ) |= F_4 ( V_2 , V_8 ) ;\r\nV_14 += 4 ;\r\nbreak;\r\ndefault:\r\nF_2 ( 1 ) ;\r\n}\r\n}\r\n}\r\nvoid F_6 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nT_1 type ;\r\ntype = V_3 & V_5 ;\r\nV_3 &= 0xFFFF ;\r\nswitch ( type ) {\r\ncase V_6 :\r\nF_2 ( V_4 & ~ 0xFF ) ;\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\nbreak;\r\ncase V_9 :\r\nF_2 ( V_4 & ~ 0xFFFF ) ;\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\nbreak;\r\ncase V_10 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nF_3 ( V_2 , V_11 , V_4 >> 16 ) ;\r\nF_3 ( V_2 , V_8 , V_4 & 0xFFFF ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 1 ) ;\r\n}\r\nreturn;\r\n}\r\nvoid F_7 ( struct V_1 * V_2 , T_1 V_3 , T_3 V_17 , ... )\r\n{\r\nT_4 args ;\r\nT_1 type , V_4 ;\r\nunsigned int V_15 ;\r\ntype = V_3 & V_5 ;\r\nV_3 &= 0xFFFF ;\r\nva_start ( args , V_17 ) ;\r\nswitch ( type ) {\r\ncase V_6 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_17 ; V_15 ++ ) {\r\nV_4 = va_arg ( args , int ) ;\r\nF_2 ( V_4 & ~ 0xFF ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_9 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_17 ; V_15 ++ ) {\r\nV_4 = va_arg ( args , int ) ;\r\nF_2 ( V_4 & ~ 0xFFFF ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_10 :\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_17 ; V_15 ++ ) {\r\nV_4 = va_arg ( args , int ) ;\r\nF_3 ( V_2 , V_11 ,\r\nV_4 >> 16 ) ;\r\nF_3 ( V_2 , V_8 ,\r\nV_4 & 0xFFFF ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_2 ( 1 ) ;\r\n}\r\nva_end ( args ) ;\r\nreturn;\r\n}\r\nvoid F_8 ( struct V_1 * V_2 , T_1 V_3 ,\r\nunsigned int V_12 , const void * V_13 )\r\n{\r\nT_1 type , V_4 ;\r\nconst T_2 * V_14 = V_13 ;\r\nunsigned int V_15 ;\r\ntype = V_3 & V_5 ;\r\nV_3 &= ~ V_5 ;\r\nF_2 ( V_3 > 0xFFFF ) ;\r\nF_3 ( V_2 , V_7 , V_3 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_12 ; V_15 ++ ) {\r\nswitch ( type ) {\r\ncase V_6 :\r\nV_4 = * V_14 ;\r\nV_14 ++ ;\r\nF_2 ( V_4 & ~ 0xFF ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\nbreak;\r\ncase V_9 :\r\nV_4 = * ( ( V_16 * ) V_14 ) ;\r\nV_14 += 2 ;\r\nF_2 ( V_4 & ~ 0xFFFF ) ;\r\nF_3 ( V_2 , V_8 , V_4 ) ;\r\nbreak;\r\ncase V_10 :\r\nV_4 = * ( ( T_1 * ) V_14 ) ;\r\nV_14 += 4 ;\r\nF_3 ( V_2 , V_11 , V_4 >> 16 ) ;\r\nF_3 ( V_2 , V_8 ,\r\nV_4 & 0xFFFF ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 1 ) ;\r\n}\r\n}\r\n}\r\nvoid F_9 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( F_11 ( V_18 ) !=\r\nV_19 ) ;\r\nF_12 ( V_2 , F_13 ( 0x12 , 0 ) , V_20 ) ;\r\nF_12 ( V_2 , F_13 ( 0x27 , 0 ) , V_21 ) ;\r\nF_12 ( V_2 , F_13 ( 0x26 , 0 ) , V_22 ) ;\r\nF_12 ( V_2 , F_14 ( 0x25 , 0 ) , V_23 ) ;\r\nF_12 ( V_2 , F_14 ( 0x2f , 0 ) , V_24 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1a , 0 ) , V_25 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1b , 0 ) , V_26 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1c , 0 ) , V_27 ) ;\r\nF_12 ( V_2 , F_14 ( 0x1a , 0x0c0 ) , V_28 ) ;\r\nF_12 ( V_2 , F_14 ( 0x1a , 0x140 ) , V_29 ) ;\r\nF_12 ( V_2 , F_14 ( 0x1b , 0x140 ) , V_30 ) ;\r\nF_12 ( V_2 , F_14 ( 0x1c , 0x140 ) , V_31 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1a , 0x1c0 ) , V_32 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1b , 0x1c0 ) , V_33 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1c , 0x1c0 ) , V_34 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1a , 0x240 ) , V_35 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1b , 0x240 ) , V_36 ) ;\r\nF_12 ( V_2 , F_13 ( 0x1c , 0x240 ) , V_37 ) ;\r\nF_12 ( V_2 , F_14 ( 0x1f , 0 ) , V_38 ) ;\r\nF_12 ( V_2 , F_14 ( 0x21 , 0 ) , V_39 ) ;\r\nF_12 ( V_2 , F_14 ( 0x23 , 0 ) , V_40 ) ;\r\nF_12 ( V_2 , F_14 ( 0x20 , 0 ) , V_41 ) ;\r\nF_12 ( V_2 , F_14 ( 0x22 , 0 ) , V_42 ) ;\r\nF_12 ( V_2 , F_14 ( 0x24 , 0 ) , V_43 ) ;\r\n}
