{
  "ROUTING_CORES": 1,
  "DESIGN_NAME": "peripheral_unit",
  "VERILOG_FILES": "dir::src/*.sv",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,
  "GRT_ESTIMATE_PARASITICS": 1,
  "CLOCK_NET": "ref::$CLOCK_PORT",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_PDN_SKIPTRIM": true,
  "FP_PDN_AUTO_ADJUST": true,
  "FP_SIZING": "relative",
  "DESIGN_IS_CORE": 0,
  "PL_RESIZER_ALLOW_SETUP_VIOS": 1,
  "GLB_RESIZER_ALLOW_SETUP_VIOS": 1,
  "SYNTH_MAX_FANOUT": 30,
  "CLOCK_BUFFER_FANOUT": 30,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "GRT_ANT_MARGIN": 30,
  "GRT_MAX_DIODE_INS_ITERS": 10,
  "PL_RESIZER_MAX_WIRE_LENGTH": 100,
  "GLB_RESIZER_MAX_WIRE_LENGTH": 100,
  "pdk::sky130*": {
    "FP_CORE_UTIL": 50,
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 12
    },
    "scl::sky130_fd_sc_hdll": {
      "CLOCK_PERIOD": 12
    },
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 12
    },
    "scl::sky130_fd_sc_ls": {
      "CLOCK_PERIOD": 12,
      "SYNTH_MAX_FANOUT": 5
    },
    "scl::sky130_fd_sc_ms": {
      "CLOCK_PERIOD": 12
    }
  },
  "PL_WIRELENGTH_COEF": 0.05
}
