/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z[7]) & (in_data[126] | celloutsig_1_1z[5]));
  assign celloutsig_1_17z = ~((celloutsig_1_2z | celloutsig_1_14z) & (celloutsig_1_12z[12] | celloutsig_1_16z));
  assign celloutsig_1_0z = ~(in_data[145] ^ in_data[109]);
  assign celloutsig_1_1z = in_data[171:161] + in_data[185:175];
  reg [3:0] _05_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= in_data[23:20];
  assign out_data[35:32] = _05_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= in_data[118:115];
  assign celloutsig_1_5z = { in_data[136:134], celloutsig_1_2z } == celloutsig_1_1z[4:1];
  assign celloutsig_1_14z = celloutsig_1_9z[2:0] == celloutsig_1_12z[21:19];
  assign celloutsig_1_11z = { celloutsig_1_9z[4:1], celloutsig_1_5z } > celloutsig_1_6z[7:3];
  assign celloutsig_1_18z = celloutsig_1_1z[9:1] > { _00_, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_1_13z = ! { celloutsig_1_1z[3:1], celloutsig_1_2z, _00_ };
  assign celloutsig_1_19z = ! { celloutsig_1_15z[5:0], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[68:62] * in_data[71:65];
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z } | celloutsig_1_12z[26:20];
  assign celloutsig_0_2z = { celloutsig_0_0z[4], out_data[35:32] } | celloutsig_0_0z[4:0];
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[155:149] };
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, in_data[171:169], in_data[155:149] };
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[4:2], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_1z[7:0] << in_data[191:184];
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } << { celloutsig_1_9z, _00_, _00_, celloutsig_1_8z, celloutsig_1_6z, _00_, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z } >>> celloutsig_1_6z[7:3];
  assign celloutsig_1_8z = ~((celloutsig_1_6z[1] & in_data[170]) | celloutsig_1_7z);
  assign celloutsig_1_16z = ~((celloutsig_1_5z & celloutsig_1_9z[2]) | celloutsig_1_11z);
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
