
Version 1.0;

ProgramStyle = Modular;
# rbilei_2023_09_22_08_35_36
TestPlan ARR_VPU;
Import ARR_VPU.usrv;

Import AuxiliaryTC.xml;
Import LNLVminSearch.xml;
Import PrimeShmooTestMethod.xml;
Import PrimeVminSearchTestMethod.xml;
Import RecoveryUpdate.xml;
Import OASIS_HVQK_tt.xml;

Counters
{
	n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21310130_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU_0,
	n21310140_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR_0,
	n61310150_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU_0,
	n21311000_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n21311010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0_0,
	n21311020_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n21311030_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1_0,
	n21311040_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n21311050_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2_0,
	n21311060_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n21311070_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3_0,
	n21311080_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n21311090_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4_0,
	n21311100_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n21311110_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5_0,
	n61312000_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n61312010_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0_0,
	n61312020_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n61312030_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1_0,
	n61312040_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n61312050_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2_0,
	n61312060_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n61312070_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3_0,
	n61312080_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n61312090_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4_0,
	n61312100_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n61312110_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5_0,
	n61310140_fail_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0,
	n17610303_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3,
	n17610304_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4,
	n17610190_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_0,
	n17610193_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_3,
	n17610194_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_4,
	n17610140_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_0,
	n17610143_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_3,
	n17610144_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_4,
	n17610150_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_0,
	n17610153_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_3,
	n17610154_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_4,
	n17321230_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0_0,
	n17611000_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17611003_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_3,
	n17611004_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_4,
	n17321130_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1_0,
	n17611010_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17611013_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_3,
	n17611014_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_4,
	n17321150_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2_0,
	n17611020_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17611023_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_3,
	n17611024_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_4,
	n17321170_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3_0,
	n17611030_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17611033_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_3,
	n17611034_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_4,
	n17321190_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4_0,
	n17611040_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17611043_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_3,
	n17611044_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_4,
	n17321210_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5_0,
	n17611050_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17611053_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_3,
	n17611054_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_4,
	n17320950_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0_0,
	n17612000_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17612003_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_3,
	n17612004_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_4,
	n17320940_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1_0,
	n17612010_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17612013_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_3,
	n17612014_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_4,
	n17320930_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2_0,
	n17612020_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17612023_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_3,
	n17612024_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_4,
	n17320920_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3_0,
	n17612030_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17612033_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_3,
	n17612034_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_4,
	n17320910_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4_0,
	n17612040_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17612043_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_3,
	n17612044_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_4,
	n17320900_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5_0,
	n17612050_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17612053_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_3,
	n17612054_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_4,
	n17610310_fail_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0,
	n26610330_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL_0,
	n26210340_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU_0,
	n26210350_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR_0,
	n26610360_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU_0,
	n17320950_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0_0,
	n26210960_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17320970_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1_0,
	n26210980_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17320990_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2_0,
	n26211000_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17321010_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3_0,
	n26211020_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17321030_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4_0,
	n26211040_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17321050_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5_0,
	n26211060_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17321070_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0_0,
	n26212000_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17322010_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1_0,
	n26212020_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17322030_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2_0,
	n26212040_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17322050_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3_0,
	n26212060_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17322070_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4_0,
	n26212080_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17322090_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5_0,
	n26212100_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n61320010_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n61320020_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU_0,
	n61320030_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0_0,
	n61320040_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n61320050_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1_0,
	n61320060_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n61320070_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2_0,
	n61320080_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n61320090_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3_0,
	n61320100_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n61320110_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4_0,
	n61320120_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n61320130_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5_0,
	n61320140_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n21320010_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21320020_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU_0,
	n21321230_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0_0,
	n21321120_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n21321130_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1_0,
	n21321140_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n21321150_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2_0,
	n21321160_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n21321170_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3_0,
	n21321180_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n21321190_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4_0,
	n21321200_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n21321210_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5_0,
	n21321220_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17610500_fail_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL_0,
	n61320200_fail_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21320210_fail_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0,
	n61330700_fail_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL_0,
	n61340710_fail_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL_0,
	n17610320_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0,
	n17610323_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3,
	n17610324_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4,
	n17610130_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_0,
	n17610133_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_3,
	n17610134_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_4,
	n17610250_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_0,
	n17610253_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_3,
	n17610254_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_4,
	n17610370_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_0,
	n17610373_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_3,
	n17610374_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_4,
	n17320340_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0_0,
	n17610460_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17610463_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_3,
	n17610464_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_4,
	n17320580_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1_0,
	n17610700_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17610703_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_3,
	n17610704_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_4,
	n17320820_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2_0,
	n17610940_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17610943_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_3,
	n17610944_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_4,
	n17321060_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3_0,
	n17611180_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17611183_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_3,
	n17611184_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_4,
	n17321300_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4_0,
	n17611420_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17611423_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_3,
	n17611424_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_4,
	n17321540_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5_0,
	n17611660_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17611663_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_3,
	n17611664_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_4,
	n17320120_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0_0,
	n17610240_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n17610243_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_3,
	n17610244_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_4,
	n17320360_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1_0,
	n17610480_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n17610483_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_3,
	n17610484_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_4,
	n17320600_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2_0,
	n17610720_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n17610723_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_3,
	n17610724_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_4,
	n17320840_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3_0,
	n17610960_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n17610963_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_3,
	n17610964_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_4,
	n17321080_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4_0,
	n17611200_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n17611203_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_3,
	n17611204_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_4,
	n17321320_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5_0,
	n17611210_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n17611213_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_3,
	n17611214_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_4,
	n61370800_fail_XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL_0,
	n21210340_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU_0,
	n21210350_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR_0,
	n61610360_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU_0,
	n21370950_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0_0,
	n21370960_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n21370970_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1_0,
	n21370980_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n21370990_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2_0,
	n21371000_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n21371010_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3_0,
	n21371020_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n21371030_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4_0,
	n21371040_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n21371050_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5_0,
	n21371060_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5_0,
	n61370950_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0_0,
	n61372000_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0_0,
	n61372010_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1_0,
	n61372020_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1_0,
	n61372030_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2_0,
	n61372040_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2_0,
	n61372050_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3_0,
	n61372060_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3_0,
	n61372070_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4_0,
	n61372080_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4_0,
	n61372090_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5_0,
	n61372100_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5_0
} # End of Test Counter Definition

Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2200";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vbtr_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0
{
	BypassPort = 1;
	RecoveryOption = "VPU0";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1
{
	BypassPort = 1;
	RecoveryOption = "VPU1";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2
{
	BypassPort = 1;
	RecoveryOption = "VPU2";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3
{
	BypassPort = 1;
	RecoveryOption = "VPU3";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4
{
	BypassPort = 1;
	RecoveryOption = "VPU4";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5
{
	BypassPort = 1;
	RecoveryOption = "VPU5";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0
{
	BypassPort = 1;
	RecoveryOption = "VPU0";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1
{
	BypassPort = 1;
	RecoveryOption = "VPU1";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2
{
	BypassPort = 1;
	RecoveryOption = "VPU2";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3
{
	BypassPort = 1;
	RecoveryOption = "VPU3";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4
{
	BypassPort = 1;
	RecoveryOption = "VPU4";
	TrackerName = "VPU";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test RecoveryUpdate SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5
{
	BypassPort = 1;
	RecoveryOption = "VPU5";
	TrackerName = "VPU";
}
Test PrimeShmooTestMethod XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test iCHVQKTest XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_vcpu_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_vbtr_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_vcpu_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til0_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til1_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til2_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til3_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til4_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til5_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til0_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til1_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til2_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til3_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til4_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_ARR_GT_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til5_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preinstance = "";
	postinstance = "";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test PrimeShmooTestMethod XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2216";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vbtr_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2232";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_notile_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2233";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile0_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2234";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile1_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2235";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile2_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2236";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile3_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2237";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile4_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2238";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile5_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2239";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_all_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2241";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_notile_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2242";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile0_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2243";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile1_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2244";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile2_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2245";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile3_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2246";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile4_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2247";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test AuxiliaryTC CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test PrimeVminSearchTestMethod LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile5_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2248";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.7";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2249";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_all_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2250";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:3100MHz,ARR_VPU:vpu_ws:3100MHz";
	SetPointsPostInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2251";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_VPU:vpu_clk:3700MHz,ARR_VPU:vpu_ws:3700MHz";
	SetPointsPostInstance = "ARR_VPU:vpu_clk:1900MHz,ARR_VPU:vpu_ws:1900MHz";
}
Test iCHVQKTest XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_vcpu_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_vbtr_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_vcpu_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til0_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til1_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til2_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til3_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til4_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_lsa_til5_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til0_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til1_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til2_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til3_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til4_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test AuxiliaryTC CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test iCHVQKTest SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5
{
	bypass_global = "1";
	level = "BASE::SBF_HVQK_SDT_SA_HVQK";
	patlist = "arr_vpu_sort_lfm_hvqk_ssa_til5_list";
	timings = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	voltage_step_config_file = "./Modules/ARR_VPU/InputFiles/vpu_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
}
Test LNLVminSearch XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2260";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_vbtr_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_vcpu_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_lsa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000001";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til0_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000010";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til1_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 000100";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til2_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 001000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til3_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 010000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til4_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}
Test AuxiliaryTC CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5
{
	BypassPort = 1;
	Expression = "[G.U.S.VPU_SLC_TRK] == 100000";
	ResultPort = "[R]?2:1";
	PreInstance = "ReadTrackerValue(VPU)";
}
Test LNLVminSearch SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5
{
	BypassPort = 1;
	EndVoltageLimits = "1.2"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_ssa_til5_list";
	StartVoltages = "0.45";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	DtsConfigName = "ALL";
	StartIndex = 0;
}

DUTFlow XSA_NON_RECOVERY_PRE
{
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310130_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b21310130_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310140_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR_0;
	        SetBin SoftBins.b21310140_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310150_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b61310150_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow LSA_RECOVERY_PRE
{
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311000_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b21311000_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0_0;
	        SetBin SoftBins.b21311010_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311020_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b21311020_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311030_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1_0;
	        SetBin SoftBins.b21311030_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311040_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b21311040_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311050_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2_0;
	        SetBin SoftBins.b21311050_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311060_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b21311060_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311070_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3_0;
	        SetBin SoftBins.b21311070_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311080_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b21311080_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311090_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4_0;
	        SetBin SoftBins.b21311090_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311100_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b21311100_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5 LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21311110_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5_0;
	        SetBin SoftBins.b21311110_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SSA_RECOVERY_PRE
{
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312000_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b61312000_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312010_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0_0;
	        SetBin SoftBins.b61312010_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC0;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312020_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b61312020_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312030_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1_0;
	        SetBin SoftBins.b61312030_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC1;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312040_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b61312040_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312050_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2_0;
	        SetBin SoftBins.b61312050_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC2;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312060_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b61312060_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312070_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3_0;
	        SetBin SoftBins.b61312070_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC3;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312080_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b61312080_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312090_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4_0;
	        SetBin SoftBins.b61312090_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC4;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312100_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b61312100_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5 SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61312110_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5_0;
	        SetBin SoftBins.b61312110_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_TILEREC5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO_PRE
{
	DUTFlowItem XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310140_fail_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b61310140_fail_ARR_VPU_XSA_VPU_SHMOO_E_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b61310000_fail_ARR_VPU_XSA_VPU_VMIN_K_PREHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo XSA_NON_RECOVERY_PRE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem XSA_NON_RECOVERY_PRE XSA_NON_RECOVERY_PRE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_RECOVERY_PRE;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_RECOVERY_PRE;
		}
	}
    DUTFlowItem LSA_RECOVERY_PRE LSA_RECOVERY_PRE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo SSA_RECOVERY_PRE;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_RECOVERY_PRE;
		}
	}
    DUTFlowItem SSA_RECOVERY_PRE SSA_RECOVERY_PRE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO_PRE SHMOO_PRE
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow XSA_NON_RECOVERY_STRESS
{
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610190_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_0;
	        ##EDC## SetBin SoftBins.b17610190_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610193_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_3;
	        ##EDC## SetBin SoftBins.b17610193_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610194_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_4;
	        ##EDC## SetBin SoftBins.b17610194_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610140_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_0;
	        ##EDC## SetBin SoftBins.b17610140_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610143_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_3;
	        ##EDC## SetBin SoftBins.b17610143_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610144_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR_4;
	        ##EDC## SetBin SoftBins.b17610144_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610150_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_0;
	        ##EDC## SetBin SoftBins.b17610150_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610153_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_3;
	        ##EDC## SetBin SoftBins.b17610153_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610154_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU_4;
	        ##EDC## SetBin SoftBins.b17610154_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
	}
}
DUTFlow LSA_RECOVERY_STRESS
{
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321230_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17321230_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611000_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        ##EDC## SetBin SoftBins.b17611000_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611003_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_3;
	        ##EDC## SetBin SoftBins.b17611003_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611004_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_4;
	        ##EDC## SetBin SoftBins.b17611004_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321130_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17321130_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611010_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        ##EDC## SetBin SoftBins.b17611010_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611013_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_3;
	        ##EDC## SetBin SoftBins.b17611013_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611014_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_4;
	        ##EDC## SetBin SoftBins.b17611014_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321150_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17321150_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611020_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        ##EDC## SetBin SoftBins.b17611020_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611023_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_3;
	        ##EDC## SetBin SoftBins.b17611023_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611024_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_4;
	        ##EDC## SetBin SoftBins.b17611024_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321170_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17321170_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611030_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        ##EDC## SetBin SoftBins.b17611030_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611033_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_3;
	        ##EDC## SetBin SoftBins.b17611033_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611034_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_4;
	        ##EDC## SetBin SoftBins.b17611034_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321190_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17321190_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611040_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        ##EDC## SetBin SoftBins.b17611040_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611043_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_3;
	        ##EDC## SetBin SoftBins.b17611043_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611044_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_4;
	        ##EDC## SetBin SoftBins.b17611044_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5 CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321210_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17321210_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_LSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611050_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        ##EDC## SetBin SoftBins.b17611050_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611053_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_3;
	        ##EDC## SetBin SoftBins.b17611053_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611054_fail_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_4;
	        ##EDC## SetBin SoftBins.b17611054_fail_ARR_VPU_LSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
	}
}
DUTFlow SSA_RECOVERY_STRESS
{
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320950_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17320950_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612000_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        ##EDC## SetBin SoftBins.b17612000_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612003_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_3;
	        ##EDC## SetBin SoftBins.b17612003_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612004_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0_4;
	        ##EDC## SetBin SoftBins.b17612004_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320940_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17320940_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612010_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        ##EDC## SetBin SoftBins.b17612010_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612013_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_3;
	        ##EDC## SetBin SoftBins.b17612013_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612014_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1_4;
	        ##EDC## SetBin SoftBins.b17612014_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320930_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17320930_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612020_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        ##EDC## SetBin SoftBins.b17612020_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612023_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_3;
	        ##EDC## SetBin SoftBins.b17612023_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612024_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2_4;
	        ##EDC## SetBin SoftBins.b17612024_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320920_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17320920_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612030_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        ##EDC## SetBin SoftBins.b17612030_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612033_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_3;
	        ##EDC## SetBin SoftBins.b17612033_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612034_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3_4;
	        ##EDC## SetBin SoftBins.b17612034_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320910_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17320910_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612040_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        ##EDC## SetBin SoftBins.b17612040_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612043_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_3;
	        ##EDC## SetBin SoftBins.b17612043_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612044_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4_4;
	        ##EDC## SetBin SoftBins.b17612044_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5 CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320900_fail_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17320900_fail_ARR_VPU_CTRL_X_AUX_E_STRESS_X_X_X_X_SSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612050_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        ##EDC## SetBin SoftBins.b17612050_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612053_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_3;
	        ##EDC## SetBin SoftBins.b17612053_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17612054_fail_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5_4;
	        ##EDC## SetBin SoftBins.b17612054_fail_ARR_VPU_SSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
	}
}
DUTFlow SHMOO_STRESS
{
	DUTFlowItem XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610310_fail_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b17610310_fail_ARR_VPU_XSA_VPU_SHMOO_E_STRESS_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_STRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_NON_RECOVERY_STRESS;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610303_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3;
	        ##EDC## SetBin SoftBins.b17610303_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_STRESS;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610304_fail_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4;
	        ##EDC## SetBin SoftBins.b17610304_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_STRESS;
        }
	}
    DUTFlowItem XSA_NON_RECOVERY_STRESS XSA_NON_RECOVERY_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_RECOVERY_STRESS;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_RECOVERY_STRESS;
		}
	}
    DUTFlowItem LSA_RECOVERY_STRESS LSA_RECOVERY_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo SSA_RECOVERY_STRESS;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_RECOVERY_STRESS;
		}
	}
    DUTFlowItem SSA_RECOVERY_STRESS SSA_RECOVERY_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO_STRESS SHMOO_STRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow XSA_NON_RECOVERY_POST
{
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26210340_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b26210340_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26210350_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR_0;
	        SetBin SoftBins.b26210350_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26610360_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b26610360_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow LSA_RECOVERY_POST
{
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320950_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17320950_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26210960_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b26210960_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320970_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17320970_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26210980_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b26210980_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320990_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17320990_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26211000_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b26211000_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321010_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17321010_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26211020_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b26211020_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321030_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17321030_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26211040_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b26211040_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321050_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17321050_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_LSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26211060_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b26211060_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SSA_RECOVERY_POST
{
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321070_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17321070_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212000_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b26212000_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17322010_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17322010_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212020_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b26212020_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17322030_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17322030_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212040_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b26212040_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17322050_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17322050_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212060_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b26212060_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17322070_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17322070_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212080_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b26212080_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5 CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17322090_fail_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17322090_fail_ARR_VPU_CTRL_X_AUX_K_POSTHVQK_X_X_X_X_SSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26212100_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b26212100_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n26610330_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b26610330_fail_ARR_VPU_XSA_VPU_VMIN_K_POSTHVQK_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo XSA_NON_RECOVERY_POST;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem XSA_NON_RECOVERY_POST XSA_NON_RECOVERY_POST
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_RECOVERY_POST;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_RECOVERY_POST;
		}
	}
    DUTFlowItem LSA_RECOVERY_POST LSA_RECOVERY_POST
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo SSA_RECOVERY_POST;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_RECOVERY_POST;
		}
	}
    DUTFlowItem SSA_RECOVERY_POST SSA_RECOVERY_POST
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS_SSA_NON_REC
{
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320020_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b61320020_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS_SSA
{
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320030_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b61320030_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320040_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b61320040_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320050_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b61320050_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320060_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b61320060_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320070_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b61320070_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320080_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b61320080_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320090_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b61320090_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320100_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b61320100_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320110_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b61320110_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320120_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b61320120_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5 CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320130_fail_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b61320130_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_SSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320140_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b61320140_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS_LSA_NON_REC
{
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320020_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b21320020_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS_LSA
{
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321230_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b21321230_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321120_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b21321120_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321130_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b21321130_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321140_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b21321140_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321150_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b21321150_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321160_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b21321160_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321170_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b21321170_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321180_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b21321180_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321190_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b21321190_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321200_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b21321200_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5 CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321210_fail_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b21321210_fail_ARR_VPU_CTRL_X_AUX_K_END_X_X_X_X_LSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21321220_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b21321220_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320010_fail_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b61320010_fail_ARR_VPU_SSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo KS_SSA_NON_REC;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
	}
    DUTFlowItem KS_SSA_NON_REC KS_SSA_NON_REC
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo KS_SSA;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo KS_SSA;
		}
	}
    DUTFlowItem KS_SSA KS_SSA
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
	}
	DUTFlowItem LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320010_fail_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b21320010_fail_ARR_VPU_LSA_VPU_VCHK_K_END_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo KS_LSA_NON_REC;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem KS_LSA_NON_REC KS_LSA_NON_REC
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo KS_LSA;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo KS_LSA;
		}
	}
    DUTFlowItem KS_LSA KS_LSA
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610500_fail_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610500_fail_ARR_VPU_XSA_VPU_VMAX_K_END_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO
{
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320200_fail_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b61320200_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320210_fail_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL_0;
	        ##EDC## SetBin SoftBins.b21320210_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VPU_NOM_LFM_1900_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_ENDXFM @ENDXFM_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61330700_fail_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL_0;
	        ##EDC## SetBin SoftBins.b61330700_fail_ARR_VPU_XSA_VPU_VMIN_K_ENDXFM_TITO_VPU_NOM_HFM_3100_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_ENDTFM @ENDTFM_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61340710_fail_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL_0;
	        SetBin SoftBins.b61340710_fail_ARR_VPU_XSA_VPU_VMIN_K_ENDTFM_TITO_VPU_NOM_TFM_3700_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow XSA_NON_RECOVERY_HOTSTRESS
{
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610130_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_0;
	        ##EDC## SetBin SoftBins.b17610130_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610133_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_3;
	        ##EDC## SetBin SoftBins.b17610133_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610134_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_4;
	        ##EDC## SetBin SoftBins.b17610134_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
        }
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610250_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_0;
	        ##EDC## SetBin SoftBins.b17610250_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610253_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_3;
	        ##EDC## SetBin SoftBins.b17610253_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610254_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR_4;
	        ##EDC## SetBin SoftBins.b17610254_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
        }
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610370_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_0;
	        ##EDC## SetBin SoftBins.b17610370_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610373_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_3;
	        ##EDC## SetBin SoftBins.b17610373_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610374_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU_4;
	        ##EDC## SetBin SoftBins.b17610374_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
	}
}
DUTFlow LSA_RECOVERY_HOTSTRESS
{
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320340_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17320340_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610460_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        ##EDC## SetBin SoftBins.b17610460_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610463_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_3;
	        ##EDC## SetBin SoftBins.b17610463_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610464_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_4;
	        ##EDC## SetBin SoftBins.b17610464_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320580_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17320580_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610700_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        ##EDC## SetBin SoftBins.b17610700_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610703_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_3;
	        ##EDC## SetBin SoftBins.b17610703_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610704_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_4;
	        ##EDC## SetBin SoftBins.b17610704_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320820_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17320820_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610940_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        ##EDC## SetBin SoftBins.b17610940_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610943_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_3;
	        ##EDC## SetBin SoftBins.b17610943_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610944_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_4;
	        ##EDC## SetBin SoftBins.b17610944_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321060_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17321060_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611180_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        ##EDC## SetBin SoftBins.b17611180_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611183_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_3;
	        ##EDC## SetBin SoftBins.b17611183_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611184_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_4;
	        ##EDC## SetBin SoftBins.b17611184_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321300_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17321300_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611420_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        ##EDC## SetBin SoftBins.b17611420_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611423_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_3;
	        ##EDC## SetBin SoftBins.b17611423_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611424_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_4;
	        ##EDC## SetBin SoftBins.b17611424_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321540_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17321540_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_LSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611660_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        ##EDC## SetBin SoftBins.b17611660_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611663_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_3;
	        ##EDC## SetBin SoftBins.b17611663_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611664_fail_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_4;
	        ##EDC## SetBin SoftBins.b17611664_fail_ARR_VPU_LSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
	}
}
DUTFlow SSA_RECOVERY_HOTSTRESS
{
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320120_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b17320120_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610240_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        ##EDC## SetBin SoftBins.b17610240_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610243_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_3;
	        ##EDC## SetBin SoftBins.b17610243_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610244_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0_4;
	        ##EDC## SetBin SoftBins.b17610244_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320360_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b17320360_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610480_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        ##EDC## SetBin SoftBins.b17610480_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610483_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_3;
	        ##EDC## SetBin SoftBins.b17610483_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610484_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1_4;
	        ##EDC## SetBin SoftBins.b17610484_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320600_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b17320600_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610720_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        ##EDC## SetBin SoftBins.b17610720_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610723_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_3;
	        ##EDC## SetBin SoftBins.b17610723_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610724_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2_4;
	        ##EDC## SetBin SoftBins.b17610724_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17320840_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b17320840_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610960_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        ##EDC## SetBin SoftBins.b17610960_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610963_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_3;
	        ##EDC## SetBin SoftBins.b17610963_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610964_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3_4;
	        ##EDC## SetBin SoftBins.b17610964_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321080_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b17321080_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611200_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        ##EDC## SetBin SoftBins.b17611200_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611203_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_3;
	        ##EDC## SetBin SoftBins.b17611203_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611204_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4_4;
	        ##EDC## SetBin SoftBins.b17611204_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
        }
	}
	DUTFlowItem CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5 CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17321320_fail_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b17321320_fail_ARR_VPU_CTRL_X_AUX_E_HOTSTRESS_X_X_X_X_SSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611210_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        ##EDC## SetBin SoftBins.b17611210_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611213_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_3;
	        ##EDC## SetBin SoftBins.b17611213_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17611214_fail_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5_4;
	        ##EDC## SetBin SoftBins.b17611214_fail_ARR_VPU_SSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
	}
}
DUTFlow ARR_VPU_HOTSTRESS @HOTSTRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610320_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610320_fail_ARR_VPU_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_HOTSTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_NON_RECOVERY_HOTSTRESS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_NON_RECOVERY_HOTSTRESS;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610323_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_3;
	        ##EDC## SetBin SoftBins.b17610323_fail_ARR_VPU_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_HOTSTRESS;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610324_fail_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL_4;
	        ##EDC## SetBin SoftBins.b17610324_fail_ARR_VPU_XSA_VPU_HVQK_E_HOTSTRESS_TITO_VPU_NOM_LFM_1900_VPU_ALL;
			GoTo XSA_NON_RECOVERY_HOTSTRESS;
        }
	}
    DUTFlowItem XSA_NON_RECOVERY_HOTSTRESS XSA_NON_RECOVERY_HOTSTRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_RECOVERY_HOTSTRESS;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_RECOVERY_HOTSTRESS;
		}
	}
    DUTFlowItem LSA_RECOVERY_HOTSTRESS LSA_RECOVERY_HOTSTRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo SSA_RECOVERY_HOTSTRESS;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_RECOVERY_HOTSTRESS;
		}
	}
    DUTFlowItem SSA_RECOVERY_HOTSTRESS SSA_RECOVERY_HOTSTRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow XSA_NON_RECOVERY_SDTEND
{
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210340_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b21210340_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU;
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210350_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR_0;
	        SetBin SoftBins.b21210350_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_BTR;
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61610360_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU_0;
	        SetBin SoftBins.b61610360_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_CPU;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow LSA_RECOVERY_POST_SDTEND
{
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21370950_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b21370950_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21370960_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b21370960_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21370970_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b21370970_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21370980_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b21370980_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21370990_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b21370990_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371000_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b21371000_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371010_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b21371010_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371020_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b21371020_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371030_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b21371030_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371040_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b21371040_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5 CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371050_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b21371050_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_LSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5 LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21371060_fail_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b21371060_fail_ARR_VPU_LSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SSA_RECOVERY_POST_SDTEND
{
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61370950_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0_0;
	        ##EDC## SetBin SoftBins.b61370950_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU0;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372000_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0_0;
	        SetBin SoftBins.b61372000_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE0;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372010_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1_0;
	        ##EDC## SetBin SoftBins.b61372010_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU1;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372020_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1_0;
	        SetBin SoftBins.b61372020_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE1;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372030_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2_0;
	        ##EDC## SetBin SoftBins.b61372030_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU2;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372040_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2_0;
	        SetBin SoftBins.b61372040_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE2;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372050_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3_0;
	        ##EDC## SetBin SoftBins.b61372050_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU3;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372060_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3_0;
	        SetBin SoftBins.b61372060_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE3;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372070_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4_0;
	        ##EDC## SetBin SoftBins.b61372070_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU4;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372080_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4_0;
	        SetBin SoftBins.b61372080_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE4;
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5;
		}
	}
	DUTFlowItem CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5 CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372090_fail_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5_0;
	        ##EDC## SetBin SoftBins.b61372090_fail_ARR_VPU_CTRL_X_AUX_K_SDTEND_X_X_X_X_SSA_VPU5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5 SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61372100_fail_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5_0;
	        SetBin SoftBins.b61372100_fail_ARR_VPU_SSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_TILE5;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_SDTEND @SDTEND_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61370800_fail_XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL_0;
	        SetBin SoftBins.b61370800_fail_ARR_VPU_XSA_VPU_VMIN_K_SDTEND_TITO_VPU_NOM_LFM_1900_ALL;
			GoTo XSA_NON_RECOVERY_SDTEND;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem XSA_NON_RECOVERY_SDTEND XSA_NON_RECOVERY_SDTEND
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo LSA_RECOVERY_POST_SDTEND;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_RECOVERY_POST_SDTEND;
		}
	}
    DUTFlowItem LSA_RECOVERY_POST_SDTEND LSA_RECOVERY_POST_SDTEND
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo SSA_RECOVERY_POST_SDTEND;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_RECOVERY_POST_SDTEND;
		}
	}
    DUTFlowItem SSA_RECOVERY_POST_SDTEND SSA_RECOVERY_POST_SDTEND
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}