// Seed: 3673091246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wor id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = {-1, -1};
  parameter id_6 = (1) && 1'b0;
endmodule
module module_1 (
    input wire id_0
);
  reg id_2;
  id_3 :
  assert property (@(posedge id_2) id_0) id_2 <= -1;
  assign id_2 = id_3 & "";
  wand id_4, id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
  assign id_4 = id_4 * -1;
  wire id_7;
endmodule
