INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matta/Documents/2025 Fall/Research/RP_Dev_Par_Lev/verilog-vhdl/test/ADC_ratio/ADC_ratio.srcs/sources_1/new/adc_ratio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_ratio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matta/Documents/2025 Fall/Research/RP_Dev_Par_Lev/verilog-vhdl/test/ADC_ratio/ADC_ratio.srcs/sim_1/new/sim_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adc_ratio
