<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CDOT (vectors) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CDOT (vectors)</h2><p>Complex integer dot product</p>
      <p class="aml">This instruction delimits the source vectors into pairs of
8-bit or 16-bit signed integer complex numbers.
Within each pair, the complex numbers in the first
source vector are multiplied by the corresponding
complex numbers in the second source vector and the
resulting wide real or wide imaginary part of the
product is accumulated into a 32-bit or 64-bit
destination vector element that overlaps all four of
the elements that comprise a pair of complex number
values in the first source vector.</p>
      <p class="aml">As a result each instruction implicitly deinterleaves
the real and imaginary components of their complex
number inputs, so that the destination vector
accumulates 4×wide real sums or 4×wide
imaginary sums.</p>
      <p class="aml">The complex numbers in the second source vector are
rotated by 0, 90, 180 or 270 degrees in the direction
from the positive real axis towards the positive
imaginary axis, when considered in polar
representation, by performing the following
transformations prior to the dot product operations:</p>
      <ul>
        <li>
          If the rotation is #0, the imaginary parts of the
  complex numbers in the second source vector are
  negated. The destination vector therefore
  accumulates the real parts of a complex dot product.
        </li>
        <li>
          If the rotation is #90, the real and imaginary parts
  of the complex numbers the second source vector are
  swapped. The destination vector therefore
  accumulates the imaginary parts of a complex dot
  product.
        </li>
        <li>
          If the rotation is #180, there is no transformation.
  The destination vector therefore accumulates the
  real parts of a complex conjugate dot product.
        </li>
        <li>
          If the rotation is #270, the real parts of the
  complex numbers in the second source vector are
  negated and then swapped with the imaginary parts.
  The destination vector therefore accumulates the
  imaginary parts of a complex conjugate dot product.
        </li>
      </ul>
      <p class="aml">Each complex number is represented in a vector register as an
even/odd pair of elements with the real part in the
even-numbered element and the imaginary part in the
odd-numbered element.</p>
    
    <h3 class="classheading"><a id="iclass_sve2"/>SVE2<span style="font-size:smaller;"><br/>(FEAT_SVE2 || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td colspan="2" class="lr">size</td><td class="lr">0</td><td colspan="5" class="lr">Zm</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td colspan="2" class="lr">rot</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zda</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="cdot_z_zzz_"/><p class="asm-code">CDOT  <a href="#Zda" title="Is the name of the third source and destination scalable vector register, encoded in the &quot;Zda&quot; field.">&lt;Zda&gt;</a>.<a href="#T__18" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.<a href="#Tb__4" title="Is the size specifier, ">&lt;Tb&gt;</a>, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.<a href="#Tb__4" title="Is the size specifier, ">&lt;Tb&gt;</a>, <a href="#const__4" title="Is the const specifier, ">&lt;const&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if size IN {'0x'} then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let da : integer = UInt(Zda);
let sel_a : integer = UInt(rot[0]);
let sel_b : integer = UInt(NOT(rot[0]));
let sub_i : boolean = (rot[0] == rot[1]);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zda&gt;</td><td><a id="Zda"/>
        
          <p class="aml">Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__18"/>
        <p>Is the size specifier, 
          encoded in
          <q>size[0]</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size[0]</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Tb&gt;</td><td><a id="Tb__4"/>
        <p>Is the size specifier, 
          encoded in
          <q>size[0]</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size[0]</th>
                <th class="symbol">&lt;Tb&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">H</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm"/>
        
          <p class="aml">Is the name of the second source scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;const&gt;</td><td><a id="const__4"/>
        <p>Is the const specifier, 
          encoded in
          <q>rot</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">rot</th>
                <th class="symbol">&lt;const&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">#90</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">#180</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">#270</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let operand1 : bits(VL) = Z{}(n);
let operand2 : bits(VL) = Z{}(m);
let operand3 : bits(VL) = Z{}(da);
var result : bits(VL);

for e = 0 to elements-1 do
    var res : bits(esize) = operand3[e*:esize];
    for i = 0 to 1 do
        let elt1_r : integer = SInt(operand1[(4 * e + 2 * i + 0)*:(esize DIV 4)]);
        let elt1_i : integer = SInt(operand1[(4 * e + 2 * i + 1)*:(esize DIV 4)]);
        let elt2_a : integer = SInt(operand2[(4 * e + 2 * i + sel_a)*:(esize DIV 4)]);
        let elt2_b : integer = SInt(operand2[(4 * e + 2 * i + sel_b)*:(esize DIV 4)]);
        if sub_i then
            res = (res + (elt1_r * elt2_a)) - (elt1_i * elt2_b);
        else
            res = res + (elt1_r * elt2_a) + (elt1_i * elt2_b);
        end;
    end;
    result[e*:esize] = res;
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(da) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
