

================================================================
== Vivado HLS Report for 'fifo'
================================================================
* Date:           Mon Nov 18 16:03:54 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     1.534|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4099|  4099|  4099|  4099|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %fifo_input_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fifo_output_V_V, [5 x i8]* @p_str413, i32 1, i32 1, [5 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %.preheader" [tancoeff/tancoeff/fifo.cpp:6]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln6, %._crit_edge ]" [tancoeff/tancoeff/fifo.cpp:6]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_num_0 = phi i5 [ 0, %0 ], [ %buffer_num, %._crit_edge ]"   --->   Operation 24 'phi' 'buffer_num_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str34)"   --->   Operation 25 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.64ns)   --->   "%icmp_ln6 = icmp eq i13 %indvar_flatten, -4096" [tancoeff/tancoeff/fifo.cpp:6]   --->   Operation 26 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln6 = add i13 %indvar_flatten, 1" [tancoeff/tancoeff/fifo.cpp:6]   --->   Operation 27 'add' 'add_ln6' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %4, label %.preheader.preheader" [tancoeff/tancoeff/fifo.cpp:6]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln7 = icmp eq i5 %buffer_num_0, -16" [tancoeff/tancoeff/fifo.cpp:7]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%buffer_num_0_mid2 = select i1 %icmp_ln7, i5 0, i5 %buffer_num_0" [tancoeff/tancoeff/fifo.cpp:7]   --->   Operation 30 'select' 'buffer_num_0_mid2' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i5 %buffer_num_0_mid2 to i4" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 31 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln114, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 32 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp15 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_14_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 33 'nbreadreq' 'tmp15' <Predicate = (!icmp_ln6 & trunc_ln114 == 14)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 34 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 34 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 14)> <Delay = 0.90>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_13_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 35 'nbreadreq' 'tmp14' <Predicate = (!icmp_ln6 & trunc_ln114 == 13)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 36 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 36 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 13)> <Delay = 0.90>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_12_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 37 'nbreadreq' 'tmp13' <Predicate = (!icmp_ln6 & trunc_ln114 == 12)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 38 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 12)> <Delay = 0.90>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp12 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_11_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 39 'nbreadreq' 'tmp12' <Predicate = (!icmp_ln6 & trunc_ln114 == 11)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 40 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 40 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 11)> <Delay = 0.90>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp11 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_10_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 41 'nbreadreq' 'tmp11' <Predicate = (!icmp_ln6 & trunc_ln114 == 10)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 42 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 42 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 10)> <Delay = 0.90>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp10 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_9_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 43 'nbreadreq' 'tmp10' <Predicate = (!icmp_ln6 & trunc_ln114 == 9)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 44 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 44 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 9)> <Delay = 0.90>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_8_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 45 'nbreadreq' 'tmp4' <Predicate = (!icmp_ln6 & trunc_ln114 == 8)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 46 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 8)> <Delay = 0.90>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_7_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 47 'nbreadreq' 'tmp3' <Predicate = (!icmp_ln6 & trunc_ln114 == 7)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 48 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 48 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 7)> <Delay = 0.90>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_6_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 49 'nbreadreq' 'tmp2' <Predicate = (!icmp_ln6 & trunc_ln114 == 6)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 50 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 50 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 6)> <Delay = 0.90>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_5_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 51 'nbreadreq' 'tmp1' <Predicate = (!icmp_ln6 & trunc_ln114 == 5)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 52 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 52 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 5)> <Delay = 0.90>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp9 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_4_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 53 'nbreadreq' 'tmp9' <Predicate = (!icmp_ln6 & trunc_ln114 == 4)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 54 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 4)> <Delay = 0.90>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_3_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 55 'nbreadreq' 'tmp8' <Predicate = (!icmp_ln6 & trunc_ln114 == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 56 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 56 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 3)> <Delay = 0.90>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp7 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_2_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 57 'nbreadreq' 'tmp7' <Predicate = (!icmp_ln6 & trunc_ln114 == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 58 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 58 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 2)> <Delay = 0.90>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp6 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_1_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 59 'nbreadreq' 'tmp6' <Predicate = (!icmp_ln6 & trunc_ln114 == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 60 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 60 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 1)> <Delay = 0.90>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp5 = call i1 @_ssdm_op_NbReadReq.ap_auto.i10P(i10* %fifo_input_line_0_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 61 'nbreadreq' 'tmp5' <Predicate = (!icmp_ln6 & trunc_ln114 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 62 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 0)> <Delay = 0.90>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %fifo_input_line_15_V_V, i32 1)" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 63 'nbreadreq' 'tmp' <Predicate = (!icmp_ln6 & trunc_ln114 == 15)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 64 [1/1] (0.90ns)   --->   "br label %1" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 64 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 15)> <Delay = 0.90>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_16 = phi i1 [ %tmp5, %branch16 ], [ %tmp6, %branch17 ], [ %tmp7, %branch18 ], [ %tmp8, %branch19 ], [ %tmp9, %branch20 ], [ %tmp1, %branch21 ], [ %tmp2, %branch22 ], [ %tmp3, %branch23 ], [ %tmp4, %branch24 ], [ %tmp10, %branch25 ], [ %tmp11, %branch26 ], [ %tmp12, %branch27 ], [ %tmp13, %branch28 ], [ %tmp14, %branch29 ], [ %tmp15, %branch30 ], [ %tmp, %branch31 ]" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 65 'phi' 'tmp_16' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %2, label %._crit_edge" [tancoeff/tancoeff/fifo.cpp:8]   --->   Operation 66 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln114, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 67 'switch' <Predicate = (!icmp_ln6 & tmp_16)> <Delay = 0.61>
ST_2 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_V_16 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_14_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 68 'read' 'tmp_V_16' <Predicate = (!icmp_ln6 & trunc_ln114 == 14 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 69 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 69 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 14 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 70 [1/1] (1.21ns)   --->   "%tmp_V_15 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_13_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 70 'read' 'tmp_V_15' <Predicate = (!icmp_ln6 & trunc_ln114 == 13 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 71 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 71 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 13 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%tmp_V_14 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_12_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 72 'read' 'tmp_V_14' <Predicate = (!icmp_ln6 & trunc_ln114 == 12 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 73 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 73 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 12 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 74 [1/1] (1.21ns)   --->   "%tmp_V_13 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_11_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 74 'read' 'tmp_V_13' <Predicate = (!icmp_ln6 & trunc_ln114 == 11 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 75 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 75 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 11 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 76 [1/1] (1.21ns)   --->   "%tmp_V_12 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_10_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 76 'read' 'tmp_V_12' <Predicate = (!icmp_ln6 & trunc_ln114 == 10 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 77 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 77 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 10 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 78 [1/1] (1.21ns)   --->   "%tmp_V_11 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_9_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 78 'read' 'tmp_V_11' <Predicate = (!icmp_ln6 & trunc_ln114 == 9 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 79 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 79 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 9 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 80 [1/1] (1.21ns)   --->   "%tmp_V_10 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_8_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 80 'read' 'tmp_V_10' <Predicate = (!icmp_ln6 & trunc_ln114 == 8 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 81 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 81 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 8 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 82 [1/1] (1.21ns)   --->   "%tmp_V_9 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_7_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 82 'read' 'tmp_V_9' <Predicate = (!icmp_ln6 & trunc_ln114 == 7 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 83 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 83 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 7 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 84 [1/1] (1.21ns)   --->   "%tmp_V_8 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_6_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 84 'read' 'tmp_V_8' <Predicate = (!icmp_ln6 & trunc_ln114 == 6 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 85 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 85 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 6 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 86 [1/1] (1.21ns)   --->   "%tmp_V_7 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_5_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 86 'read' 'tmp_V_7' <Predicate = (!icmp_ln6 & trunc_ln114 == 5 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 87 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 87 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 5 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 88 [1/1] (1.21ns)   --->   "%tmp_V_6 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_4_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 88 'read' 'tmp_V_6' <Predicate = (!icmp_ln6 & trunc_ln114 == 4 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 89 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 89 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 4 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 90 [1/1] (1.21ns)   --->   "%tmp_V_5 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_3_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 90 'read' 'tmp_V_5' <Predicate = (!icmp_ln6 & trunc_ln114 == 3 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 91 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 91 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 3 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 92 [1/1] (1.21ns)   --->   "%tmp_V_4 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_2_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 92 'read' 'tmp_V_4' <Predicate = (!icmp_ln6 & trunc_ln114 == 2 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 93 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 93 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 2 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 94 [1/1] (1.21ns)   --->   "%tmp_V_3 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_1_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 94 'read' 'tmp_V_3' <Predicate = (!icmp_ln6 & trunc_ln114 == 1 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 95 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 95 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 1 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %fifo_input_line_0_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 96 'read' 'tmp_V_2' <Predicate = (!icmp_ln6 & trunc_ln114 == 0 & tmp_16)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 97 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 0 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 98 [1/1] (1.21ns)   --->   "%tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %fifo_input_line_15_V_V)" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 98 'read' 'tmp_V' <Predicate = (!icmp_ln6 & trunc_ln114 == 15 & tmp_16)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 0> <FIFO>
ST_2 : Operation 99 [1/1] (0.90ns)   --->   "br label %3" [tancoeff/tancoeff/fifo.cpp:9]   --->   Operation 99 'br' <Predicate = (!icmp_ln6 & trunc_ln114 == 15 & tmp_16)> <Delay = 0.90>
ST_2 : Operation 100 [1/1] (0.34ns)   --->   "%buffer_num = add i5 %buffer_num_0_mid2, 1" [tancoeff/tancoeff/fifo.cpp:7]   --->   Operation 100 'add' 'buffer_num' <Predicate = (!icmp_ln6)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [tancoeff/tancoeff/fifo.cpp:7]   --->   Operation 101 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%temp_V = phi i10 [ %tmp_V, %branch15 ], [ %tmp_V_16, %branch14 ], [ %tmp_V_15, %branch13 ], [ %tmp_V_14, %branch12 ], [ %tmp_V_13, %branch11 ], [ %tmp_V_12, %branch10 ], [ %tmp_V_11, %branch9 ], [ %tmp_V_10, %branch8 ], [ %tmp_V_9, %branch7 ], [ %tmp_V_8, %branch6 ], [ %tmp_V_7, %branch5 ], [ %tmp_V_6, %branch4 ], [ %tmp_V_5, %branch3 ], [ %tmp_V_4, %branch2 ], [ %tmp_V_3, %branch1 ], [ %tmp_V_2, %branch0 ]"   --->   Operation 102 'phi' 'temp_V' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i10 %temp_V to i16" [tancoeff/tancoeff/fifo.cpp:10]   --->   Operation 103 'zext' 'zext_ln163' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %fifo_output_V_V, i16 %zext_ln163)" [tancoeff/tancoeff/fifo.cpp:10]   --->   Operation 104 'write' <Predicate = (tmp_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str34)"   --->   Operation 106 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %fifo_output_V_V, i16 %zext_ln163)" [tancoeff/tancoeff/fifo.cpp:10]   --->   Operation 107 'write' <Predicate = (tmp_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge" [tancoeff/tancoeff/fifo.cpp:11]   --->   Operation 108 'br' <Predicate = (tmp_16)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/fifo.cpp:14]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', tancoeff/tancoeff/fifo.cpp:6) with incoming values : ('add_ln6', tancoeff/tancoeff/fifo.cpp:6) [36]  (0.603 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'phi' operation ('buffer_num') with incoming values : ('buffer_num', tancoeff/tancoeff/fifo.cpp:7) [37]  (0 ns)
	'icmp' operation ('icmp_ln7', tancoeff/tancoeff/fifo.cpp:7) [44]  (0.637 ns)
	'select' operation ('buffer_num_0_mid2', tancoeff/tancoeff/fifo.cpp:7) [45]  (0.278 ns)
	blocking operation 0.618 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
