User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadLatency/SRAM/32KB/32KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 472.234um x 148.067um = 69922.156um^2
 |--- Mat Area      = 3.689um x 4.627um = 17.071um^2   (26.493%)
 |--- Subarray Area = 1.845um x 1.942um = 3.582um^2   (31.563%)
 - Area Efficiency = 26.493%
Timing:
 -  Read Latency = 136.768ps
 |--- H-Tree Latency = 35.473ps
 |--- Mat Latency    = 101.295ps
    |--- Predecoder Latency = 19.190ps
    |--- Subarray Latency   = 82.105ps
       |--- Row Decoder Latency = 26.403ps
       |--- Bitline Latency     = 24.117ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 27.597ps
       |--- Precharge Latency   = 12.498ps
 - Write Latency = 119.031ps
 |--- H-Tree Latency = 17.736ps
 |--- Mat Latency    = 101.295ps
    |--- Predecoder Latency = 19.190ps
    |--- Subarray Latency   = 82.105ps
       |--- Row Decoder Latency = 26.403ps
       |--- Charge Latency      = 5.885ps
 - Read Bandwidth  = 234.602GB/s
 - Write Bandwidth = 194.872GB/s
Power:
 -  Read Dynamic Energy = 11.090pJ
 |--- H-Tree Dynamic Energy = 10.117pJ
 |--- Mat Dynamic Energy    = 0.030pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.007pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.003pJ
 - Write Dynamic Energy = 10.556pJ
 |--- H-Tree Dynamic Energy = 10.117pJ
 |--- Mat Dynamic Energy    = 0.014pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.003pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 7.632uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.863nW per mat

Finished!
