

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
29f48872a1787e159b3edfc3f441b65f  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x559672277ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e44c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e448..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559672277ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 15892
gpu_sim_insn = 12710760
gpu_ipc =     799.8213
gpu_tot_sim_cycle = 15892
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     799.8213
gpu_tot_issued_cta = 47
gpu_occupancy = 41.7121% 
gpu_tot_occupancy = 41.7121% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3953
partiton_level_parallism_total  =       2.3953
partiton_level_parallism_util =       3.2306
partiton_level_parallism_util_total  =       3.2306
L2_BW  =      64.7454 GB/Sec
L2_BW_total  =      64.7454 GB/Sec
gpu_total_sim_rate=488875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 2503
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.3404
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 222534
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1379, 1379, 1380, 1380, 1386, 1380, 1378, 1380, 1381, 1380, 1386, 1373, 1382, 1379, 1387, 1382, 1381, 1384, 1379, 1382, 1384, 1385, 1383, 1382, 1376, 1381, 1374, 1376, 1378, 1380, 1373, 1373, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 32830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61657	W0_Idle:105373	W0_Scoreboard:327671	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:68537	WS1:68429	WS2:68433	WS3:68330	
dual_issue_nums: WS0:20258	WS1:20312	WS2:20310	WS3:20086	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 356 
max_icnt2mem_latency = 60 
maxmrqlatency = 51 
max_icnt2sh_latency = 74 
averagemflatency = 247 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 15 
mrq_lat_table:20412 	2803 	1377 	1001 	664 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19541 	18427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20507 	12913 	2833 	1813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9517 	14467 	10752 	3188 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6897      6081      8337      8337      8921      8918      9513      9527     10235     10233     11107     11103     11891     11868     12550     12545 
dram[1]:      6051      5781      8328      8326      8917      8913      9532      9510     10230     10253     11108     11272     11863     11862     12431     12437 
dram[2]:      5779      6058      8353      8323      8912      8908      9505      9503     10250     10243     11277     11292     11857     11856     12435     12440 
dram[3]:      6070      7112      8343      8337      8936      8903      9516      9478     10241     10409     11270     11267     11849     11844     12450     12447 
dram[4]:      7437      7382      8335      8498      8912      8909      9476      9486     10071     10077     10673     10671     11843     11838     12430     12428 
dram[5]:      7381      7408      8494      8483      9054      9045      9812      9827     10075     10399     10668     11252     11833     11827     12418     12425 
dram[6]:      7408      7423      8418      8416      9044      8988      9854      9853     10430     10447     11403     11399     11969     11966     12421     12548 
dram[7]:      7387      7376      8402      8399      8985      8995      9870      9862     10452     10464     11385     11326     11978     11912     12544     12543 
dram[8]:      7375      7444      8406      8410      9009      9005      9842      9841     10471     10469     11320     11336     11909     11912     12506     12503 
dram[9]:      7440      7408      8422      8420      8994      8990      9847      9834     10460     10440     11335     11330     11931     11919     12508     12501 
dram[10]:      7403      7399      8394      8391      9002      9137      9848      9827     10426     10425     11326     11341     11917     11924     12495     12491 
dram[11]:      7416      7413      8333      8331      8907      8904      9679      9515     10355     10354     11356     11320     11922     11973     12513     12523 
average row accesses per activate:
dram[0]: 47.000000 46.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 46.000000 61.333332 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 61.333332 61.333332 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 61.333332 46.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26284/252 = 104.301590
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       188       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       184       184       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       184       184       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26284
bank skew: 188/128 = 1.47
chip skew: 2200/2184 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        393       353       397       394       382       377       358       346       345       338       337       342       344       339       340       339
dram[1]:        381       361       396       392       378       371       347       367       339       342       337       338       340       339       345       340
dram[2]:        349       357       395       390       368       360       351       341       339       337       342       343       337       342       339       338
dram[3]:        366       364       391       388       362       373       354       358       338       346       338       337       340       339       338       337
dram[4]:        369       384       388       384       368       358       349       346       352       340       344       348       345       337       335       338
dram[5]:        375       361       392       402       384       364       358       362       328       336       341       334       333       335       348       331
dram[6]:        376       381       387       391       353       377       349       354       339       342       338       334       337       337       329       335
dram[7]:        366       369       398       393       380       369       355       350       345       336       337       342       339       339       335       334
dram[8]:        381       361       397       399       374       370       349       355       334       332       333       333       338       334       349       346
dram[9]:        367       377       395       398       359       369       357       348       333       346       340       341       335       335       335       334
dram[10]:        368       367       392       387       374       362       354       357       344       341       338       346       347       343       341       341
dram[11]:        374       375       393       398       354       366       337       353       341       333       344       335       339       340       347       346
maximum mf latency per bank:
dram[0]:        333       312       305       319       329       326       318       297       303       286       288       302       302       297       307       299
dram[1]:        356       314       346       326       339       333       316       344       290       293       292       291       302       290       301       297
dram[2]:        302       301       332       322       338       323       304       302       302       289       286       282       285       293       283       291
dram[3]:        312       347       321       304       320       317       295       316       291       292       302       287       287       294       285       284
dram[4]:        328       330       318       304       320       323       294       290       288       282       287       290       287       286       284       297
dram[5]:        326       311       322       338       347       320       329       292       282       287       290       285       285       275       281       278
dram[6]:        328       311       313       324       315       326       314       314       286       283       282       286       282       286       274       292
dram[7]:        323       313       346       316       354       327       290       291       278       292       281       281       287       282       299       296
dram[8]:        331       323       330       322       338       352       325       296       291       291       279       284       278       281       292       304
dram[9]:        318       336       309       329       318       334       304       308       278       280       282       283       289       297       293       287
dram[10]:        310       318       340       314       337       305       330       302       282       286       284       288       302       288       308       317
dram[11]:        309       319       306       342       305       342       299       294       281       291       285       287       292       288       304       295
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26261 n_act=38 n_pre=22 n_ref_event=94104675191456 n_req=2196 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.154
n_activity=11277 dram_eff=0.3895
bk0: 188a 28035i bk1: 184a 28031i bk2: 144a 28158i bk3: 144a 28155i bk4: 128a 28159i bk5: 128a 28161i bk6: 128a 28192i bk7: 128a 28214i bk8: 128a 28231i bk9: 128a 28245i bk10: 128a 28262i bk11: 128a 28214i bk12: 128a 28260i bk13: 128a 28241i bk14: 128a 28219i bk15: 128a 28234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989071
Row_Buffer_Locality_read = 0.989071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271155
Bank_Level_Parallism_Col = 0.669089
Bank_Level_Parallism_Ready = 1.102821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154013 
total_CMD = 28517 
util_bw = 4392 
Wasted_Col = 2071 
Wasted_Row = 213 
Idle = 21841 

BW Util Bottlenecks: 
RCDc_limit = 473 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26261 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 94104675191456 
n_req = 2196 
total_req = 2196 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2196 
Row_Bus_Util =  0.002104 
CoL_Bus_Util = 0.077007 
Either_Row_CoL_Bus_Util = 0.079111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.236455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26265 n_act=38 n_pre=22 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1537
n_activity=11306 dram_eff=0.3878
bk0: 184a 28025i bk1: 184a 28049i bk2: 144a 28184i bk3: 144a 28192i bk4: 128a 28178i bk5: 128a 28161i bk6: 128a 28176i bk7: 128a 28158i bk8: 128a 28259i bk9: 128a 28239i bk10: 128a 28234i bk11: 128a 28236i bk12: 128a 28228i bk13: 128a 28256i bk14: 128a 28243i bk15: 128a 28245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989507
Row_Buffer_Locality_read = 0.989507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275277
Bank_Level_Parallism_Col = 1.254020
Bank_Level_Parallism_Ready = 1.102190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254020 

BW Util details:
bwutil = 0.153733 
total_CMD = 28517 
util_bw = 4384 
Wasted_Col = 2015 
Wasted_Row = 213 
Idle = 21905 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1636 
rwq = 0 
CCDLc_limit_alone = 1636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26265 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2192 
Row_Bus_Util =  0.002104 
CoL_Bus_Util = 0.076866 
Either_Row_CoL_Bus_Util = 0.078970 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.246835
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26257 n_act=38 n_pre=22 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1543
n_activity=11264 dram_eff=0.3906
bk0: 184a 28049i bk1: 184a 28068i bk2: 148a 28164i bk3: 148a 28172i bk4: 128a 28179i bk5: 128a 28150i bk6: 128a 28222i bk7: 128a 28174i bk8: 128a 28230i bk9: 128a 28239i bk10: 128a 28247i bk11: 128a 28238i bk12: 128a 28241i bk13: 128a 28226i bk14: 128a 28259i bk15: 128a 28232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990000
Row_Buffer_Locality_read = 0.990000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266287
Bank_Level_Parallism_Col = 1.245687
Bank_Level_Parallism_Ready = 1.093509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.242811 

BW Util details:
bwutil = 0.154294 
total_CMD = 28517 
util_bw = 4400 
Wasted_Col = 1998 
Wasted_Row = 208 
Idle = 21911 

BW Util Bottlenecks: 
RCDc_limit = 466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1664 
rwq = 0 
CCDLc_limit_alone = 1664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26257 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2200 
Row_Bus_Util =  0.002104 
CoL_Bus_Util = 0.077147 
Either_Row_CoL_Bus_Util = 0.079251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.194340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.19434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26255 n_act=39 n_pre=23 n_ref_event=0 n_req=2200 n_rd=2200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1543
n_activity=11378 dram_eff=0.3867
bk0: 184a 28054i bk1: 184a 27992i bk2: 148a 28171i bk3: 148a 28164i bk4: 128a 28228i bk5: 128a 28206i bk6: 128a 28217i bk7: 128a 28189i bk8: 128a 28226i bk9: 128a 28213i bk10: 128a 28268i bk11: 128a 28226i bk12: 128a 28239i bk13: 128a 28265i bk14: 128a 28224i bk15: 128a 28256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989545
Row_Buffer_Locality_read = 0.989545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254167
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.073182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154294 
total_CMD = 28517 
util_bw = 4400 
Wasted_Col = 2028 
Wasted_Row = 234 
Idle = 21855 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1684 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26255 
Read = 2200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2200 
total_req = 2200 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2200 
Row_Bus_Util =  0.002174 
CoL_Bus_Util = 0.077147 
Either_Row_CoL_Bus_Util = 0.079321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.217940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.21794
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26269 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1537
n_activity=11314 dram_eff=0.3875
bk0: 180a 28140i bk1: 180a 28087i bk2: 148a 28163i bk3: 148a 28160i bk4: 128a 28194i bk5: 128a 28147i bk6: 128a 28219i bk7: 128a 28202i bk8: 128a 28223i bk9: 128a 28246i bk10: 128a 28258i bk11: 128a 28248i bk12: 128a 28265i bk13: 128a 28256i bk14: 128a 28253i bk15: 128a 28239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.237963
Bank_Level_Parallism_Col = 1.212329
Bank_Level_Parallism_Ready = 1.078467
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206020 

BW Util details:
bwutil = 0.153733 
total_CMD = 28517 
util_bw = 4384 
Wasted_Col = 2070 
Wasted_Row = 172 
Idle = 21891 

BW Util Bottlenecks: 
RCDc_limit = 413 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1789 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26269 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076866 
Either_Row_CoL_Bus_Util = 0.078830 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.171547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26269 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1537
n_activity=11137 dram_eff=0.3936
bk0: 180a 28114i bk1: 180a 28089i bk2: 148a 28190i bk3: 148a 28148i bk4: 128a 28197i bk5: 128a 28196i bk6: 128a 28227i bk7: 128a 28209i bk8: 128a 28249i bk9: 128a 28236i bk10: 128a 28234i bk11: 128a 28264i bk12: 128a 28257i bk13: 128a 28246i bk14: 128a 28255i bk15: 128a 28265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244001
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.062443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.153733 
total_CMD = 28517 
util_bw = 4384 
Wasted_Col = 1959 
Wasted_Row = 151 
Idle = 22023 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26269 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076866 
Either_Row_CoL_Bus_Util = 0.078830 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.172003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.172003
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26269 n_act=36 n_pre=20 n_ref_event=315552 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1537
n_activity=11129 dram_eff=0.3939
bk0: 180a 28090i bk1: 180a 28068i bk2: 148a 28173i bk3: 148a 28191i bk4: 128a 28222i bk5: 128a 28208i bk6: 128a 28222i bk7: 128a 28183i bk8: 128a 28266i bk9: 128a 28246i bk10: 128a 28253i bk11: 128a 28245i bk12: 128a 28259i bk13: 128a 28270i bk14: 128a 28263i bk15: 128a 28246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221835
Bank_Level_Parallism_Col = 1.191478
Bank_Level_Parallism_Ready = 1.053808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191478 

BW Util details:
bwutil = 0.153733 
total_CMD = 28517 
util_bw = 4384 
Wasted_Col = 2075 
Wasted_Row = 149 
Idle = 21909 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1713 
rwq = 0 
CCDLc_limit_alone = 1713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26269 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 315552 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076866 
Either_Row_CoL_Bus_Util = 0.078830 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.162920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.16292
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26278 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1532
n_activity=10741 dram_eff=0.4067
bk0: 180a 28072i bk1: 180a 28111i bk2: 144a 28179i bk3: 144a 28164i bk4: 128a 28195i bk5: 128a 28132i bk6: 128a 28211i bk7: 128a 28207i bk8: 128a 28219i bk9: 128a 28223i bk10: 128a 28248i bk11: 128a 28239i bk12: 128a 28261i bk13: 128a 28236i bk14: 128a 28241i bk15: 128a 28235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281245
Bank_Level_Parallism_Col = 1.254569
Bank_Level_Parallism_Ready = 1.087414
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254569 

BW Util details:
bwutil = 0.153172 
total_CMD = 28517 
util_bw = 4368 
Wasted_Col = 1943 
Wasted_Row = 157 
Idle = 22049 

BW Util Bottlenecks: 
RCDc_limit = 436 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1654 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26278 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076586 
Either_Row_CoL_Bus_Util = 0.078515 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000447 
queue_avg = 0.209103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.209103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26277 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1532
n_activity=10477 dram_eff=0.4169
bk0: 180a 28107i bk1: 180a 28074i bk2: 144a 28147i bk3: 144a 28122i bk4: 128a 28193i bk5: 128a 28120i bk6: 128a 28211i bk7: 128a 28186i bk8: 128a 28213i bk9: 128a 28191i bk10: 128a 28243i bk11: 128a 28237i bk12: 128a 28245i bk13: 128a 28229i bk14: 128a 28245i bk15: 128a 28241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330761
Bank_Level_Parallism_Col = 1.300277
Bank_Level_Parallism_Ready = 1.113043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300277 

BW Util details:
bwutil = 0.153172 
total_CMD = 28517 
util_bw = 4368 
Wasted_Col = 1805 
Wasted_Row = 137 
Idle = 22207 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1529 
rwq = 0 
CCDLc_limit_alone = 1529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26277 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076586 
Either_Row_CoL_Bus_Util = 0.078550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.256373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.256373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26277 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1532
n_activity=10710 dram_eff=0.4078
bk0: 180a 28058i bk1: 180a 28089i bk2: 144a 28187i bk3: 144a 28140i bk4: 128a 28216i bk5: 128a 28207i bk6: 128a 28213i bk7: 128a 28191i bk8: 128a 28224i bk9: 128a 28249i bk10: 128a 28216i bk11: 128a 28235i bk12: 128a 28254i bk13: 128a 28257i bk14: 128a 28259i bk15: 128a 28234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263398
Bank_Level_Parallism_Col = 1.240299
Bank_Level_Parallism_Ready = 1.093407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239752 

BW Util details:
bwutil = 0.153172 
total_CMD = 28517 
util_bw = 4368 
Wasted_Col = 1961 
Wasted_Row = 172 
Idle = 22016 

BW Util Bottlenecks: 
RCDc_limit = 441 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26277 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076586 
Either_Row_CoL_Bus_Util = 0.078550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.188063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.188063
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26277 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1532
n_activity=10465 dram_eff=0.4174
bk0: 180a 28066i bk1: 180a 28091i bk2: 144a 28167i bk3: 144a 28164i bk4: 128a 28221i bk5: 128a 28218i bk6: 128a 28222i bk7: 128a 28188i bk8: 128a 28218i bk9: 128a 28228i bk10: 128a 28224i bk11: 128a 28239i bk12: 128a 28254i bk13: 128a 28237i bk14: 128a 28221i bk15: 128a 28203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279267
Bank_Level_Parallism_Col = 1.248956
Bank_Level_Parallism_Ready = 1.074176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243690 

BW Util details:
bwutil = 0.153172 
total_CMD = 28517 
util_bw = 4368 
Wasted_Col = 1913 
Wasted_Row = 135 
Idle = 22101 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1610 
rwq = 0 
CCDLc_limit_alone = 1610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26277 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076586 
Either_Row_CoL_Bus_Util = 0.078550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.208262
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=28517 n_nop=26278 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1532
n_activity=10800 dram_eff=0.4044
bk0: 180a 28104i bk1: 180a 28079i bk2: 144a 28164i bk3: 144a 28185i bk4: 128a 28213i bk5: 128a 28169i bk6: 128a 28221i bk7: 128a 28196i bk8: 128a 28209i bk9: 128a 28226i bk10: 128a 28259i bk11: 128a 28232i bk12: 128a 28229i bk13: 128a 28215i bk14: 128a 28228i bk15: 128a 28229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281961
Bank_Level_Parallism_Col = 1.257798
Bank_Level_Parallism_Ready = 1.095194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254312 

BW Util details:
bwutil = 0.153172 
total_CMD = 28517 
util_bw = 4368 
Wasted_Col = 1912 
Wasted_Row = 194 
Idle = 22043 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1632 
rwq = 0 
CCDLc_limit_alone = 1632 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28517 
n_nop = 26278 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001964 
CoL_Bus_Util = 0.076586 
Either_Row_CoL_Bus_Util = 0.078515 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000447 
queue_avg = 0.176281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.176281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 1167, Miss_rate = 0.701, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[1]: Access = 1636, Miss = 1161, Miss_rate = 0.710, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1163, Miss_rate = 0.710, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[3]: Access = 1638, Miss = 1162, Miss_rate = 0.709, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[4]: Access = 1641, Miss = 1165, Miss_rate = 0.710, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[5]: Access = 1631, Miss = 1165, Miss_rate = 0.714, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[6]: Access = 1640, Miss = 1166, Miss_rate = 0.711, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[7]: Access = 1644, Miss = 1165, Miss_rate = 0.709, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[8]: Access = 1579, Miss = 1161, Miss_rate = 0.735, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[9]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[10]: Access = 1585, Miss = 1161, Miss_rate = 0.732, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[11]: Access = 1583, Miss = 1161, Miss_rate = 0.733, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[12]: Access = 1576, Miss = 1162, Miss_rate = 0.737, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[13]: Access = 1590, Miss = 1161, Miss_rate = 0.730, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[14]: Access = 1582, Miss = 1157, Miss_rate = 0.731, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[15]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[16]: Access = 1578, Miss = 1157, Miss_rate = 0.733, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[18]: Access = 1576, Miss = 1159, Miss_rate = 0.735, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[19]: Access = 1583, Miss = 1157, Miss_rate = 0.731, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[20]: Access = 1584, Miss = 1157, Miss_rate = 0.730, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[21]: Access = 1579, Miss = 1159, Miss_rate = 0.734, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[22]: Access = 1580, Miss = 1157, Miss_rate = 0.732, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[23]: Access = 1575, Miss = 1157, Miss_rate = 0.735, Pending_hits = 336, Reservation_fails = 0
L2_total_cache_accesses = 38416
L2_total_cache_misses = 27858
L2_total_cache_miss_rate = 0.7252
L2_total_cache_pending_hits = 8467
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=38416
icnt_total_pkts_simt_to_mem=38066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82853
	minimum = 5
	maximum = 72
Network latency average = 8.82646
	minimum = 5
	maximum = 72
Slowest packet = 7231
Flit latency average = 8.82646
	minimum = 5
	maximum = 72
Slowest flit = 7231
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.126648
	minimum = 0.0991065 (at node 37)
	maximum = 0.206959 (at node 1)
Accepted packet rate average = 0.126648
	minimum = 0.0991065 (at node 37)
	maximum = 0.208533 (at node 1)
Injected flit rate average = 0.126648
	minimum = 0.0991065 (at node 37)
	maximum = 0.206959 (at node 1)
Accepted flit rate average= 0.126648
	minimum = 0.0991065 (at node 37)
	maximum = 0.208533 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.82853 (1 samples)
	minimum = 5 (1 samples)
	maximum = 72 (1 samples)
Network latency average = 8.82646 (1 samples)
	minimum = 5 (1 samples)
	maximum = 72 (1 samples)
Flit latency average = 8.82646 (1 samples)
	minimum = 5 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.126648 (1 samples)
	minimum = 0.0991065 (1 samples)
	maximum = 0.206959 (1 samples)
Accepted packet rate average = 0.126648 (1 samples)
	minimum = 0.0991065 (1 samples)
	maximum = 0.208533 (1 samples)
Injected flit rate average = 0.126648 (1 samples)
	minimum = 0.0991065 (1 samples)
	maximum = 0.206959 (1 samples)
Accepted flit rate average = 0.126648 (1 samples)
	minimum = 0.0991065 (1 samples)
	maximum = 0.208533 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 488875 (inst/sec)
gpgpu_simulation_rate = 611 (cycle/sec)
gpgpu_silicon_slowdown = 1369885x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e44c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e448..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559672277ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 13866
gpu_sim_insn = 12710760
gpu_ipc =     916.6854
gpu_tot_sim_cycle = 29758
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     854.2751
gpu_tot_issued_cta = 94
gpu_occupancy = 41.5143% 
gpu_tot_occupancy = 41.6206% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7362
partiton_level_parallism_total  =       2.5541
partiton_level_parallism_util =       3.1982
partiton_level_parallism_util_total  =       3.2143
L2_BW  =      73.2861 GB/Sec
L2_BW_total  =      68.7250 GB/Sec
gpu_total_sim_rate=508430

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 2503
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1702
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 447571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2762, 2769, 2766, 2766, 2771, 2768, 2765, 2768, 2758, 2763, 2772, 2750, 2753, 2759, 2767, 2762, 2757, 2764, 2765, 2763, 2765, 2768, 2762, 2758, 1376, 1381, 1374, 1376, 1378, 1380, 1373, 1373, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 62608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107641	W0_Idle:119399	W0_Scoreboard:644099	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:137186	WS1:137068	WS2:136912	WS3:137010	
dual_issue_nums: WS0:40460	WS1:40519	WS2:40597	WS3:39997	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 356 
max_icnt2mem_latency = 78 
maxmrqlatency = 51 
max_icnt2sh_latency = 75 
averagemflatency = 245 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:40110 	5650 	2555 	1598 	1664 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39950 	35958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	40352 	27960 	5084 	2551 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19475 	30049 	20993 	5305 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6897      6093      8337      8337      8921      8918      9513      9527     10235     10233     11107     11103     11891     11868     12550     12545 
dram[1]:      6117      6124      8328      8326      8917      8913      9532      9510     10230     10253     11108     11272     11863     11862     12431     12437 
dram[2]:      6109      6058      8353      8323      8912      8908      9505      9503     10250     10243     11277     11292     11857     11856     12435     12440 
dram[3]:      6070      7112      8343      8337      8936      8903      9516      9478     10241     10409     11270     11267     11849     11844     12450     12447 
dram[4]:      7437      7382      8335      8498      8912      8909      9476      9486     10071     10077     10673     10671     11843     11838     12430     12428 
dram[5]:      7381      7408      8494      8483      9054      9045      9812      9827     10075     10399     10668     11252     11833     11827     12418     12425 
dram[6]:      7408      7423      8418      8416      9044      8988      9854      9853     10430     10447     11403     11399     11969     11966     12421     12548 
dram[7]:      7387      7376      8402      8399      8985      8995      9870      9862     10452     10464     11385     11326     11978     11912     12544     12543 
dram[8]:      7375      7444      8406      8410      9009      9005      9842      9841     10471     10469     11320     11336     11909     11912     12506     12503 
dram[9]:      7440      7408      8422      8420      8994      8990      9847      9834     10460     10440     11335     11330     11931     11919     12508     12501 
dram[10]:      7403      7399      8394      8391      9002      9137      9848      9827     10426     10425     11326     11341     11917     11924     12495     12491 
dram[11]:      7416      7413      8333      8331      8907      8904      9679      9515     10355     10354     11356     11320     11922     11973     12513     12523 
average row accesses per activate:
dram[0]: 45.428570 44.857143 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 45.000000 52.500000 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 52.500000 52.500000 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 52.500000 45.000000 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51608/732 = 70.502731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       318       314       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       315       315       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       315       315       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       315       315       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51608
bank skew: 318/256 = 1.24
chip skew: 4307/4298 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        407       384       404       394       372       362       355       352       347       342       340       341       339       340       340       340
dram[1]:        401       388       397       398       374       370       351       357       341       339       339       336       338       341       343       339
dram[2]:        384       385       396       390       354       360       349       343       342       337       340       343       338       342       339       337
dram[3]:        388       392       392       392       370       364       352       355       338       345       337       340       342       339       338       337
dram[4]:        394       401       390       392       362       355       351       349       345       340       344       342       343       339       340       339
dram[5]:        398       391       397       396       372       367       351       356       335       341       339       336       335       337       342       335
dram[6]:        398       404       391       392       356       367       351       351       342       342       338       337       340       338       335       336
dram[7]:        397       396       396       391       371       364       349       351       344       339       341       338       336       338       339       344
dram[8]:        400       389       398       398       369       368       354       354       334       338       330       337       340       333       343       340
dram[9]:        393       398       392       392       359       367       353       347       344       342       341       339       337       345       336       334
dram[10]:        395       394       394       395       374       358       351       356       340       344       340       343       343       340       341       343
dram[11]:        398       398       389       396       356       367       343       353       341       336       343       338       344       341       345       346
maximum mf latency per bank:
dram[0]:        333       312       305       319       329       326       318       302       303       286       289       302       302       297       307       299
dram[1]:        356       314       346       326       339       333       316       344       291       293       294       291       302       297       301       297
dram[2]:        302       301       332       322       338       323       304       302       302       289       288       283       286       293       296       299
dram[3]:        312       347       330       305       334       317       295       316       291       292       302       287       287       294       285       284
dram[4]:        328       330       318       304       320       323       294       292       288       287       287       290       291       286       295       297
dram[5]:        326       311       322       338       347       321       329       292       292       287       290       285       285       288       281       289
dram[6]:        328       311       313       324       315       326       314       314       286       283       284       286       282       286       292       292
dram[7]:        323       313       346       316       354       327       290       299       289       300       292       284       287       282       299       296
dram[8]:        331       323       330       322       338       352       325       306       291       291       280       284       294       289       300       304
dram[9]:        318       336       309       329       318       334       304       308       281       288       288       283       289       297       300       287
dram[10]:        310       318       340       314       337       305       330       302       288       288       284       290       302       288       308       317
dram[11]:        309       319       306       342       308       342       299       295       303       291       291       298       292       292       307       306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48954 n_act=78 n_pre=62 n_ref_event=94104675191456 n_req=4304 n_rd=4304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1612
n_activity=21901 dram_eff=0.393
bk0: 318a 52586i bk1: 314a 52577i bk2: 289a 52637i bk3: 287a 52609i bk4: 268a 52672i bk5: 268a 52689i bk6: 256a 52768i bk7: 256a 52757i bk8: 256a 52807i bk9: 256a 52813i bk10: 256a 52846i bk11: 256a 52804i bk12: 256a 52833i bk13: 256a 52826i bk14: 256a 52833i bk15: 256a 52828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.985130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278208
Bank_Level_Parallism_Col = 0.669089
Bank_Level_Parallism_Ready = 1.078941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.161205 
total_CMD = 53398 
util_bw = 8608 
Wasted_Col = 4013 
Wasted_Row = 482 
Idle = 40295 

BW Util Bottlenecks: 
RCDc_limit = 949 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3340 
rwq = 0 
CCDLc_limit_alone = 3340 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48954 
Read = 4304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 94104675191456 
n_req = 4304 
total_req = 4304 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4304 
Row_Bus_Util =  0.002622 
CoL_Bus_Util = 0.080602 
Either_Row_CoL_Bus_Util = 0.083224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.229334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.229334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48959 n_act=78 n_pre=62 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=21938 dram_eff=0.3919
bk0: 315a 52551i bk1: 315a 52578i bk2: 286a 52630i bk3: 287a 52654i bk4: 268a 52675i bk5: 268a 52647i bk6: 256a 52768i bk7: 256a 52711i bk8: 256a 52820i bk9: 256a 52813i bk10: 256a 52809i bk11: 256a 52810i bk12: 256a 52817i bk13: 256a 52837i bk14: 256a 52802i bk15: 256a 52844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985345
Row_Buffer_Locality_read = 0.985345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291692
Bank_Level_Parallism_Col = 1.253321
Bank_Level_Parallism_Ready = 1.087866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250206 

BW Util details:
bwutil = 0.161017 
total_CMD = 53398 
util_bw = 8598 
Wasted_Col = 3965 
Wasted_Row = 486 
Idle = 40349 

BW Util Bottlenecks: 
RCDc_limit = 967 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3244 
rwq = 0 
CCDLc_limit_alone = 3244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48959 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4299 
Row_Bus_Util =  0.002622 
CoL_Bus_Util = 0.080509 
Either_Row_CoL_Bus_Util = 0.083130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.275235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.275235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48952 n_act=78 n_pre=62 n_ref_event=0 n_req=4306 n_rd=4306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1613
n_activity=22089 dram_eff=0.3899
bk0: 315a 52574i bk1: 315a 52621i bk2: 290a 52660i bk3: 290a 52657i bk4: 268a 52685i bk5: 268a 52646i bk6: 256a 52794i bk7: 256a 52770i bk8: 256a 52826i bk9: 256a 52800i bk10: 256a 52815i bk11: 256a 52821i bk12: 256a 52810i bk13: 256a 52804i bk14: 256a 52836i bk15: 256a 52819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985601
Row_Buffer_Locality_read = 0.985601
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268601
Bank_Level_Parallism_Col = 1.231862
Bank_Level_Parallism_Ready = 1.069358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230405 

BW Util details:
bwutil = 0.161279 
total_CMD = 53398 
util_bw = 8612 
Wasted_Col = 3994 
Wasted_Row = 487 
Idle = 40305 

BW Util Bottlenecks: 
RCDc_limit = 908 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3338 
rwq = 0 
CCDLc_limit_alone = 3338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48952 
Read = 4306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4306 
total_req = 4306 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4306 
Row_Bus_Util =  0.002622 
CoL_Bus_Util = 0.080640 
Either_Row_CoL_Bus_Util = 0.083262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.23057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48949 n_act=79 n_pre=63 n_ref_event=0 n_req=4307 n_rd=4307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1613
n_activity=22266 dram_eff=0.3869
bk0: 315a 52594i bk1: 315a 52532i bk2: 291a 52673i bk3: 290a 52660i bk4: 268a 52681i bk5: 268a 52672i bk6: 256a 52796i bk7: 256a 52727i bk8: 256a 52808i bk9: 256a 52783i bk10: 256a 52877i bk11: 256a 52796i bk12: 256a 52830i bk13: 256a 52816i bk14: 256a 52833i bk15: 256a 52867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985373
Row_Buffer_Locality_read = 0.985373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276562
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.073103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.161317 
total_CMD = 53398 
util_bw = 8614 
Wasted_Col = 3998 
Wasted_Row = 502 
Idle = 40284 

BW Util Bottlenecks: 
RCDc_limit = 926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3372 
rwq = 0 
CCDLc_limit_alone = 3372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48949 
Read = 4307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 4307 
total_req = 4307 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 4307 
Row_Bus_Util =  0.002659 
CoL_Bus_Util = 0.080658 
Either_Row_CoL_Bus_Util = 0.083318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.241282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48963 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=21846 dram_eff=0.3936
bk0: 311a 52682i bk1: 311a 52666i bk2: 290a 52688i bk3: 291a 52637i bk4: 268a 52695i bk5: 268a 52654i bk6: 256a 52770i bk7: 256a 52734i bk8: 256a 52788i bk9: 256a 52770i bk10: 256a 52817i bk11: 256a 52823i bk12: 256a 52856i bk13: 256a 52837i bk14: 256a 52853i bk15: 256a 52830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270756
Bank_Level_Parallism_Col = 1.230273
Bank_Level_Parallism_Ready = 1.073919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227051 

BW Util details:
bwutil = 0.161017 
total_CMD = 53398 
util_bw = 8598 
Wasted_Col = 3955 
Wasted_Row = 467 
Idle = 40378 

BW Util Bottlenecks: 
RCDc_limit = 891 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3357 
rwq = 0 
CCDLc_limit_alone = 3357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48963 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080509 
Either_Row_CoL_Bus_Util = 0.083056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.197255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.197255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48965 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=21520 dram_eff=0.3994
bk0: 311a 52650i bk1: 311a 52616i bk2: 290a 52701i bk3: 290a 52642i bk4: 268a 52712i bk5: 268a 52688i bk6: 256a 52777i bk7: 256a 52786i bk8: 256a 52813i bk9: 256a 52818i bk10: 256a 52817i bk11: 256a 52865i bk12: 256a 52827i bk13: 256a 52821i bk14: 256a 52843i bk15: 256a 52845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272647
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.058359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.160980 
total_CMD = 53398 
util_bw = 8596 
Wasted_Col = 3892 
Wasted_Row = 372 
Idle = 40538 

BW Util Bottlenecks: 
RCDc_limit = 891 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48965 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080490 
Either_Row_CoL_Bus_Util = 0.083018 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000226 
queue_avg = 0.205326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.205326
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48963 n_act=76 n_pre=60 n_ref_event=315552 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=22013 dram_eff=0.3906
bk0: 311a 52634i bk1: 311a 52622i bk2: 291a 52675i bk3: 290a 52669i bk4: 268a 52749i bk5: 268a 52730i bk6: 256a 52814i bk7: 256a 52761i bk8: 256a 52842i bk9: 256a 52821i bk10: 256a 52837i bk11: 256a 52833i bk12: 256a 52855i bk13: 256a 52831i bk14: 256a 52858i bk15: 256a 52832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250638
Bank_Level_Parallism_Col = 1.199945
Bank_Level_Parallism_Ready = 1.052326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199487 

BW Util details:
bwutil = 0.161017 
total_CMD = 53398 
util_bw = 8598 
Wasted_Col = 4051 
Wasted_Row = 383 
Idle = 40366 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3358 
rwq = 0 
CCDLc_limit_alone = 3358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48963 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 315552 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080509 
Either_Row_CoL_Bus_Util = 0.083056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.188621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.188621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48963 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1611
n_activity=21532 dram_eff=0.3994
bk0: 311a 52614i bk1: 312a 52657i bk2: 290a 52688i bk3: 291a 52674i bk4: 268a 52693i bk5: 268a 52644i bk6: 256a 52775i bk7: 256a 52779i bk8: 256a 52799i bk9: 256a 52770i bk10: 256a 52798i bk11: 256a 52818i bk12: 256a 52855i bk13: 256a 52789i bk14: 256a 52842i bk15: 256a 52812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287722
Bank_Level_Parallism_Col = 1.251394
Bank_Level_Parallism_Ready = 1.077889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.249721 

BW Util details:
bwutil = 0.161055 
total_CMD = 53398 
util_bw = 8600 
Wasted_Col = 3809 
Wasted_Row = 477 
Idle = 40512 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3157 
rwq = 0 
CCDLc_limit_alone = 3157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48963 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080527 
Either_Row_CoL_Bus_Util = 0.083056 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000225 
queue_avg = 0.221020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.22102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48964 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=21471 dram_eff=0.4004
bk0: 311a 52639i bk1: 311a 52641i bk2: 290a 52642i bk3: 290a 52633i bk4: 268a 52683i bk5: 268a 52599i bk6: 256a 52785i bk7: 256a 52748i bk8: 256a 52810i bk9: 256a 52753i bk10: 256a 52828i bk11: 256a 52810i bk12: 256a 52856i bk13: 256a 52829i bk14: 256a 52820i bk15: 256a 52830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306275
Bank_Level_Parallism_Col = 1.262182
Bank_Level_Parallism_Ready = 1.090212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261343 

BW Util details:
bwutil = 0.160980 
total_CMD = 53398 
util_bw = 8596 
Wasted_Col = 3763 
Wasted_Row = 434 
Idle = 40605 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3129 
rwq = 0 
CCDLc_limit_alone = 3129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48964 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080490 
Either_Row_CoL_Bus_Util = 0.083037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.231057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48962 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1611
n_activity=21955 dram_eff=0.3917
bk0: 312a 52620i bk1: 311a 52648i bk2: 291a 52673i bk3: 290a 52616i bk4: 268a 52709i bk5: 268a 52677i bk6: 256a 52783i bk7: 256a 52749i bk8: 256a 52806i bk9: 256a 52834i bk10: 256a 52799i bk11: 256a 52806i bk12: 256a 52858i bk13: 256a 52879i bk14: 256a 52835i bk15: 256a 52810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256444
Bank_Level_Parallism_Col = 1.217760
Bank_Level_Parallism_Ready = 1.079749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214663 

BW Util details:
bwutil = 0.161055 
total_CMD = 53398 
util_bw = 8600 
Wasted_Col = 4064 
Wasted_Row = 475 
Idle = 40259 

BW Util Bottlenecks: 
RCDc_limit = 959 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3324 
rwq = 0 
CCDLc_limit_alone = 3324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48962 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080527 
Either_Row_CoL_Bus_Util = 0.083074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.202498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.202498
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48964 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1611
n_activity=21568 dram_eff=0.3987
bk0: 311a 52615i bk1: 312a 52639i bk2: 290a 52657i bk3: 291a 52643i bk4: 268a 52726i bk5: 268a 52759i bk6: 256a 52806i bk7: 256a 52760i bk8: 256a 52804i bk9: 256a 52771i bk10: 256a 52817i bk11: 256a 52846i bk12: 256a 52845i bk13: 256a 52850i bk14: 256a 52809i bk15: 256a 52809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265145
Bank_Level_Parallism_Col = 1.225931
Bank_Level_Parallism_Ready = 1.063009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222897 

BW Util details:
bwutil = 0.161055 
total_CMD = 53398 
util_bw = 8600 
Wasted_Col = 3900 
Wasted_Row = 441 
Idle = 40457 

BW Util Bottlenecks: 
RCDc_limit = 888 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3289 
rwq = 0 
CCDLc_limit_alone = 3289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48964 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080527 
Either_Row_CoL_Bus_Util = 0.083037 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000451 
queue_avg = 0.211075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.211075
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53398 n_nop=48966 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.161
n_activity=21567 dram_eff=0.3986
bk0: 311a 52664i bk1: 311a 52629i bk2: 290a 52653i bk3: 290a 52679i bk4: 268a 52702i bk5: 268a 52668i bk6: 256a 52803i bk7: 256a 52749i bk8: 256a 52779i bk9: 256a 52789i bk10: 256a 52822i bk11: 256a 52832i bk12: 256a 52823i bk13: 256a 52813i bk14: 256a 52821i bk15: 256a 52814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.291689
Bank_Level_Parallism_Col = 1.248442
Bank_Level_Parallism_Ready = 1.085562
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.244628 

BW Util details:
bwutil = 0.160980 
total_CMD = 53398 
util_bw = 8596 
Wasted_Col = 3836 
Wasted_Row = 446 
Idle = 40520 

BW Util Bottlenecks: 
RCDc_limit = 871 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3218 
rwq = 0 
CCDLc_limit_alone = 3218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53398 
n_nop = 48966 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.002547 
CoL_Bus_Util = 0.080490 
Either_Row_CoL_Bus_Util = 0.082999 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000451 
queue_avg = 0.188397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.188397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3256, Miss = 2289, Miss_rate = 0.703, Pending_hits = 778, Reservation_fails = 0
L2_cache_bank[1]: Access = 3211, Miss = 2280, Miss_rate = 0.710, Pending_hits = 711, Reservation_fails = 0
L2_cache_bank[2]: Access = 3211, Miss = 2281, Miss_rate = 0.710, Pending_hits = 709, Reservation_fails = 0
L2_cache_bank[3]: Access = 3220, Miss = 2281, Miss_rate = 0.708, Pending_hits = 708, Reservation_fails = 0
L2_cache_bank[4]: Access = 3222, Miss = 2284, Miss_rate = 0.709, Pending_hits = 659, Reservation_fails = 0
L2_cache_bank[5]: Access = 3209, Miss = 2283, Miss_rate = 0.711, Pending_hits = 685, Reservation_fails = 0
L2_cache_bank[6]: Access = 3220, Miss = 2285, Miss_rate = 0.710, Pending_hits = 720, Reservation_fails = 0
L2_cache_bank[7]: Access = 3224, Miss = 2284, Miss_rate = 0.708, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[8]: Access = 3158, Miss = 2279, Miss_rate = 0.722, Pending_hits = 690, Reservation_fails = 0
L2_cache_bank[9]: Access = 3149, Miss = 2281, Miss_rate = 0.724, Pending_hits = 702, Reservation_fails = 0
L2_cache_bank[10]: Access = 3166, Miss = 2275, Miss_rate = 0.719, Pending_hits = 676, Reservation_fails = 0
L2_cache_bank[11]: Access = 3167, Miss = 2274, Miss_rate = 0.718, Pending_hits = 660, Reservation_fails = 0
L2_cache_bank[12]: Access = 3153, Miss = 2276, Miss_rate = 0.722, Pending_hits = 667, Reservation_fails = 0
L2_cache_bank[13]: Access = 3170, Miss = 2276, Miss_rate = 0.718, Pending_hits = 671, Reservation_fails = 0
L2_cache_bank[14]: Access = 3171, Miss = 2274, Miss_rate = 0.717, Pending_hits = 674, Reservation_fails = 0
L2_cache_bank[15]: Access = 3156, Miss = 2278, Miss_rate = 0.722, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[16]: Access = 3157, Miss = 2281, Miss_rate = 0.723, Pending_hits = 678, Reservation_fails = 0
L2_cache_bank[17]: Access = 3170, Miss = 2279, Miss_rate = 0.719, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[18]: Access = 3160, Miss = 2283, Miss_rate = 0.722, Pending_hits = 668, Reservation_fails = 0
L2_cache_bank[19]: Access = 3154, Miss = 2281, Miss_rate = 0.723, Pending_hits = 682, Reservation_fails = 0
L2_cache_bank[20]: Access = 3167, Miss = 2279, Miss_rate = 0.720, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[21]: Access = 3170, Miss = 2278, Miss_rate = 0.719, Pending_hits = 698, Reservation_fails = 0
L2_cache_bank[22]: Access = 3157, Miss = 2270, Miss_rate = 0.719, Pending_hits = 667, Reservation_fails = 0
L2_cache_bank[23]: Access = 3158, Miss = 2274, Miss_rate = 0.720, Pending_hits = 686, Reservation_fails = 0
L2_total_cache_accesses = 76356
L2_total_cache_misses = 54705
L2_total_cache_miss_rate = 0.7164
L2_total_cache_pending_hits = 16539
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2481
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=76356
icnt_total_pkts_simt_to_mem=76006
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.0134
	minimum = 5
	maximum = 76
Network latency average = 8.0134
	minimum = 5
	maximum = 76
Slowest packet = 77949
Flit latency average = 8.0134
	minimum = 5
	maximum = 76
Slowest flit = 77949
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.14401
	minimum = 0.113299 (at node 33)
	maximum = 0.23655 (at node 6)
Accepted packet rate average = 0.14401
	minimum = 0.113299 (at node 33)
	maximum = 0.23655 (at node 6)
Injected flit rate average = 0.14401
	minimum = 0.113299 (at node 33)
	maximum = 0.23655 (at node 6)
Accepted flit rate average= 0.14401
	minimum = 0.113299 (at node 33)
	maximum = 0.23655 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.42097 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74 (2 samples)
Network latency average = 8.41993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74 (2 samples)
Flit latency average = 8.41993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 74 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.135329 (2 samples)
	minimum = 0.106203 (2 samples)
	maximum = 0.221755 (2 samples)
Accepted packet rate average = 0.135329 (2 samples)
	minimum = 0.106203 (2 samples)
	maximum = 0.222541 (2 samples)
Injected flit rate average = 0.135329 (2 samples)
	minimum = 0.106203 (2 samples)
	maximum = 0.221755 (2 samples)
Accepted flit rate average = 0.135329 (2 samples)
	minimum = 0.106203 (2 samples)
	maximum = 0.222541 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 508430 (inst/sec)
gpgpu_simulation_rate = 595 (cycle/sec)
gpgpu_silicon_slowdown = 1406722x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e44c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e448..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559672277ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14077
gpu_sim_insn = 12710760
gpu_ipc =     902.9453
gpu_tot_sim_cycle = 43835
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     869.9048
gpu_tot_issued_cta = 141
gpu_occupancy = 41.6422% 
gpu_tot_occupancy = 41.6274% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6952
partiton_level_parallism_total  =       2.5994
partiton_level_parallism_util =       3.0778
partiton_level_parallism_util_total  =       3.1675
L2_BW  =      72.1876 GB/Sec
L2_BW_total  =      69.8370 GB/Sec
gpu_total_sim_rate=522360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 2503
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.1135
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4145, 4147, 4152, 4144, 4150, 4148, 4142, 4149, 4140, 4138, 4152, 4134, 4132, 4144, 4142, 4147, 4142, 4144, 4142, 4149, 4147, 4160, 4155, 4139, 2769, 2773, 2762, 2073, 2069, 2073, 2067, 2067, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 92386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155246	W0_Idle:133527	W0_Scoreboard:959010	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:205903	WS1:205651	WS2:205423	WS3:205354	
dual_issue_nums: WS0:60628	WS1:60754	WS2:60868	WS3:60076	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 366 
max_icnt2mem_latency = 78 
maxmrqlatency = 86 
max_icnt2sh_latency = 105 
averagemflatency = 244 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:60065 	8314 	3675 	2290 	2677 	179 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59312 	54536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60810 	42915 	6897 	3265 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	28917 	45304 	31137 	8324 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6897      6093      8337      8337      8921      8918      9513      9527     10235     10233     11107     11103     11891     11868     12550     12545 
dram[1]:      6117      6124      8328      8326      8917      8913      9532      9510     10230     10253     11108     11272     11863     11862     12431     12437 
dram[2]:      6109      6058      8353      8323      8912      8908      9505      9503     10250     10243     11277     11292     11857     11856     12435     12440 
dram[3]:      6070      7112      8343      8337      8936      8903      9516      9478     10241     10409     11270     11267     11849     11844     12450     12447 
dram[4]:      7437      7382      8335      8498      8912      8909      9476      9486     10071     10077     10673     10671     11843     11838     12430     12428 
dram[5]:      7381      7408      8494      8483      9054      9045      9812      9827     10075     10399     10668     11252     11833     11827     12418     12425 
dram[6]:      7408      7423      8418      8416      9044      8988      9854      9853     10430     10447     11403     11399     11969     11966     12421     12548 
dram[7]:      7387      7376      8402      8399      8985      8995      9870      9862     10452     10464     11385     11326     11978     11912     12544     12543 
dram[8]:      7375      7444      8406      8410      9009      9005      9842      9841     10471     10469     11320     11336     11909     11912     12506     12503 
dram[9]:      7440      7408      8422      8420      8994      8990      9847      9834     10460     10440     11335     11330     11931     11919     12508     12501 
dram[10]:      7403      7399      8394      8391      9002      9137      9848      9827     10426     10425     11326     11341     11917     11924     12495     12491 
dram[11]:      7416      7413      8333      8331      8907      8904      9679      9515     10355     10354     11356     11320     11922     11973     12513     12523 
average row accesses per activate:
dram[0]: 38.416668 38.166668 28.533333 25.058823 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 35.307693 38.250000 25.000000 25.000000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 32.857143 38.166668 28.533333 28.533333 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 38.166668 32.785713 28.600000 28.533333 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 37.833332 37.833332 28.533333 25.235294 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 41.272728 41.181820 25.176470 28.533333 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 41.181820 41.363636 25.235294 25.176470 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 41.181820 41.272728 28.533333 25.235294 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 41.454544 41.272728 28.533333 25.176470 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 41.363636 41.454544 28.600000 32.923077 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 41.272728 41.272728 32.923077 28.600000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 41.181820 41.181820 32.923077 32.923077 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 77215/1393 = 55.430725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       459       456       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       456       456       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       457       456       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       456       457       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       452       452       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       452       451       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       451       453       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       451       452       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       454       452       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       453       454       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       452       452       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       451       451       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76921
bank skew: 459/384 = 1.20
chip skew: 6422/6402 = 1.00
number of total write accesses:
dram[0]:         8         8        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1174
min_bank_accesses = 0!
chip skew: 106/96 = 1.10
average mf latency per bank:
dram[0]:        404       390       365       358       364       357       354       347       346       342       341       340       342       341       341       341
dram[1]:        403       390       362       363       363       363       349       358       345       342       339       338       340       340       342       339
dram[2]:        388       392       364       360       351       357       350       341       345       338       342       345       338       344       340       337
dram[3]:        399       398       360       362       365       362       356       360       340       348       339       342       340       340       341       339
dram[4]:        399       408       357       361       359       357       351       353       348       347       344       343       348       340       341       342
dram[5]:        402       395       366       363       366       361       354       354       342       342       341       339       337       338       345       338
dram[6]:        404       404       360       361       356       366       351       355       345       347       342       339       339       337       336       340
dram[7]:        401       402       363       359       365       361       355       350       347       345       342       343       340       341       338       340
dram[8]:        404       394       365       364       365       360       354       356       342       343       334       338       340       338       346       341
dram[9]:        396       402       360       361       358       364       353       351       344       342       342       340       339       342       338       339
dram[10]:        398       396       362       360       369       357       360       358       344       344       339       342       342       341       340       340
dram[11]:        404       401       356       361       354       360       345       353       345       344       343       339       343       341       343       346
maximum mf latency per bank:
dram[0]:        333       314       305       366       329       326       318       302       303       286       295       302       302       297       307       311
dram[1]:        356       316       346       326       339       333       316       344       291       293       294       291       302       299       333       317
dram[2]:        302       305       332       322       338       336       304       302       303       290       291       293       300       293       305       299
dram[3]:        312       347       330       307       334       343       296       316       291       292       302       291       295       294       295       309
dram[4]:        328       330       318       339       320       323       298       301       301       306       292       295       296       296       309       297
dram[5]:        326       311       325       338       347       321       329       295       306       300       294       300       304       302       299       292
dram[6]:        328       311       313       324       319       326       314       314       301       303       294       295       291       294       293       301
dram[7]:        323       313       346       330       354       327       305       299       306       300       294       295       303       284       299       296
dram[8]:        331       323       330       342       338       352       325       306       304       291       292       292       294       289       300       304
dram[9]:        318       336       309       329       318       334       304       308       296       292       292       283       289       297       300       287
dram[10]:        310       318       340       316       337       310       330       318       292       288       293       292       302       288       308       317
dram[11]:        309       319       306       342       308       342       299       295       303       291       291       298       292       298       307       306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71889 n_act=132 n_pre=116 n_ref_event=94104675191456 n_req=6445 n_rd=6419 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.1659
n_activity=33480 dram_eff=0.3897
bk0: 459a 77287i bk1: 456a 77302i bk2: 417a 76956i bk3: 415a 76748i bk4: 416a 77562i bk5: 416a 77607i bk6: 384a 77721i bk7: 384a 77707i bk8: 384a 77761i bk9: 384a 77777i bk10: 384a 77820i bk11: 384a 77777i bk12: 384a 77800i bk13: 384a 77793i bk14: 384a 77779i bk15: 384a 77742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981691
Row_Buffer_Locality_read = 0.983331
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.328806
Bank_Level_Parallism_Col = 0.669089
Bank_Level_Parallism_Ready = 1.072162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165857 
total_CMD = 78658 
util_bw = 13046 
Wasted_Col = 6308 
Wasted_Row = 847 
Idle = 58457 

BW Util Bottlenecks: 
RCDc_limit = 1470 
RCDWRc_limit = 61 
WTRc_limit = 162 
RTWc_limit = 408 
CCDLc_limit = 5059 
rwq = 0 
CCDLc_limit_alone = 5040 
WTRc_limit_alone = 147 
RTWc_limit_alone = 404 

Commands details: 
total_CMD = 78658 
n_nop = 71889 
Read = 6419 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 132 
n_pre = 116 
n_ref = 94104675191456 
n_req = 6445 
total_req = 6523 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6523 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.082929 
Either_Row_CoL_Bus_Util = 0.086056 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000295 
queue_avg = 0.248532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.248532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71885 n_act=136 n_pre=120 n_ref_event=0 n_req=6440 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.1658
n_activity=33736 dram_eff=0.3865
bk0: 456a 77176i bk1: 456a 77129i bk2: 414a 76954i bk3: 415a 76945i bk4: 416a 77569i bk5: 416a 77510i bk6: 384a 77702i bk7: 384a 77687i bk8: 384a 77782i bk9: 384a 77773i bk10: 384a 77785i bk11: 384a 77768i bk12: 384a 77748i bk13: 384a 77783i bk14: 384a 77618i bk15: 384a 77759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981211
Row_Buffer_Locality_read = 0.983315
Row_Buffer_Locality_write = 0.481481
Bank_Level_Parallism = 1.343545
Bank_Level_Parallism_Col = 1.284215
Bank_Level_Parallism_Ready = 1.081048
write_to_read_ratio_blp_rw_average = 0.023524
GrpLevelPara = 1.271189 

BW Util details:
bwutil = 0.165756 
total_CMD = 78658 
util_bw = 13038 
Wasted_Col = 6436 
Wasted_Row = 854 
Idle = 58330 

BW Util Bottlenecks: 
RCDc_limit = 1448 
RCDWRc_limit = 95 
WTRc_limit = 460 
RTWc_limit = 241 
CCDLc_limit = 5124 
rwq = 0 
CCDLc_limit_alone = 5084 
WTRc_limit_alone = 420 
RTWc_limit_alone = 241 

Commands details: 
total_CMD = 78658 
n_nop = 71885 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 6440 
total_req = 6519 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 6519 
Row_Bus_Util =  0.003255 
CoL_Bus_Util = 0.082878 
Either_Row_CoL_Bus_Util = 0.086107 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000295 
queue_avg = 0.284434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.284434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71885 n_act=134 n_pre=118 n_ref_event=0 n_req=6446 n_rd=6421 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.1658
n_activity=33851 dram_eff=0.3853
bk0: 457a 77062i bk1: 456a 77209i bk2: 418a 77143i bk3: 418a 77045i bk4: 416a 77578i bk5: 416a 77546i bk6: 384a 77757i bk7: 384a 77738i bk8: 384a 77794i bk9: 384a 77764i bk10: 384a 77780i bk11: 384a 77774i bk12: 384a 77707i bk13: 384a 77728i bk14: 384a 77764i bk15: 384a 77763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981694
Row_Buffer_Locality_read = 0.983647
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.315953
Bank_Level_Parallism_Col = 1.257468
Bank_Level_Parallism_Ready = 1.067402
write_to_read_ratio_blp_rw_average = 0.027818
GrpLevelPara = 1.245920 

BW Util details:
bwutil = 0.165806 
total_CMD = 78658 
util_bw = 13042 
Wasted_Col = 6407 
Wasted_Row = 885 
Idle = 58324 

BW Util Bottlenecks: 
RCDc_limit = 1429 
RCDWRc_limit = 86 
WTRc_limit = 300 
RTWc_limit = 306 
CCDLc_limit = 5156 
rwq = 0 
CCDLc_limit_alone = 5135 
WTRc_limit_alone = 294 
RTWc_limit_alone = 291 

Commands details: 
total_CMD = 78658 
n_nop = 71885 
Read = 6421 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 6446 
total_req = 6521 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6521 
Row_Bus_Util =  0.003204 
CoL_Bus_Util = 0.082903 
Either_Row_CoL_Bus_Util = 0.086107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.253299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.253299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71889 n_act=134 n_pre=118 n_ref_event=0 n_req=6446 n_rd=6422 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1657
n_activity=33836 dram_eff=0.3853
bk0: 456a 77269i bk1: 457a 77185i bk2: 419a 77034i bk3: 418a 77050i bk4: 416a 77570i bk5: 416a 77551i bk6: 384a 77738i bk7: 384a 77694i bk8: 384a 77761i bk9: 384a 77741i bk10: 384a 77812i bk11: 384a 77764i bk12: 384a 77775i bk13: 384a 77786i bk14: 384a 77739i bk15: 384a 77769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981694
Row_Buffer_Locality_read = 0.983494
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.332071
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165730 
total_CMD = 78658 
util_bw = 13036 
Wasted_Col = 6237 
Wasted_Row = 848 
Idle = 58537 

BW Util Bottlenecks: 
RCDc_limit = 1421 
RCDWRc_limit = 73 
WTRc_limit = 195 
RTWc_limit = 215 
CCDLc_limit = 5120 
rwq = 0 
CCDLc_limit_alone = 5099 
WTRc_limit_alone = 185 
RTWc_limit_alone = 204 

Commands details: 
total_CMD = 78658 
n_nop = 71889 
Read = 6422 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 6446 
total_req = 6518 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6518 
Row_Bus_Util =  0.003204 
CoL_Bus_Util = 0.082865 
Either_Row_CoL_Bus_Util = 0.086056 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.273234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.273234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71898 n_act=134 n_pre=118 n_ref_event=0 n_req=6437 n_rd=6413 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1655
n_activity=33560 dram_eff=0.3879
bk0: 452a 77317i bk1: 452a 77275i bk2: 418a 77102i bk3: 419a 76913i bk4: 416a 77575i bk5: 416a 77552i bk6: 384a 77744i bk7: 384a 77674i bk8: 384a 77751i bk9: 384a 77742i bk10: 384a 77781i bk11: 384a 77791i bk12: 384a 77832i bk13: 384a 77800i bk14: 384a 77806i bk15: 384a 77770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981668
Row_Buffer_Locality_read = 0.983627
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.307120
Bank_Level_Parallism_Col = 1.254508
Bank_Level_Parallism_Ready = 1.069982
write_to_read_ratio_blp_rw_average = 0.031572
GrpLevelPara = 1.242586 

BW Util details:
bwutil = 0.165501 
total_CMD = 78658 
util_bw = 13018 
Wasted_Col = 6386 
Wasted_Row = 913 
Idle = 58341 

BW Util Bottlenecks: 
RCDc_limit = 1486 
RCDWRc_limit = 82 
WTRc_limit = 184 
RTWc_limit = 391 
CCDLc_limit = 5113 
rwq = 0 
CCDLc_limit_alone = 5091 
WTRc_limit_alone = 176 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 78658 
n_nop = 71898 
Read = 6413 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 6437 
total_req = 6509 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6509 
Row_Bus_Util =  0.003204 
CoL_Bus_Util = 0.082751 
Either_Row_CoL_Bus_Util = 0.085942 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.218274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.218274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71914 n_act=132 n_pre=116 n_ref_event=0 n_req=6427 n_rd=6403 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1652
n_activity=33388 dram_eff=0.3893
bk0: 452a 77357i bk1: 451a 77311i bk2: 418a 77015i bk3: 418a 76993i bk4: 412a 77581i bk5: 412a 77571i bk6: 384a 77703i bk7: 384a 77750i bk8: 384a 77767i bk9: 384a 77762i bk10: 384a 77790i bk11: 384a 77827i bk12: 384a 77759i bk13: 384a 77761i bk14: 384a 77772i bk15: 384a 77830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981951
Row_Buffer_Locality_read = 0.983914
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.313199
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.065324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165247 
total_CMD = 78658 
util_bw = 12998 
Wasted_Col = 6296 
Wasted_Row = 795 
Idle = 58569 

BW Util Bottlenecks: 
RCDc_limit = 1468 
RCDWRc_limit = 92 
WTRc_limit = 207 
RTWc_limit = 379 
CCDLc_limit = 5010 
rwq = 0 
CCDLc_limit_alone = 5002 
WTRc_limit_alone = 205 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 78658 
n_nop = 71914 
Read = 6403 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6427 
total_req = 6499 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6499 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.082624 
Either_Row_CoL_Bus_Util = 0.085738 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000445 
queue_avg = 0.215414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.215414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71906 n_act=134 n_pre=118 n_ref_event=315552 n_req=6429 n_rd=6405 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1653
n_activity=33974 dram_eff=0.3827
bk0: 451a 77365i bk1: 453a 77370i bk2: 419a 76952i bk3: 418a 76993i bk4: 412a 77652i bk5: 412a 77634i bk6: 384a 77806i bk7: 384a 77724i bk8: 384a 77821i bk9: 384a 77795i bk10: 384a 77789i bk11: 384a 77801i bk12: 384a 77825i bk13: 384a 77754i bk14: 384a 77799i bk15: 384a 77663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981646
Row_Buffer_Locality_read = 0.983763
Row_Buffer_Locality_write = 0.416667
Bank_Level_Parallism = 1.289781
Bank_Level_Parallism_Col = 1.228654
Bank_Level_Parallism_Ready = 1.057042
write_to_read_ratio_blp_rw_average = 0.024995
GrpLevelPara = 1.218564 

BW Util details:
bwutil = 0.165298 
total_CMD = 78658 
util_bw = 13002 
Wasted_Col = 6575 
Wasted_Row = 812 
Idle = 58269 

BW Util Bottlenecks: 
RCDc_limit = 1554 
RCDWRc_limit = 87 
WTRc_limit = 206 
RTWc_limit = 327 
CCDLc_limit = 5190 
rwq = 0 
CCDLc_limit_alone = 5163 
WTRc_limit_alone = 192 
RTWc_limit_alone = 314 

Commands details: 
total_CMD = 78658 
n_nop = 71906 
Read = 6405 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 134 
n_pre = 118 
n_ref = 315552 
n_req = 6429 
total_req = 6501 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 6501 
Row_Bus_Util =  0.003204 
CoL_Bus_Util = 0.082649 
Either_Row_CoL_Bus_Util = 0.085840 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.199471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.199471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71913 n_act=132 n_pre=116 n_ref_event=0 n_req=6428 n_rd=6404 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1653
n_activity=33077 dram_eff=0.393
bk0: 451a 77360i bk1: 452a 77426i bk2: 418a 76919i bk3: 419a 76871i bk4: 412a 77597i bk5: 412a 77529i bk6: 384a 77720i bk7: 384a 77715i bk8: 384a 77761i bk9: 384a 77735i bk10: 384a 77786i bk11: 384a 77760i bk12: 384a 77803i bk13: 384a 77740i bk14: 384a 77838i bk15: 384a 77790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981954
Row_Buffer_Locality_read = 0.983916
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.331591
Bank_Level_Parallism_Col = 1.273241
Bank_Level_Parallism_Ready = 1.072901
write_to_read_ratio_blp_rw_average = 0.032552
GrpLevelPara = 1.268070 

BW Util details:
bwutil = 0.165272 
total_CMD = 78658 
util_bw = 13000 
Wasted_Col = 6118 
Wasted_Row = 860 
Idle = 58680 

BW Util Bottlenecks: 
RCDc_limit = 1465 
RCDWRc_limit = 82 
WTRc_limit = 118 
RTWc_limit = 404 
CCDLc_limit = 4885 
rwq = 0 
CCDLc_limit_alone = 4869 
WTRc_limit_alone = 118 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 78658 
n_nop = 71913 
Read = 6404 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6428 
total_req = 6500 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6500 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.082636 
Either_Row_CoL_Bus_Util = 0.085751 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000445 
queue_avg = 0.241298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.241298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71909 n_act=132 n_pre=116 n_ref_event=0 n_req=6430 n_rd=6406 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1653
n_activity=33052 dram_eff=0.3934
bk0: 454a 77361i bk1: 452a 77347i bk2: 418a 76989i bk3: 418a 76878i bk4: 412a 77565i bk5: 412a 77478i bk6: 384a 77737i bk7: 384a 77710i bk8: 384a 77769i bk9: 384a 77742i bk10: 384a 77815i bk11: 384a 77785i bk12: 384a 77837i bk13: 384a 77780i bk14: 384a 77738i bk15: 384a 77721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981960
Row_Buffer_Locality_read = 0.983921
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.334750
Bank_Level_Parallism_Col = 1.275509
Bank_Level_Parallism_Ready = 1.081887
write_to_read_ratio_blp_rw_average = 0.027974
GrpLevelPara = 1.268982 

BW Util details:
bwutil = 0.165323 
total_CMD = 78658 
util_bw = 13004 
Wasted_Col = 6163 
Wasted_Row = 817 
Idle = 58674 

BW Util Bottlenecks: 
RCDc_limit = 1443 
RCDWRc_limit = 80 
WTRc_limit = 239 
RTWc_limit = 313 
CCDLc_limit = 4878 
rwq = 0 
CCDLc_limit_alone = 4849 
WTRc_limit_alone = 216 
RTWc_limit_alone = 307 

Commands details: 
total_CMD = 78658 
n_nop = 71909 
Read = 6406 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 6430 
total_req = 6502 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 6502 
Row_Bus_Util =  0.003153 
CoL_Bus_Util = 0.082662 
Either_Row_CoL_Bus_Util = 0.085802 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.244921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.244921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71915 n_act=128 n_pre=112 n_ref_event=0 n_req=6432 n_rd=6408 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1654
n_activity=33037 dram_eff=0.3937
bk0: 453a 77278i bk1: 454a 77312i bk2: 419a 77094i bk3: 418a 76944i bk4: 412a 77615i bk5: 412a 77584i bk6: 384a 77740i bk7: 384a 77703i bk8: 384a 77760i bk9: 384a 77806i bk10: 384a 77785i bk11: 384a 77775i bk12: 384a 77827i bk13: 384a 77791i bk14: 384a 77705i bk15: 384a 77726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982587
Row_Buffer_Locality_read = 0.984238
Row_Buffer_Locality_write = 0.541667
Bank_Level_Parallism = 1.323779
Bank_Level_Parallism_Col = 1.265276
Bank_Level_Parallism_Ready = 1.077856
write_to_read_ratio_blp_rw_average = 0.024914
GrpLevelPara = 1.256632 

BW Util details:
bwutil = 0.165374 
total_CMD = 78658 
util_bw = 13008 
Wasted_Col = 6265 
Wasted_Row = 767 
Idle = 58618 

BW Util Bottlenecks: 
RCDc_limit = 1467 
RCDWRc_limit = 72 
WTRc_limit = 244 
RTWc_limit = 312 
CCDLc_limit = 4980 
rwq = 0 
CCDLc_limit_alone = 4950 
WTRc_limit_alone = 220 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 78658 
n_nop = 71915 
Read = 6408 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 6432 
total_req = 6504 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6504 
Row_Bus_Util =  0.003051 
CoL_Bus_Util = 0.082687 
Either_Row_CoL_Bus_Util = 0.085726 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000148 
queue_avg = 0.224834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.224834
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71919 n_act=128 n_pre=112 n_ref_event=0 n_req=6429 n_rd=6405 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1653
n_activity=32897 dram_eff=0.3952
bk0: 452a 77382i bk1: 452a 77301i bk2: 418a 76992i bk3: 419a 76892i bk4: 412a 77618i bk5: 412a 77641i bk6: 384a 77751i bk7: 384a 77689i bk8: 384a 77764i bk9: 384a 77691i bk10: 384a 77767i bk11: 384a 77804i bk12: 384a 77820i bk13: 384a 77838i bk14: 384a 77739i bk15: 384a 77724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982579
Row_Buffer_Locality_read = 0.984231
Row_Buffer_Locality_write = 0.541667
Bank_Level_Parallism = 1.326771
Bank_Level_Parallism_Col = 1.270634
Bank_Level_Parallism_Ready = 1.065632
write_to_read_ratio_blp_rw_average = 0.028575
GrpLevelPara = 1.263158 

BW Util details:
bwutil = 0.165298 
total_CMD = 78658 
util_bw = 13002 
Wasted_Col = 6175 
Wasted_Row = 791 
Idle = 58690 

BW Util Bottlenecks: 
RCDc_limit = 1376 
RCDWRc_limit = 76 
WTRc_limit = 159 
RTWc_limit = 345 
CCDLc_limit = 4990 
rwq = 0 
CCDLc_limit_alone = 4970 
WTRc_limit_alone = 151 
RTWc_limit_alone = 333 

Commands details: 
total_CMD = 78658 
n_nop = 71919 
Read = 6405 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 6429 
total_req = 6501 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 6501 
Row_Bus_Util =  0.003051 
CoL_Bus_Util = 0.082649 
Either_Row_CoL_Bus_Util = 0.085675 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000297 
queue_avg = 0.248443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.248443
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78658 n_nop=71926 n_act=126 n_pre=110 n_ref_event=0 n_req=6426 n_rd=6402 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.1652
n_activity=32957 dram_eff=0.3943
bk0: 451a 77331i bk1: 451a 77266i bk2: 418a 77062i bk3: 418a 77071i bk4: 412a 77604i bk5: 412a 77549i bk6: 384a 77760i bk7: 384a 77713i bk8: 384a 77741i bk9: 384a 77730i bk10: 384a 77777i bk11: 384a 77759i bk12: 384a 77784i bk13: 384a 77766i bk14: 384a 77792i bk15: 384a 77761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982882
Row_Buffer_Locality_read = 0.984380
Row_Buffer_Locality_write = 0.583333
Bank_Level_Parallism = 1.326045
Bank_Level_Parallism_Col = 1.274151
Bank_Level_Parallism_Ready = 1.083205
write_to_read_ratio_blp_rw_average = 0.034311
GrpLevelPara = 1.268054 

BW Util details:
bwutil = 0.165222 
total_CMD = 78658 
util_bw = 12996 
Wasted_Col = 6194 
Wasted_Row = 769 
Idle = 58699 

BW Util Bottlenecks: 
RCDc_limit = 1383 
RCDWRc_limit = 61 
WTRc_limit = 206 
RTWc_limit = 406 
CCDLc_limit = 4875 
rwq = 0 
CCDLc_limit_alone = 4862 
WTRc_limit_alone = 205 
RTWc_limit_alone = 394 

Commands details: 
total_CMD = 78658 
n_nop = 71926 
Read = 6402 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 6426 
total_req = 6498 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 6498 
Row_Bus_Util =  0.003000 
CoL_Bus_Util = 0.082611 
Either_Row_CoL_Bus_Util = 0.085586 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000297 
queue_avg = 0.212604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.212604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4844, Miss = 3413, Miss_rate = 0.705, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[1]: Access = 4786, Miss = 3403, Miss_rate = 0.711, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[2]: Access = 4796, Miss = 3405, Miss_rate = 0.710, Pending_hits = 1037, Reservation_fails = 0
L2_cache_bank[3]: Access = 4809, Miss = 3404, Miss_rate = 0.708, Pending_hits = 1051, Reservation_fails = 0
L2_cache_bank[4]: Access = 4799, Miss = 3407, Miss_rate = 0.710, Pending_hits = 997, Reservation_fails = 0
L2_cache_bank[5]: Access = 4780, Miss = 3400, Miss_rate = 0.711, Pending_hits = 1004, Reservation_fails = 0
L2_cache_bank[6]: Access = 4810, Miss = 3403, Miss_rate = 0.707, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[7]: Access = 4810, Miss = 3402, Miss_rate = 0.707, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[8]: Access = 4731, Miss = 3396, Miss_rate = 0.718, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[9]: Access = 4739, Miss = 3399, Miss_rate = 0.717, Pending_hits = 1085, Reservation_fails = 0
L2_cache_bank[10]: Access = 4750, Miss = 3388, Miss_rate = 0.713, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[11]: Access = 4736, Miss = 3386, Miss_rate = 0.715, Pending_hits = 1022, Reservation_fails = 0
L2_cache_bank[12]: Access = 4729, Miss = 3389, Miss_rate = 0.717, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[13]: Access = 4757, Miss = 3390, Miss_rate = 0.713, Pending_hits = 1051, Reservation_fails = 0
L2_cache_bank[14]: Access = 4745, Miss = 3386, Miss_rate = 0.714, Pending_hits = 1042, Reservation_fails = 0
L2_cache_bank[15]: Access = 4738, Miss = 3392, Miss_rate = 0.716, Pending_hits = 1053, Reservation_fails = 0
L2_cache_bank[16]: Access = 4744, Miss = 3396, Miss_rate = 0.716, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[17]: Access = 4747, Miss = 3392, Miss_rate = 0.715, Pending_hits = 1060, Reservation_fails = 0
L2_cache_bank[18]: Access = 4735, Miss = 3397, Miss_rate = 0.717, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[19]: Access = 4732, Miss = 3396, Miss_rate = 0.718, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[20]: Access = 4749, Miss = 3392, Miss_rate = 0.714, Pending_hits = 1061, Reservation_fails = 0
L2_cache_bank[21]: Access = 4750, Miss = 3392, Miss_rate = 0.714, Pending_hits = 1049, Reservation_fails = 0
L2_cache_bank[22]: Access = 4739, Miss = 3382, Miss_rate = 0.714, Pending_hits = 1002, Reservation_fails = 0
L2_cache_bank[23]: Access = 4741, Miss = 3386, Miss_rate = 0.714, Pending_hits = 1035, Reservation_fails = 0
L2_total_cache_accesses = 114296
L2_total_cache_misses = 81496
L2_total_cache_miss_rate = 0.7130
L2_total_cache_pending_hits = 25112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57824
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3665
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=114296
icnt_total_pkts_simt_to_mem=113946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.72276
	minimum = 5
	maximum = 103
Network latency average = 7.72276
	minimum = 5
	maximum = 103
Slowest packet = 227282
Flit latency average = 7.72276
	minimum = 5
	maximum = 103
Slowest flit = 227282
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.141851
	minimum = 0.111458 (at node 25)
	maximum = 0.233004 (at node 11)
Accepted packet rate average = 0.141851
	minimum = 0.111458 (at node 25)
	maximum = 0.233004 (at node 11)
Injected flit rate average = 0.141851
	minimum = 0.111458 (at node 25)
	maximum = 0.233004 (at node 11)
Accepted flit rate average= 0.141851
	minimum = 0.111458 (at node 25)
	maximum = 0.233004 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.18823 (3 samples)
	minimum = 5 (3 samples)
	maximum = 83.6667 (3 samples)
Network latency average = 8.18754 (3 samples)
	minimum = 5 (3 samples)
	maximum = 83.6667 (3 samples)
Flit latency average = 8.18754 (3 samples)
	minimum = 5 (3 samples)
	maximum = 83.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.137503 (3 samples)
	minimum = 0.107955 (3 samples)
	maximum = 0.225505 (3 samples)
Accepted packet rate average = 0.137503 (3 samples)
	minimum = 0.107955 (3 samples)
	maximum = 0.226029 (3 samples)
Injected flit rate average = 0.137503 (3 samples)
	minimum = 0.107955 (3 samples)
	maximum = 0.225505 (3 samples)
Accepted flit rate average = 0.137503 (3 samples)
	minimum = 0.107955 (3 samples)
	maximum = 0.226029 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 522360 (inst/sec)
gpgpu_simulation_rate = 600 (cycle/sec)
gpgpu_silicon_slowdown = 1395000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e44c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e448..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559672277ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 13796
gpu_sim_insn = 12710760
gpu_ipc =     921.3366
gpu_tot_sim_cycle = 57631
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     882.2169
gpu_tot_issued_cta = 188
gpu_occupancy = 41.5022% 
gpu_tot_occupancy = 41.5974% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7501
partiton_level_parallism_total  =       2.6355
partiton_level_parallism_util =       3.1564
partiton_level_parallism_util_total  =       3.1648
L2_BW  =      73.6579 GB/Sec
L2_BW_total  =      70.7517 GB/Sec
gpu_total_sim_rate=529615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 2503
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0851
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897645
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5534, 5532, 5536, 5534, 5529, 5535, 5532, 5532, 5529, 5519, 5532, 5515, 5515, 5530, 5525, 5525, 5523, 5519, 5523, 5531, 5532, 5542, 5535, 5520, 2769, 2773, 2762, 2073, 2069, 2073, 2067, 2067, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 122164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:200412	W0_Idle:148119	W0_Scoreboard:1273968	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:274414	WS1:273930	WS2:273850	WS3:273668	
dual_issue_nums: WS0:80899	WS1:81141	WS2:81181	WS3:80170	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 370 
max_icnt2mem_latency = 78 
maxmrqlatency = 86 
max_icnt2sh_latency = 105 
averagemflatency = 244 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 14 
mrq_lat_table:80072 	10924 	4886 	2883 	3712 	327 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79063 	72725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	81726 	57582 	8597 	3922 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38692 	60059 	41959 	10834 	244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6897      6093      8337      8337      8921      8918      9513      9527     10235     10233     11107     11103     11891     11868     12550     12545 
dram[1]:      6117      6124      8328      8326      8917      8913      9532      9510     10230     10253     11108     11272     11863     11862     12431     12437 
dram[2]:      6109      6058      8353      8323      8912      8908      9505      9503     10250     10243     11277     11292     11857     11856     12435     12440 
dram[3]:      6070      7112      8343      8337      8936      8903      9516      9478     10241     10409     11270     11267     11849     11844     12450     12447 
dram[4]:      7437      7382      8335      8498      8912      8909      9476      9486     10071     10077     10673     10671     11843     11838     12430     12428 
dram[5]:      7381      7408      8494      8483      9054      9045      9812      9827     10075     10399     10668     11252     11833     11827     12418     12425 
dram[6]:      7408      7423      8418      8416      9044      8988      9854      9853     10430     10447     11403     11399     11969     11966     12421     12548 
dram[7]:      7387      7376      8402      8399      8985      8995      9870      9862     10452     10464     11385     11326     11978     11912     12544     12543 
dram[8]:      7375      7444      8406      8410      9009      9005      9842      9841     10471     10469     11320     11336     11909     11912     12506     12503 
dram[9]:      7440      7408      8422      8420      8994      8990      9847      9834     10460     10440     11335     11330     11931     11919     12508     12501 
dram[10]:      7403      7399      8394      8391      9002      9137      9848      9827     10426     10425     11326     11341     11917     11924     12495     12491 
dram[11]:      7416      7413      8333      8331      8907      8904      9679      9515     10355     10354     11356     11320     11922     11973     12513     12523 
average row accesses per activate:
dram[0]: 23.269230 27.318182 31.611111 28.250000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 25.125000 26.217392 28.150000 28.200001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 22.370371 26.130434 31.444445 31.444445 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 26.130434 21.500000 31.555555 31.444445 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 24.875000 24.875000 31.444445 28.400000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 24.875000 27.090910 28.299999 31.444445 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 24.833334 24.916666 28.400000 28.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 24.833334 24.916666 31.444445 28.400000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 27.181818 27.136364 31.444445 28.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 27.181818 29.950001 31.555555 35.375000 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 27.136364 27.181818 35.375000 31.555555 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 27.090910 24.833334 35.375000 35.375000 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 102831/2036 = 50.506386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       589       586       558       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       587       587       552       554       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       588       586       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       586       587       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       582       582       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       582       581       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       581       583       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       581       583       556       558       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       584       582       556       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       583       584       558       556       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       582       583       556       558       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       581       581       556       556       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 102225
bank skew: 589/512 = 1.15
chip skew: 8527/8506 = 1.00
number of total write accesses:
dram[0]:        62        60        44        44         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        56        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        60        60        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2420
min_bank_accesses = 0!
chip skew: 210/196 = 1.07
average mf latency per bank:
dram[0]:        376       368       375       368       361       356       353       350       349       344       341       342       344       343       340       342
dram[1]:        377       370       369       376       359       358       353       357       346       344       339       340       342       343       346       341
dram[2]:        370       372       372       369       352       356       350       343       346       341       343       344       340       344       341       339
dram[3]:        375       375       370       370       364       360       355       358       342       351       340       344       342       341       341       339
dram[4]:        376       381       365       372       355       352       351       354       348       347       345       342       348       341       343       343
dram[5]:        376       373       377       372       360       357       354       352       342       343       342       339       339       339       343       339
dram[6]:        379       378       368       370       353       362       350       354       347       347       340       339       341       340       337       339
dram[7]:        376       378       371       370       360       358       353       351       348       344       341       342       340       343       341       342
dram[8]:        381       369       372       374       363       357       354       355       343       346       335       341       340       338       345       340
dram[9]:        372       377       368       370       354       361       351       351       347       346       343       341       340       344       340       339
dram[10]:        373       372       371       369       364       353       358       355       347       347       343       342       344       342       341       342
dram[11]:        380       374       366       373       352       359       347       354       344       343       342       340       345       341       343       346
maximum mf latency per bank:
dram[0]:        333       318       313       366       337       326       318       302       303       286       296       302       302       306       307       311
dram[1]:        356       322       346       326       339       333       316       344       291       293       294       292       302       301       333       317
dram[2]:        370       325       332       322       338       336       310       302       303       294       291       293       300       296       305       299
dram[3]:        326       347       330       316       334       343       303       316       291       299       302       291       295       294       295       309
dram[4]:        328       330       318       339       320       323       298       301       301       306       292       295       302       297       309       297
dram[5]:        326       313       325       338       347       321       329       295       306       300       294       300       304       302       299       296
dram[6]:        328       320       313       324       319       326       314       314       301       303       294       295       304       296       293       301
dram[7]:        323       333       346       330       354       327       305       299       306       300       294       295       303       287       299       296
dram[8]:        331       323       330       342       338       352       325       306       304       291       294       298       294       290       300       304
dram[9]:        318       336       309       329       318       334       304       308       296       293       292       295       289       297       300       287
dram[10]:        310       318       340       319       337       310       330       318       296       288       299       299       302       288       308       317
dram[11]:        317       319       320       342       308       342       299       295       303       291       293       298       292       298       307       306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94323 n_act=186 n_pre=170 n_ref_event=94104675191456 n_req=8580 n_rd=8527 n_rd_L2_A=0 n_write=0 n_wr_bk=210 bw_util=0.169
n_activity=45061 dram_eff=0.3878
bk0: 589a 100872i bk1: 586a 100996i bk2: 558a 101245i bk3: 554a 101016i bk4: 560a 101930i bk5: 560a 101956i bk6: 512a 102177i bk7: 512a 102117i bk8: 512a 102195i bk9: 512a 102234i bk10: 512a 102290i bk11: 512a 102225i bk12: 512a 102260i bk13: 512a 102248i bk14: 512a 102258i bk15: 512a 102212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979953
Row_Buffer_Locality_read = 0.982292
Row_Buffer_Locality_write = 0.603774
Bank_Level_Parallism = 1.341263
Bank_Level_Parallism_Col = 0.669089
Bank_Level_Parallism_Ready = 1.073062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.168971 
total_CMD = 103414 
util_bw = 17474 
Wasted_Col = 8880 
Wasted_Row = 1217 
Idle = 75843 

BW Util Bottlenecks: 
RCDc_limit = 2022 
RCDWRc_limit = 121 
WTRc_limit = 430 
RTWc_limit = 800 
CCDLc_limit = 6881 
rwq = 0 
CCDLc_limit_alone = 6836 
WTRc_limit_alone = 397 
RTWc_limit_alone = 788 

Commands details: 
total_CMD = 103414 
n_nop = 94323 
Read = 8527 
Write = 0 
L2_Alloc = 0 
L2_WB = 210 
n_act = 186 
n_pre = 170 
n_ref = 94104675191456 
n_req = 8580 
total_req = 8737 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 8737 
Row_Bus_Util =  0.003442 
CoL_Bus_Util = 0.084486 
Either_Row_CoL_Bus_Util = 0.087909 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000220 
queue_avg = 0.256803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.256803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94326 n_act=188 n_pre=172 n_ref_event=0 n_req=8573 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=210 bw_util=0.1688
n_activity=44979 dram_eff=0.3882
bk0: 587a 100921i bk1: 587a 100743i bk2: 552a 101231i bk3: 554a 101209i bk4: 560a 101953i bk5: 560a 101878i bk6: 512a 102151i bk7: 512a 102123i bk8: 512a 102237i bk9: 512a 102236i bk10: 512a 102251i bk11: 512a 102219i bk12: 512a 102221i bk13: 512a 102230i bk14: 512a 102110i bk15: 512a 102218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979820
Row_Buffer_Locality_read = 0.982512
Row_Buffer_Locality_write = 0.547170
Bank_Level_Parallism = 1.362520
Bank_Level_Parallism_Col = 1.296872
Bank_Level_Parallism_Ready = 1.077891
write_to_read_ratio_blp_rw_average = 0.038743
GrpLevelPara = 1.285627 

BW Util details:
bwutil = 0.168836 
total_CMD = 103414 
util_bw = 17460 
Wasted_Col = 8725 
Wasted_Row = 1213 
Idle = 76016 

BW Util Bottlenecks: 
RCDc_limit = 1973 
RCDWRc_limit = 159 
WTRc_limit = 687 
RTWc_limit = 607 
CCDLc_limit = 6776 
rwq = 0 
CCDLc_limit_alone = 6726 
WTRc_limit_alone = 637 
RTWc_limit_alone = 607 

Commands details: 
total_CMD = 103414 
n_nop = 94326 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 210 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 8573 
total_req = 8730 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 8730 
Row_Bus_Util =  0.003481 
CoL_Bus_Util = 0.084418 
Either_Row_CoL_Bus_Util = 0.087880 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000220 
queue_avg = 0.293374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.293374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94324 n_act=188 n_pre=172 n_ref_event=0 n_req=8577 n_rd=8526 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.1688
n_activity=45157 dram_eff=0.3867
bk0: 588a 100774i bk1: 586a 100929i bk2: 556a 101434i bk3: 556a 101238i bk4: 560a 101968i bk5: 560a 101886i bk6: 512a 102183i bk7: 512a 102164i bk8: 512a 102272i bk9: 512a 102225i bk10: 512a 102250i bk11: 512a 102242i bk12: 512a 102179i bk13: 512a 102211i bk14: 512a 102244i bk15: 512a 102243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979946
Row_Buffer_Locality_read = 0.982641
Row_Buffer_Locality_write = 0.529412
Bank_Level_Parallism = 1.338638
Bank_Level_Parallism_Col = 1.272580
Bank_Level_Parallism_Ready = 1.067376
write_to_read_ratio_blp_rw_average = 0.041085
GrpLevelPara = 1.262476 

BW Util details:
bwutil = 0.168836 
total_CMD = 103414 
util_bw = 17460 
Wasted_Col = 8686 
Wasted_Row = 1274 
Idle = 75994 

BW Util Bottlenecks: 
RCDc_limit = 1963 
RCDWRc_limit = 162 
WTRc_limit = 601 
RTWc_limit = 580 
CCDLc_limit = 6760 
rwq = 0 
CCDLc_limit_alone = 6731 
WTRc_limit_alone = 587 
RTWc_limit_alone = 565 

Commands details: 
total_CMD = 103414 
n_nop = 94324 
Read = 8526 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 8577 
total_req = 8730 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 8730 
Row_Bus_Util =  0.003481 
CoL_Bus_Util = 0.084418 
Either_Row_CoL_Bus_Util = 0.087899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.272236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.272236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94326 n_act=189 n_pre=173 n_ref_event=0 n_req=8577 n_rd=8527 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1688
n_activity=45144 dram_eff=0.3866
bk0: 586a 101063i bk1: 587a 100853i bk2: 558a 101287i bk3: 556a 101313i bk4: 560a 101920i bk5: 560a 101910i bk6: 512a 102180i bk7: 512a 102165i bk8: 512a 102210i bk9: 512a 102203i bk10: 512a 102258i bk11: 512a 102222i bk12: 512a 102218i bk13: 512a 102239i bk14: 512a 102191i bk15: 512a 102241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979830
Row_Buffer_Locality_read = 0.982409
Row_Buffer_Locality_write = 0.540000
Bank_Level_Parallism = 1.347877
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.069850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.168778 
total_CMD = 103414 
util_bw = 17454 
Wasted_Col = 8625 
Wasted_Row = 1196 
Idle = 76139 

BW Util Bottlenecks: 
RCDc_limit = 1940 
RCDWRc_limit = 143 
WTRc_limit = 520 
RTWc_limit = 500 
CCDLc_limit = 6847 
rwq = 0 
CCDLc_limit_alone = 6814 
WTRc_limit_alone = 500 
RTWc_limit_alone = 487 

Commands details: 
total_CMD = 103414 
n_nop = 94326 
Read = 8527 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 8577 
total_req = 8727 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 8727 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.084389 
Either_Row_CoL_Bus_Util = 0.087880 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.284807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.284807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94337 n_act=188 n_pre=172 n_ref_event=0 n_req=8568 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1686
n_activity=44744 dram_eff=0.3897
bk0: 582a 100952i bk1: 582a 100907i bk2: 556a 101402i bk3: 558a 101208i bk4: 560a 101957i bk5: 560a 101932i bk6: 512a 102205i bk7: 512a 102117i bk8: 512a 102215i bk9: 512a 102202i bk10: 512a 102209i bk11: 512a 102258i bk12: 512a 102273i bk13: 512a 102252i bk14: 512a 102295i bk15: 512a 102241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979925
Row_Buffer_Locality_read = 0.982508
Row_Buffer_Locality_write = 0.540000
Bank_Level_Parallism = 1.327685
Bank_Level_Parallism_Col = 1.268769
Bank_Level_Parallism_Ready = 1.063918
write_to_read_ratio_blp_rw_average = 0.046712
GrpLevelPara = 1.257676 

BW Util details:
bwutil = 0.168604 
total_CMD = 103414 
util_bw = 17436 
Wasted_Col = 8794 
Wasted_Row = 1298 
Idle = 75886 

BW Util Bottlenecks: 
RCDc_limit = 2061 
RCDWRc_limit = 151 
WTRc_limit = 402 
RTWc_limit = 802 
CCDLc_limit = 6812 
rwq = 0 
CCDLc_limit_alone = 6778 
WTRc_limit_alone = 392 
RTWc_limit_alone = 778 

Commands details: 
total_CMD = 103414 
n_nop = 94337 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 8568 
total_req = 8718 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 8718 
Row_Bus_Util =  0.003481 
CoL_Bus_Util = 0.084302 
Either_Row_CoL_Bus_Util = 0.087773 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.237028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94348 n_act=186 n_pre=170 n_ref_event=0 n_req=8565 n_rd=8515 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1685
n_activity=45107 dram_eff=0.3864
bk0: 582a 101009i bk1: 581a 100909i bk2: 556a 101392i bk3: 556a 101289i bk4: 560a 101985i bk5: 560a 101926i bk6: 512a 102132i bk7: 512a 102173i bk8: 512a 102232i bk9: 512a 102225i bk10: 512a 102255i bk11: 512a 102295i bk12: 512a 102208i bk13: 512a 102221i bk14: 512a 102257i bk15: 512a 102326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980152
Row_Buffer_Locality_read = 0.982854
Row_Buffer_Locality_write = 0.520000
Bank_Level_Parallism = 1.327457
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.061433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.168546 
total_CMD = 103414 
util_bw = 17430 
Wasted_Col = 8743 
Wasted_Row = 1234 
Idle = 76007 

BW Util Bottlenecks: 
RCDc_limit = 2019 
RCDWRc_limit = 151 
WTRc_limit = 334 
RTWc_limit = 837 
CCDLc_limit = 6783 
rwq = 0 
CCDLc_limit_alone = 6765 
WTRc_limit_alone = 324 
RTWc_limit_alone = 829 

Commands details: 
total_CMD = 103414 
n_nop = 94348 
Read = 8515 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 8565 
total_req = 8715 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 8715 
Row_Bus_Util =  0.003442 
CoL_Bus_Util = 0.084273 
Either_Row_CoL_Bus_Util = 0.087667 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000552 
queue_avg = 0.230327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.230327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94334 n_act=190 n_pre=174 n_ref_event=315552 n_req=8568 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1686
n_activity=45710 dram_eff=0.3814
bk0: 581a 101083i bk1: 583a 101014i bk2: 558a 101228i bk3: 556a 101233i bk4: 560a 102011i bk5: 560a 102013i bk6: 512a 102242i bk7: 512a 102133i bk8: 512a 102239i bk9: 512a 102257i bk10: 512a 102257i bk11: 512a 102266i bk12: 512a 102297i bk13: 512a 102221i bk14: 512a 102262i bk15: 512a 102151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979692
Row_Buffer_Locality_read = 0.982625
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.321051
Bank_Level_Parallism_Col = 1.254132
Bank_Level_Parallism_Ready = 1.063252
write_to_read_ratio_blp_rw_average = 0.038825
GrpLevelPara = 1.245431 

BW Util details:
bwutil = 0.168604 
total_CMD = 103414 
util_bw = 17436 
Wasted_Col = 8882 
Wasted_Row = 1258 
Idle = 75838 

BW Util Bottlenecks: 
RCDc_limit = 2076 
RCDWRc_limit = 164 
WTRc_limit = 449 
RTWc_limit = 642 
CCDLc_limit = 6877 
rwq = 0 
CCDLc_limit_alone = 6836 
WTRc_limit_alone = 421 
RTWc_limit_alone = 629 

Commands details: 
total_CMD = 103414 
n_nop = 94334 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 190 
n_pre = 174 
n_ref = 315552 
n_req = 8568 
total_req = 8718 

Dual Bus Interface Util: 
issued_total_row = 364 
issued_total_col = 8718 
Row_Bus_Util =  0.003520 
CoL_Bus_Util = 0.084302 
Either_Row_CoL_Bus_Util = 0.087802 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000220 
queue_avg = 0.224970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22497
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94339 n_act=188 n_pre=172 n_ref_event=0 n_req=8568 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1686
n_activity=44918 dram_eff=0.3882
bk0: 581a 100965i bk1: 583a 101104i bk2: 556a 101258i bk3: 558a 101137i bk4: 560a 101948i bk5: 560a 101908i bk6: 512a 102168i bk7: 512a 102158i bk8: 512a 102209i bk9: 512a 102203i bk10: 512a 102267i bk11: 512a 102203i bk12: 512a 102265i bk13: 512a 102221i bk14: 512a 102328i bk15: 512a 102227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979925
Row_Buffer_Locality_read = 0.982742
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.338734
Bank_Level_Parallism_Col = 1.276340
Bank_Level_Parallism_Ready = 1.073845
write_to_read_ratio_blp_rw_average = 0.049027
GrpLevelPara = 1.269827 

BW Util details:
bwutil = 0.168604 
total_CMD = 103414 
util_bw = 17436 
Wasted_Col = 8598 
Wasted_Row = 1286 
Idle = 76094 

BW Util Bottlenecks: 
RCDc_limit = 2005 
RCDWRc_limit = 150 
WTRc_limit = 322 
RTWc_limit = 809 
CCDLc_limit = 6637 
rwq = 0 
CCDLc_limit_alone = 6603 
WTRc_limit_alone = 320 
RTWc_limit_alone = 777 

Commands details: 
total_CMD = 103414 
n_nop = 94339 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 8568 
total_req = 8718 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 8718 
Row_Bus_Util =  0.003481 
CoL_Bus_Util = 0.084302 
Either_Row_CoL_Bus_Util = 0.087754 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000331 
queue_avg = 0.247259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.247259
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94350 n_act=184 n_pre=168 n_ref_event=0 n_req=8567 n_rd=8518 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.1685
n_activity=44540 dram_eff=0.3913
bk0: 584a 101151i bk1: 582a 101031i bk2: 556a 101275i bk3: 556a 101152i bk4: 560a 101991i bk5: 560a 101884i bk6: 512a 102191i bk7: 512a 102184i bk8: 512a 102199i bk9: 512a 102196i bk10: 512a 102300i bk11: 512a 102265i bk12: 512a 102301i bk13: 512a 102263i bk14: 512a 102229i bk15: 512a 102189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980390
Row_Buffer_Locality_read = 0.982977
Row_Buffer_Locality_write = 0.530612
Bank_Level_Parallism = 1.340510
Bank_Level_Parallism_Col = 1.277761
Bank_Level_Parallism_Ready = 1.073769
write_to_read_ratio_blp_rw_average = 0.041539
GrpLevelPara = 1.271609 

BW Util details:
bwutil = 0.168527 
total_CMD = 103414 
util_bw = 17428 
Wasted_Col = 8457 
Wasted_Row = 1233 
Idle = 76296 

BW Util Bottlenecks: 
RCDc_limit = 1975 
RCDWRc_limit = 153 
WTRc_limit = 332 
RTWc_limit = 629 
CCDLc_limit = 6534 
rwq = 0 
CCDLc_limit_alone = 6505 
WTRc_limit_alone = 309 
RTWc_limit_alone = 623 

Commands details: 
total_CMD = 103414 
n_nop = 94350 
Read = 8518 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 8567 
total_req = 8714 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 8714 
Row_Bus_Util =  0.003404 
CoL_Bus_Util = 0.084263 
Either_Row_CoL_Bus_Util = 0.087648 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000221 
queue_avg = 0.247935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.247935
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94354 n_act=178 n_pre=162 n_ref_event=0 n_req=8571 n_rd=8521 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1687
n_activity=44478 dram_eff=0.3921
bk0: 583a 101086i bk1: 584a 101096i bk2: 558a 101328i bk3: 556a 101145i bk4: 560a 101975i bk5: 560a 101921i bk6: 512a 102136i bk7: 512a 102098i bk8: 512a 102219i bk9: 512a 102293i bk10: 512a 102263i bk11: 512a 102224i bk12: 512a 102288i bk13: 512a 102254i bk14: 512a 102126i bk15: 512a 102175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981099
Row_Buffer_Locality_read = 0.983335
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.345068
Bank_Level_Parallism_Col = 1.285583
Bank_Level_Parallism_Ready = 1.076949
write_to_read_ratio_blp_rw_average = 0.037764
GrpLevelPara = 1.272763 

BW Util details:
bwutil = 0.168662 
total_CMD = 103414 
util_bw = 17442 
Wasted_Col = 8661 
Wasted_Row = 1118 
Idle = 76193 

BW Util Bottlenecks: 
RCDc_limit = 1976 
RCDWRc_limit = 136 
WTRc_limit = 573 
RTWc_limit = 641 
CCDLc_limit = 6716 
rwq = 0 
CCDLc_limit_alone = 6669 
WTRc_limit_alone = 539 
RTWc_limit_alone = 628 

Commands details: 
total_CMD = 103414 
n_nop = 94354 
Read = 8521 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 178 
n_pre = 162 
n_ref = 0 
n_req = 8571 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 340 
issued_total_col = 8721 
Row_Bus_Util =  0.003288 
CoL_Bus_Util = 0.084331 
Either_Row_CoL_Bus_Util = 0.087609 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000110 
queue_avg = 0.239977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.239977
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94362 n_act=180 n_pre=164 n_ref_event=0 n_req=8561 n_rd=8511 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1685
n_activity=44579 dram_eff=0.3908
bk0: 582a 101249i bk1: 583a 101072i bk2: 556a 101309i bk3: 558a 101258i bk4: 556a 102007i bk5: 556a 101986i bk6: 512a 102203i bk7: 512a 102125i bk8: 512a 102220i bk9: 512a 102161i bk10: 512a 102219i bk11: 512a 102252i bk12: 512a 102270i bk13: 512a 102296i bk14: 512a 102176i bk15: 512a 102190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980843
Row_Buffer_Locality_read = 0.983198
Row_Buffer_Locality_write = 0.580000
Bank_Level_Parallism = 1.339618
Bank_Level_Parallism_Col = 1.278327
Bank_Level_Parallism_Ready = 1.065045
write_to_read_ratio_blp_rw_average = 0.042935
GrpLevelPara = 1.268881 

BW Util details:
bwutil = 0.168468 
total_CMD = 103414 
util_bw = 17422 
Wasted_Col = 8438 
Wasted_Row = 1155 
Idle = 76399 

BW Util Bottlenecks: 
RCDc_limit = 1864 
RCDWRc_limit = 140 
WTRc_limit = 377 
RTWc_limit = 614 
CCDLc_limit = 6624 
rwq = 0 
CCDLc_limit_alone = 6594 
WTRc_limit_alone = 362 
RTWc_limit_alone = 599 

Commands details: 
total_CMD = 103414 
n_nop = 94362 
Read = 8511 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 8561 
total_req = 8711 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 8711 
Row_Bus_Util =  0.003326 
CoL_Bus_Util = 0.084234 
Either_Row_CoL_Bus_Util = 0.087532 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000331 
queue_avg = 0.242646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242646
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=103414 n_nop=94366 n_act=180 n_pre=164 n_ref_event=0 n_req=8556 n_rd=8506 n_rd_L2_A=0 n_write=0 n_wr_bk=200 bw_util=0.1684
n_activity=44448 dram_eff=0.3917
bk0: 581a 101001i bk1: 581a 100922i bk2: 556a 101416i bk3: 556a 101290i bk4: 556a 101978i bk5: 556a 101870i bk6: 512a 102199i bk7: 512a 102133i bk8: 512a 102190i bk9: 512a 102172i bk10: 512a 102232i bk11: 512a 102236i bk12: 512a 102230i bk13: 512a 102272i bk14: 512a 102276i bk15: 512a 102255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980832
Row_Buffer_Locality_read = 0.983188
Row_Buffer_Locality_write = 0.580000
Bank_Level_Parallism = 1.346434
Bank_Level_Parallism_Col = 1.286954
Bank_Level_Parallism_Ready = 1.079890
write_to_read_ratio_blp_rw_average = 0.047542
GrpLevelPara = 1.278145 

BW Util details:
bwutil = 0.168372 
total_CMD = 103414 
util_bw = 17412 
Wasted_Col = 8590 
Wasted_Row = 1117 
Idle = 76295 

BW Util Bottlenecks: 
RCDc_limit = 1914 
RCDWRc_limit = 134 
WTRc_limit = 412 
RTWc_limit = 817 
CCDLc_limit = 6644 
rwq = 0 
CCDLc_limit_alone = 6595 
WTRc_limit_alone = 401 
RTWc_limit_alone = 779 

Commands details: 
total_CMD = 103414 
n_nop = 94366 
Read = 8506 
Write = 0 
L2_Alloc = 0 
L2_WB = 200 
n_act = 180 
n_pre = 164 
n_ref = 0 
n_req = 8556 
total_req = 8706 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 8706 
Row_Bus_Util =  0.003326 
CoL_Bus_Util = 0.084186 
Either_Row_CoL_Bus_Util = 0.087493 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000221 
queue_avg = 0.224244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.224244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6427, Miss = 4535, Miss_rate = 0.706, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[1]: Access = 6367, Miss = 4522, Miss_rate = 0.710, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[2]: Access = 6377, Miss = 4523, Miss_rate = 0.709, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[3]: Access = 6388, Miss = 4523, Miss_rate = 0.708, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[4]: Access = 6379, Miss = 4526, Miss_rate = 0.710, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[5]: Access = 6353, Miss = 4517, Miss_rate = 0.711, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[6]: Access = 6388, Miss = 4521, Miss_rate = 0.708, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[7]: Access = 6391, Miss = 4520, Miss_rate = 0.707, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[8]: Access = 6312, Miss = 4513, Miss_rate = 0.715, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[9]: Access = 6320, Miss = 4517, Miss_rate = 0.715, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[10]: Access = 6338, Miss = 4510, Miss_rate = 0.712, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[11]: Access = 6315, Miss = 4507, Miss_rate = 0.714, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[12]: Access = 6308, Miss = 4511, Miss_rate = 0.715, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[13]: Access = 6344, Miss = 4513, Miss_rate = 0.711, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[14]: Access = 6326, Miss = 4507, Miss_rate = 0.712, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[15]: Access = 6314, Miss = 4515, Miss_rate = 0.715, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[16]: Access = 6329, Miss = 4514, Miss_rate = 0.713, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[17]: Access = 6335, Miss = 4513, Miss_rate = 0.712, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[18]: Access = 6313, Miss = 4519, Miss_rate = 0.716, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[19]: Access = 6317, Miss = 4519, Miss_rate = 0.715, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[20]: Access = 6331, Miss = 4509, Miss_rate = 0.712, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[21]: Access = 6327, Miss = 4511, Miss_rate = 0.713, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[22]: Access = 6316, Miss = 4501, Miss_rate = 0.713, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[23]: Access = 6321, Miss = 4503, Miss_rate = 0.712, Pending_hits = 1380, Reservation_fails = 0
L2_total_cache_accesses = 152236
L2_total_cache_misses = 108369
L2_total_cache_miss_rate = 0.7118
L2_total_cache_pending_hits = 33783
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76878
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4922
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=152236
icnt_total_pkts_simt_to_mem=151886
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.58017
	minimum = 5
	maximum = 97
Network latency average = 7.58017
	minimum = 5
	maximum = 97
Slowest packet = 303636
Flit latency average = 7.58017
	minimum = 5
	maximum = 97
Slowest flit = 303636
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.144741
	minimum = 0.114019 (at node 19)
	maximum = 0.23775 (at node 2)
Accepted packet rate average = 0.144741
	minimum = 0.114019 (at node 19)
	maximum = 0.23775 (at node 2)
Injected flit rate average = 0.144741
	minimum = 0.114019 (at node 19)
	maximum = 0.23775 (at node 2)
Accepted flit rate average= 0.144741
	minimum = 0.114019 (at node 19)
	maximum = 0.23775 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.03622 (4 samples)
	minimum = 5 (4 samples)
	maximum = 87 (4 samples)
Network latency average = 8.0357 (4 samples)
	minimum = 5 (4 samples)
	maximum = 87 (4 samples)
Flit latency average = 8.0357 (4 samples)
	minimum = 5 (4 samples)
	maximum = 87 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.139312 (4 samples)
	minimum = 0.109471 (4 samples)
	maximum = 0.228566 (4 samples)
Accepted packet rate average = 0.139312 (4 samples)
	minimum = 0.109471 (4 samples)
	maximum = 0.228959 (4 samples)
Injected flit rate average = 0.139312 (4 samples)
	minimum = 0.109471 (4 samples)
	maximum = 0.228566 (4 samples)
Accepted flit rate average = 0.139312 (4 samples)
	minimum = 0.109471 (4 samples)
	maximum = 0.228959 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 529615 (inst/sec)
gpgpu_simulation_rate = 600 (cycle/sec)
gpgpu_silicon_slowdown = 1395000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e44c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce5f3e430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e448..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e42c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce5f3e4e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559672277ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 13310
gpu_sim_insn = 12070574
gpu_ipc =     906.8801
gpu_tot_sim_cycle = 70941
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     886.8442
gpu_tot_issued_cta = 235
gpu_occupancy = 40.9703% 
gpu_tot_occupancy = 41.4799% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5804
partiton_level_parallism_total  =       2.6252
partiton_level_parallism_util =       3.0156
partiton_level_parallism_util_total  =       3.1362
L2_BW  =      69.1132 GB/Sec
L2_BW_total  =      70.4442 GB/Sec
gpu_total_sim_rate=533166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 2503
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0681
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6847, 6854, 6853, 6852, 6844, 6853, 6849, 6850, 6847, 6833, 6854, 6829, 6838, 6841, 6841, 6839, 6836, 6834, 6837, 6847, 6835, 6850, 6843, 6834, 2769, 2773, 2762, 2073, 2069, 2073, 2067, 2067, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 148802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:245767	W0_Idle:162885	W0_Scoreboard:1578393	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:339600	WS1:339022	WS2:338998	WS3:338570	
dual_issue_nums: WS0:99952	WS1:100241	WS2:100253	WS3:99103	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
traffic_breakdown_memtocore[INST_ACC_R] = 17920 {40:448,}
maxmflatency = 370 
max_icnt2mem_latency = 78 
maxmrqlatency = 86 
max_icnt2sh_latency = 105 
averagemflatency = 244 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 15 
mrq_lat_table:99379 	13474 	5800 	3331 	4563 	458 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96797 	89336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	102181 	69488 	10085 	4418 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	48262 	72185 	50868 	14554 	264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6897      6093      8337      8337      8921      8918      9513      9527     10235     10233     11107     11103     11891     11868     12550     12545 
dram[1]:      6117      6124      8328      8326      8917      8913      9532      9510     10230     10253     11108     11272     11863     11862     12431     12437 
dram[2]:      6109      6058      8353      8323      8912      8908      9505      9503     10250     10243     11277     11292     11857     11856     12435     12440 
dram[3]:      6070      7112      8343      8337      8936      8903      9516      9478     10241     10409     11270     11267     11849     11844     12450     12447 
dram[4]:      7437      7382      8335      8498      8912      8909      9476      9486     10071     10077     10673     10671     11843     11838     12430     12428 
dram[5]:      7381      7408      8494      8483      9054      9045      9812      9827     10075     10399     10668     11252     11833     11827     12418     12425 
dram[6]:      7408      7423      8418      8416      9044      8988      9854      9853     10430     10447     11403     11399     11969     11966     12421     12548 
dram[7]:      7387      7376      8402      8399      8985      8995      9870      9862     10452     10464     11385     11326     11978     11912     12544     12543 
dram[8]:      7375      7444      8406      8410      9009      9005      9842      9841     10471     10469     11320     11336     11909     11912     12506     12503 
dram[9]:      7440      7408      8422      8420      8994      8990      9847      9834     10460     10440     11335     11330     11931     11919     12508     12501 
dram[10]:      7403      7399      8394      8391      9002      9137      9848      9827     10426     10425     11326     11341     11917     11924     12495     12491 
dram[11]:      7416      7413      8333      8331      8907      8904      9679      9515     10355     10354     11356     11320     11922     11973     12513     12523 
average row accesses per activate:
dram[0]: 24.129032 27.592592 30.434782 27.840000 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 24.096775 24.900000 27.760000 26.692308 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 23.406250 26.571428 29.000000 30.260870 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 24.833334 21.342857 30.347826 30.260870 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 23.903225 25.551723 30.260870 27.920000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 25.586206 27.407408 25.814816 30.304348 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 25.517241 25.655172 25.888889 25.814816 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 25.517241 25.586206 27.879999 25.888889 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 25.620689 25.551723 27.879999 25.814816 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 25.586206 27.592592 27.959999 30.304348 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 27.444445 25.586206 30.304348 27.959999 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 27.481482 25.517241 30.304348 30.304348 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 127038/2612 = 48.636295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       730       728       686       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       728       728       680       682       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       730       727       684       684       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       727       729       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       723       723       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       724       722       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       722       726       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       722       724       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       726       723       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       724       727       686       684       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       723       724       684       686       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       724       722       684       684       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 126298
bank skew: 730/640 = 1.14
chip skew: 10538/10518 = 1.00
number of total write accesses:
dram[0]:        70        68        56        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        76        76        52        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        76        68        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        72        72        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        72        72        48        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        68        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        72        72        52        52         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2954
min_bank_accesses = 0!
chip skew: 252/240 = 1.05
average mf latency per bank:
dram[0]:        372       368       369       365       354       350       348       348       345       343       339       340       342       340       336       337
dram[1]:        377       368       365       371       358       354       351       352       345       345       339       339       337       340       340       337
dram[2]:        369       375       369       367       347       353       347       341       343       340       340       342       340       340       337       338
dram[3]:        374       373       369       367       360       355       351       355       341       347       338       343       340       338       337       336
dram[4]:        375       382       365       369       351       351       352       354       346       344       342       343       346       340       342       339
dram[5]:        373       372       372       370       356       353       351       353       340       340       343       335       339       340       343       338
dram[6]:        381       375       367       368       353       360       350       352       344       345       339       339       337       337       336       337
dram[7]:        373       378       366       366       355       351       353       348       344       344       340       343       340       339       340       342
dram[8]:        378       370       368       368       359       351       351       349       340       341       334       338       338       336       341       337
dram[9]:        372       378       364       364       350       358       347       349       344       344       338       337       338       339       337       337
dram[10]:        371       369       367       363       358       348       352       350       345       342       341       337       340       339       337       340
dram[11]:        379       371       360       366       348       357       345       350       343       341       337       337       340       337       337       339
maximum mf latency per bank:
dram[0]:        333       332       313       366       337       326       318       302       303       296       298       302       302       306       307       311
dram[1]:        356       322       346       326       339       333       316       344       291       293       294       292       305       310       333       317
dram[2]:        370       325       332       322       338       336       310       302       303       294       291       293       300       296       305       299
dram[3]:        326       347       333       316       334       343       303       316       291       301       302       294       295       294       295       309
dram[4]:        328       330       318       339       320       323       308       304       301       306       296       304       318       315       309       311
dram[5]:        326       313       325       338       347       321       329       312       306       300       296       307       304       303       309       312
dram[6]:        328       320       313       324       319       326       314       314       301       303       298       308       317       298       298       301
dram[7]:        329       333       346       330       354       327       306       299       306       302       299       298       303       296       299       296
dram[8]:        331       323       330       342       338       352       325       306       304       291       294       298       317       290       300       304
dram[9]:        318       336       318       329       321       334       304       308       298       301       294       295       295       297       300       297
dram[10]:        310       318       340       319       337       310       330       318       322       290       299       299       302       293       308       317
dram[11]:        321       319       320       342       308       342       299       295       303       295       304       298       299       303       307       306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116069 n_act=230 n_pre=214 n_ref_event=94104675191456 n_req=10601 n_rd=10538 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.1695
n_activity=55784 dram_eff=0.3868
bk0: 730a 124235i bk1: 728a 124311i bk2: 686a 124606i bk3: 682a 124356i bk4: 656a 125565i bk5: 656a 125580i bk6: 640a 125752i bk7: 640a 125684i bk8: 640a 125778i bk9: 640a 125801i bk10: 640a 125873i bk11: 640a 125844i bk12: 640a 125859i bk13: 640a 125845i bk14: 640a 125840i bk15: 640a 125795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979625
Row_Buffer_Locality_read = 0.982255
Row_Buffer_Locality_write = 0.539683
Bank_Level_Parallism = 1.343450
Bank_Level_Parallism_Col = 0.669089
Bank_Level_Parallism_Ready = 1.069438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169492 
total_CMD = 127298 
util_bw = 21576 
Wasted_Col = 10929 
Wasted_Row = 1468 
Idle = 93325 

BW Util Bottlenecks: 
RCDc_limit = 2460 
RCDWRc_limit = 161 
WTRc_limit = 511 
RTWc_limit = 1004 
CCDLc_limit = 8497 
rwq = 0 
CCDLc_limit_alone = 8448 
WTRc_limit_alone = 476 
RTWc_limit_alone = 990 

Commands details: 
total_CMD = 127298 
n_nop = 116069 
Read = 10538 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 230 
n_pre = 214 
n_ref = 94104675191456 
n_req = 10601 
total_req = 10788 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 10788 
Row_Bus_Util =  0.003488 
CoL_Bus_Util = 0.084746 
Either_Row_CoL_Bus_Util = 0.088210 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000267 
queue_avg = 0.249313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.249313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116061 n_act=237 n_pre=221 n_ref_event=0 n_req=10594 n_rd=10530 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.1694
n_activity=56137 dram_eff=0.3841
bk0: 728a 124230i bk1: 728a 124147i bk2: 680a 124622i bk3: 682a 124551i bk4: 656a 125539i bk5: 656a 125512i bk6: 640a 125727i bk7: 640a 125692i bk8: 640a 125820i bk9: 640a 125816i bk10: 640a 125837i bk11: 640a 125810i bk12: 640a 125813i bk13: 640a 125820i bk14: 640a 125721i bk15: 640a 125835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979045
Row_Buffer_Locality_read = 0.982146
Row_Buffer_Locality_write = 0.468750
Bank_Level_Parallism = 1.348796
Bank_Level_Parallism_Col = 1.278131
Bank_Level_Parallism_Ready = 1.073439
write_to_read_ratio_blp_rw_average = 0.041495
GrpLevelPara = 1.268059 

BW Util details:
bwutil = 0.169398 
total_CMD = 127298 
util_bw = 21564 
Wasted_Col = 10901 
Wasted_Row = 1559 
Idle = 93274 

BW Util Bottlenecks: 
RCDc_limit = 2457 
RCDWRc_limit = 222 
WTRc_limit = 731 
RTWc_limit = 735 
CCDLc_limit = 8472 
rwq = 0 
CCDLc_limit_alone = 8418 
WTRc_limit_alone = 681 
RTWc_limit_alone = 731 

Commands details: 
total_CMD = 127298 
n_nop = 116061 
Read = 10530 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 237 
n_pre = 221 
n_ref = 0 
n_req = 10594 
total_req = 10782 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 10782 
Row_Bus_Util =  0.003598 
CoL_Bus_Util = 0.084699 
Either_Row_CoL_Bus_Util = 0.088273 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000267 
queue_avg = 0.284655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.284655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116074 n_act=233 n_pre=217 n_ref_event=0 n_req=10595 n_rd=10535 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1693
n_activity=56079 dram_eff=0.3843
bk0: 730a 124113i bk1: 727a 124302i bk2: 684a 124802i bk3: 684a 124645i bk4: 656a 125583i bk5: 654a 125520i bk6: 640a 125795i bk7: 640a 125744i bk8: 640a 125852i bk9: 640a 125795i bk10: 640a 125844i bk11: 640a 125824i bk12: 640a 125772i bk13: 640a 125812i bk14: 640a 125856i bk15: 640a 125837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979519
Row_Buffer_Locality_read = 0.982439
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.337388
Bank_Level_Parallism_Col = 1.264945
Bank_Level_Parallism_Ready = 1.064238
write_to_read_ratio_blp_rw_average = 0.040563
GrpLevelPara = 1.256420 

BW Util details:
bwutil = 0.169288 
total_CMD = 127298 
util_bw = 21550 
Wasted_Col = 10698 
Wasted_Row = 1552 
Idle = 93498 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 207 
WTRc_limit = 662 
RTWc_limit = 736 
CCDLc_limit = 8333 
rwq = 0 
CCDLc_limit_alone = 8300 
WTRc_limit_alone = 648 
RTWc_limit_alone = 717 

Commands details: 
total_CMD = 127298 
n_nop = 116074 
Read = 10535 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 233 
n_pre = 217 
n_ref = 0 
n_req = 10595 
total_req = 10775 

Dual Bus Interface Util: 
issued_total_row = 450 
issued_total_col = 10775 
Row_Bus_Util =  0.003535 
CoL_Bus_Util = 0.084644 
Either_Row_CoL_Bus_Util = 0.088171 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.264545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.264545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116071 n_act=237 n_pre=221 n_ref_event=0 n_req=10590 n_rd=10530 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1692
n_activity=56230 dram_eff=0.3831
bk0: 727a 124407i bk1: 729a 124102i bk2: 686a 124708i bk3: 684a 124767i bk4: 652a 125535i bk5: 652a 125541i bk6: 640a 125747i bk7: 640a 125729i bk8: 640a 125812i bk9: 640a 125787i bk10: 640a 125845i bk11: 640a 125836i bk12: 640a 125823i bk13: 640a 125842i bk14: 640a 125771i bk15: 640a 125823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979131
Row_Buffer_Locality_read = 0.982146
Row_Buffer_Locality_write = 0.450000
Bank_Level_Parallism = 1.333956
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.065788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169209 
total_CMD = 127298 
util_bw = 21540 
Wasted_Col = 10824 
Wasted_Row = 1565 
Idle = 93369 

BW Util Bottlenecks: 
RCDc_limit = 2413 
RCDWRc_limit = 212 
WTRc_limit = 657 
RTWc_limit = 582 
CCDLc_limit = 8551 
rwq = 0 
CCDLc_limit_alone = 8514 
WTRc_limit_alone = 633 
RTWc_limit_alone = 569 

Commands details: 
total_CMD = 127298 
n_nop = 116071 
Read = 10530 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 237 
n_pre = 221 
n_ref = 0 
n_req = 10590 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 10770 
Row_Bus_Util =  0.003598 
CoL_Bus_Util = 0.084605 
Either_Row_CoL_Bus_Util = 0.088195 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.283469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.283469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116089 n_act=234 n_pre=218 n_ref_event=0 n_req=10580 n_rd=10520 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.1691
n_activity=55367 dram_eff=0.3887
bk0: 723a 124231i bk1: 723a 124253i bk2: 684a 124832i bk3: 686a 124612i bk4: 652a 125562i bk5: 652a 125585i bk6: 640a 125736i bk7: 640a 125686i bk8: 640a 125802i bk9: 640a 125766i bk10: 640a 125792i bk11: 640a 125825i bk12: 640a 125872i bk13: 640a 125839i bk14: 640a 125892i bk15: 640a 125862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979395
Row_Buffer_Locality_read = 0.982319
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.330280
Bank_Level_Parallism_Col = 1.264607
Bank_Level_Parallism_Ready = 1.063846
write_to_read_ratio_blp_rw_average = 0.044204
GrpLevelPara = 1.255288 

BW Util details:
bwutil = 0.169052 
total_CMD = 127298 
util_bw = 21520 
Wasted_Col = 10812 
Wasted_Row = 1588 
Idle = 93378 

BW Util Bottlenecks: 
RCDc_limit = 2502 
RCDWRc_limit = 201 
WTRc_limit = 456 
RTWc_limit = 932 
CCDLc_limit = 8431 
rwq = 0 
CCDLc_limit_alone = 8391 
WTRc_limit_alone = 446 
RTWc_limit_alone = 902 

Commands details: 
total_CMD = 127298 
n_nop = 116089 
Read = 10520 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 10580 
total_req = 10760 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 10760 
Row_Bus_Util =  0.003551 
CoL_Bus_Util = 0.084526 
Either_Row_CoL_Bus_Util = 0.088053 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000268 
queue_avg = 0.246053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.246053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116089 n_act=232 n_pre=216 n_ref_event=0 n_req=10580 n_rd=10518 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1691
n_activity=55887 dram_eff=0.3853
bk0: 724a 124460i bk1: 722a 124323i bk2: 684a 124769i bk3: 684a 124610i bk4: 652a 125624i bk5: 652a 125569i bk6: 640a 125689i bk7: 640a 125725i bk8: 640a 125837i bk9: 640a 125799i bk10: 640a 125802i bk11: 640a 125876i bk12: 640a 125799i bk13: 640a 125820i bk14: 640a 125834i bk15: 640a 125931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979584
Row_Buffer_Locality_read = 0.982601
Row_Buffer_Locality_write = 0.467742
Bank_Level_Parallism = 1.324496
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.060592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169146 
total_CMD = 127298 
util_bw = 21532 
Wasted_Col = 10808 
Wasted_Row = 1531 
Idle = 93427 

BW Util Bottlenecks: 
RCDc_limit = 2492 
RCDWRc_limit = 211 
WTRc_limit = 408 
RTWc_limit = 956 
CCDLc_limit = 8399 
rwq = 0 
CCDLc_limit_alone = 8381 
WTRc_limit_alone = 398 
RTWc_limit_alone = 948 

Commands details: 
total_CMD = 127298 
n_nop = 116089 
Read = 10518 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 232 
n_pre = 216 
n_ref = 0 
n_req = 10580 
total_req = 10766 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 10766 
Row_Bus_Util =  0.003519 
CoL_Bus_Util = 0.084573 
Either_Row_CoL_Bus_Util = 0.088053 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000446 
queue_avg = 0.237270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.23727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116070 n_act=238 n_pre=222 n_ref_event=315552 n_req=10584 n_rd=10522 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1692
n_activity=56681 dram_eff=0.38
bk0: 722a 124479i bk1: 726a 124365i bk2: 686a 124516i bk3: 684a 124433i bk4: 652a 125646i bk5: 652a 125652i bk6: 640a 125783i bk7: 640a 125670i bk8: 640a 125816i bk9: 640a 125829i bk10: 640a 125852i bk11: 640a 125858i bk12: 640a 125902i bk13: 640a 125818i bk14: 640a 125839i bk15: 640a 125765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979025
Row_Buffer_Locality_read = 0.982323
Row_Buffer_Locality_write = 0.419355
Bank_Level_Parallism = 1.322477
Bank_Level_Parallism_Col = 1.252151
Bank_Level_Parallism_Ready = 1.066506
write_to_read_ratio_blp_rw_average = 0.039995
GrpLevelPara = 1.243900 

BW Util details:
bwutil = 0.169209 
total_CMD = 127298 
util_bw = 21540 
Wasted_Col = 11046 
Wasted_Row = 1587 
Idle = 93125 

BW Util Bottlenecks: 
RCDc_limit = 2546 
RCDWRc_limit = 233 
WTRc_limit = 573 
RTWc_limit = 776 
CCDLc_limit = 8551 
rwq = 0 
CCDLc_limit_alone = 8502 
WTRc_limit_alone = 537 
RTWc_limit_alone = 763 

Commands details: 
total_CMD = 127298 
n_nop = 116070 
Read = 10522 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 238 
n_pre = 222 
n_ref = 315552 
n_req = 10584 
total_req = 10770 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 10770 
Row_Bus_Util =  0.003614 
CoL_Bus_Util = 0.084605 
Either_Row_CoL_Bus_Util = 0.088202 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000178 
queue_avg = 0.232415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.232415
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116078 n_act=236 n_pre=220 n_ref_event=0 n_req=10582 n_rd=10520 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1692
n_activity=55981 dram_eff=0.3847
bk0: 722a 124305i bk1: 724a 124419i bk2: 684a 124529i bk3: 686a 124424i bk4: 652a 125574i bk5: 652a 125572i bk6: 640a 125749i bk7: 640a 125725i bk8: 640a 125804i bk9: 640a 125803i bk10: 640a 125870i bk11: 640a 125761i bk12: 640a 125886i bk13: 640a 125789i bk14: 640a 125917i bk15: 640a 125822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979210
Row_Buffer_Locality_read = 0.982414
Row_Buffer_Locality_write = 0.435484
Bank_Level_Parallism = 1.337902
Bank_Level_Parallism_Col = 1.269684
Bank_Level_Parallism_Ready = 1.071926
write_to_read_ratio_blp_rw_average = 0.048696
GrpLevelPara = 1.263644 

BW Util details:
bwutil = 0.169178 
total_CMD = 127298 
util_bw = 21536 
Wasted_Col = 10764 
Wasted_Row = 1608 
Idle = 93390 

BW Util Bottlenecks: 
RCDc_limit = 2473 
RCDWRc_limit = 210 
WTRc_limit = 433 
RTWc_limit = 1006 
CCDLc_limit = 8331 
rwq = 0 
CCDLc_limit_alone = 8295 
WTRc_limit_alone = 429 
RTWc_limit_alone = 974 

Commands details: 
total_CMD = 127298 
n_nop = 116078 
Read = 10520 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 10582 
total_req = 10768 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 10768 
Row_Bus_Util =  0.003582 
CoL_Bus_Util = 0.084589 
Either_Row_CoL_Bus_Util = 0.088140 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000357 
queue_avg = 0.246815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.246815
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116080 n_act=236 n_pre=220 n_ref_event=0 n_req=10582 n_rd=10521 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.1691
n_activity=55505 dram_eff=0.3879
bk0: 726a 124490i bk1: 723a 124309i bk2: 684a 124557i bk3: 684a 124395i bk4: 652a 125598i bk5: 652a 125535i bk6: 640a 125767i bk7: 640a 125744i bk8: 640a 125778i bk9: 640a 125772i bk10: 640a 125897i bk11: 640a 125851i bk12: 640a 125900i bk13: 640a 125865i bk14: 640a 125825i bk15: 640a 125809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979210
Row_Buffer_Locality_read = 0.982416
Row_Buffer_Locality_write = 0.426230
Bank_Level_Parallism = 1.342214
Bank_Level_Parallism_Col = 1.275377
Bank_Level_Parallism_Ready = 1.075197
write_to_read_ratio_blp_rw_average = 0.041856
GrpLevelPara = 1.269469 

BW Util details:
bwutil = 0.169131 
total_CMD = 127298 
util_bw = 21530 
Wasted_Col = 10508 
Wasted_Row = 1636 
Idle = 93624 

BW Util Bottlenecks: 
RCDc_limit = 2464 
RCDWRc_limit = 214 
WTRc_limit = 373 
RTWc_limit = 828 
CCDLc_limit = 8144 
rwq = 0 
CCDLc_limit_alone = 8113 
WTRc_limit_alone = 350 
RTWc_limit_alone = 820 

Commands details: 
total_CMD = 127298 
n_nop = 116080 
Read = 10521 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 10582 
total_req = 10765 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 10765 
Row_Bus_Util =  0.003582 
CoL_Bus_Util = 0.084565 
Either_Row_CoL_Bus_Util = 0.088124 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000267 
queue_avg = 0.247608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.247608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116082 n_act=230 n_pre=214 n_ref_event=0 n_req=10587 n_rd=10525 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1693
n_activity=55464 dram_eff=0.3885
bk0: 724a 124414i bk1: 727a 124359i bk2: 686a 124600i bk3: 684a 124445i bk4: 652a 125567i bk5: 652a 125556i bk6: 640a 125716i bk7: 640a 125672i bk8: 640a 125790i bk9: 640a 125892i bk10: 640a 125834i bk11: 640a 125824i bk12: 640a 125882i bk13: 640a 125876i bk14: 640a 125699i bk15: 640a 125790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979787
Row_Buffer_Locality_read = 0.982708
Row_Buffer_Locality_write = 0.483871
Bank_Level_Parallism = 1.345988
Bank_Level_Parallism_Col = 1.278279
Bank_Level_Parallism_Ready = 1.076638
write_to_read_ratio_blp_rw_average = 0.038702
GrpLevelPara = 1.265746 

BW Util details:
bwutil = 0.169256 
total_CMD = 127298 
util_bw = 21546 
Wasted_Col = 10787 
Wasted_Row = 1468 
Idle = 93497 

BW Util Bottlenecks: 
RCDc_limit = 2497 
RCDWRc_limit = 206 
WTRc_limit = 682 
RTWc_limit = 800 
CCDLc_limit = 8328 
rwq = 0 
CCDLc_limit_alone = 8281 
WTRc_limit_alone = 648 
RTWc_limit_alone = 787 

Commands details: 
total_CMD = 127298 
n_nop = 116082 
Read = 10525 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 10587 
total_req = 10773 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 10773 
Row_Bus_Util =  0.003488 
CoL_Bus_Util = 0.084628 
Either_Row_CoL_Bus_Util = 0.088108 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000089 
queue_avg = 0.241740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.24174
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116089 n_act=230 n_pre=214 n_ref_event=0 n_req=10583 n_rd=10521 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1692
n_activity=55638 dram_eff=0.3871
bk0: 723a 124607i bk1: 724a 124369i bk2: 684a 124523i bk3: 686a 124480i bk4: 652a 125623i bk5: 652a 125631i bk6: 640a 125808i bk7: 640a 125711i bk8: 640a 125821i bk9: 640a 125727i bk10: 640a 125818i bk11: 640a 125855i bk12: 640a 125872i bk13: 640a 125908i bk14: 640a 125772i bk15: 640a 125787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979779
Row_Buffer_Locality_read = 0.982701
Row_Buffer_Locality_write = 0.483871
Bank_Level_Parallism = 1.343767
Bank_Level_Parallism_Col = 1.269694
Bank_Level_Parallism_Ready = 1.061427
write_to_read_ratio_blp_rw_average = 0.043953
GrpLevelPara = 1.260826 

BW Util details:
bwutil = 0.169194 
total_CMD = 127298 
util_bw = 21538 
Wasted_Col = 10584 
Wasted_Row = 1411 
Idle = 93765 

BW Util Bottlenecks: 
RCDc_limit = 2330 
RCDWRc_limit = 196 
WTRc_limit = 446 
RTWc_limit = 829 
CCDLc_limit = 8309 
rwq = 0 
CCDLc_limit_alone = 8279 
WTRc_limit_alone = 431 
RTWc_limit_alone = 814 

Commands details: 
total_CMD = 127298 
n_nop = 116089 
Read = 10521 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 10583 
total_req = 10769 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 10769 
Row_Bus_Util =  0.003488 
CoL_Bus_Util = 0.084597 
Either_Row_CoL_Bus_Util = 0.088053 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000357 
queue_avg = 0.240899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.240899
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=127298 n_nop=116094 n_act=228 n_pre=212 n_ref_event=0 n_req=10580 n_rd=10518 n_rd_L2_A=0 n_write=0 n_wr_bk=248 bw_util=0.1691
n_activity=55026 dram_eff=0.3913
bk0: 724a 124404i bk1: 722a 124321i bk2: 684a 124661i bk3: 684a 124542i bk4: 652a 125622i bk5: 652a 125497i bk6: 640a 125788i bk7: 640a 125694i bk8: 640a 125772i bk9: 640a 125741i bk10: 640a 125788i bk11: 640a 125825i bk12: 640a 125822i bk13: 640a 125877i bk14: 640a 125883i bk15: 640a 125827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979962
Row_Buffer_Locality_read = 0.982791
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.352293
Bank_Level_Parallism_Col = 1.286236
Bank_Level_Parallism_Ready = 1.076302
write_to_read_ratio_blp_rw_average = 0.045168
GrpLevelPara = 1.277217 

BW Util details:
bwutil = 0.169146 
total_CMD = 127298 
util_bw = 21532 
Wasted_Col = 10513 
Wasted_Row = 1423 
Idle = 93830 

BW Util Bottlenecks: 
RCDc_limit = 2334 
RCDWRc_limit = 196 
WTRc_limit = 516 
RTWc_limit = 923 
CCDLc_limit = 8175 
rwq = 0 
CCDLc_limit_alone = 8126 
WTRc_limit_alone = 505 
RTWc_limit_alone = 885 

Commands details: 
total_CMD = 127298 
n_nop = 116094 
Read = 10518 
Write = 0 
L2_Alloc = 0 
L2_WB = 248 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10580 
total_req = 10766 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 10766 
Row_Bus_Util =  0.003456 
CoL_Bus_Util = 0.084573 
Either_Row_CoL_Bus_Util = 0.088014 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000179 
queue_avg = 0.223130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.22313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7824, Miss = 5563, Miss_rate = 0.711, Pending_hits = 1686, Reservation_fails = 0
L2_cache_bank[1]: Access = 7783, Miss = 5551, Miss_rate = 0.713, Pending_hits = 1651, Reservation_fails = 0
L2_cache_bank[2]: Access = 7817, Miss = 5553, Miss_rate = 0.710, Pending_hits = 1671, Reservation_fails = 0
L2_cache_bank[3]: Access = 7814, Miss = 5552, Miss_rate = 0.711, Pending_hits = 1673, Reservation_fails = 0
L2_cache_bank[4]: Access = 7804, Miss = 5556, Miss_rate = 0.712, Pending_hits = 1620, Reservation_fails = 0
L2_cache_bank[5]: Access = 7803, Miss = 5539, Miss_rate = 0.710, Pending_hits = 1635, Reservation_fails = 0
L2_cache_bank[6]: Access = 7838, Miss = 5547, Miss_rate = 0.708, Pending_hits = 1694, Reservation_fails = 0
L2_cache_bank[7]: Access = 7825, Miss = 5547, Miss_rate = 0.709, Pending_hits = 1672, Reservation_fails = 0
L2_cache_bank[8]: Access = 7765, Miss = 5542, Miss_rate = 0.714, Pending_hits = 1710, Reservation_fails = 0
L2_cache_bank[9]: Access = 7785, Miss = 5543, Miss_rate = 0.712, Pending_hits = 1746, Reservation_fails = 0
L2_cache_bank[10]: Access = 7784, Miss = 5544, Miss_rate = 0.712, Pending_hits = 1702, Reservation_fails = 0
L2_cache_bank[11]: Access = 7757, Miss = 5538, Miss_rate = 0.714, Pending_hits = 1655, Reservation_fails = 0
L2_cache_bank[12]: Access = 7768, Miss = 5543, Miss_rate = 0.714, Pending_hits = 1690, Reservation_fails = 0
L2_cache_bank[13]: Access = 7785, Miss = 5547, Miss_rate = 0.713, Pending_hits = 1674, Reservation_fails = 0
L2_cache_bank[14]: Access = 7749, Miss = 5538, Miss_rate = 0.715, Pending_hits = 1637, Reservation_fails = 0
L2_cache_bank[15]: Access = 7755, Miss = 5547, Miss_rate = 0.715, Pending_hits = 1668, Reservation_fails = 0
L2_cache_bank[16]: Access = 7769, Miss = 5544, Miss_rate = 0.714, Pending_hits = 1669, Reservation_fails = 0
L2_cache_bank[17]: Access = 7746, Miss = 5543, Miss_rate = 0.716, Pending_hits = 1631, Reservation_fails = 0
L2_cache_bank[18]: Access = 7730, Miss = 5549, Miss_rate = 0.718, Pending_hits = 1625, Reservation_fails = 0
L2_cache_bank[19]: Access = 7744, Miss = 5549, Miss_rate = 0.717, Pending_hits = 1684, Reservation_fails = 0
L2_cache_bank[20]: Access = 7743, Miss = 5543, Miss_rate = 0.716, Pending_hits = 1671, Reservation_fails = 0
L2_cache_bank[21]: Access = 7723, Miss = 5545, Miss_rate = 0.718, Pending_hits = 1634, Reservation_fails = 0
L2_cache_bank[22]: Access = 7731, Miss = 5538, Miss_rate = 0.716, Pending_hits = 1578, Reservation_fails = 0
L2_cache_bank[23]: Access = 7739, Miss = 5536, Miss_rate = 0.715, Pending_hits = 1612, Reservation_fails = 0
L2_total_cache_accesses = 186581
L2_total_cache_misses = 133097
L2_total_cache_miss_rate = 0.7133
L2_total_cache_pending_hits = 39888
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95013
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5443
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=186581
icnt_total_pkts_simt_to_mem=186231
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30007
	minimum = 5
	maximum = 74
Network latency average = 7.30007
	minimum = 5
	maximum = 74
Slowest packet = 372298
Flit latency average = 7.30007
	minimum = 5
	maximum = 74
Slowest flit = 372298
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.13581
	minimum = 0.104884 (at node 35)
	maximum = 0.235913 (at node 7)
Accepted packet rate average = 0.13581
	minimum = 0.104884 (at node 35)
	maximum = 0.235913 (at node 7)
Injected flit rate average = 0.13581
	minimum = 0.104884 (at node 35)
	maximum = 0.235913 (at node 7)
Accepted flit rate average= 0.13581
	minimum = 0.104884 (at node 35)
	maximum = 0.235913 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.88899 (5 samples)
	minimum = 5 (5 samples)
	maximum = 84.4 (5 samples)
Network latency average = 7.88857 (5 samples)
	minimum = 5 (5 samples)
	maximum = 84.4 (5 samples)
Flit latency average = 7.88857 (5 samples)
	minimum = 5 (5 samples)
	maximum = 84.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.138612 (5 samples)
	minimum = 0.108553 (5 samples)
	maximum = 0.230035 (5 samples)
Accepted packet rate average = 0.138612 (5 samples)
	minimum = 0.108553 (5 samples)
	maximum = 0.23035 (5 samples)
Injected flit rate average = 0.138612 (5 samples)
	minimum = 0.108553 (5 samples)
	maximum = 0.230035 (5 samples)
Accepted flit rate average = 0.138612 (5 samples)
	minimum = 0.108553 (5 samples)
	maximum = 0.23035 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 58 sec (118 sec)
gpgpu_simulation_rate = 533166 (inst/sec)
gpgpu_simulation_rate = 601 (cycle/sec)
gpgpu_silicon_slowdown = 1392678x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
