// Seed: 1802084078
module module_0;
  bit [-1 : -1] id_1 = -1'b0, id_2 = -1, id_3 = 1 <-> id_1.id_1;
  always id_2 <= 1;
  wire id_4 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4
    , id_8 = 1,
    output supply0 id_5
    , id_9,
    input uwire id_6
);
  wire id_10, id_11;
  xor primCall (id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
