/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
/*
 * Copyright (c) 2022 MediaTek Inc.
 *
 */

#ifndef _DT_BINDINGS_GCE_MT6985_H
#define _DT_BINDINGS_GCE_MT6985_H

/* assign timeout 0 also means default */
#define CMDQ_NO_TIMEOUT		0xffffffff
#define CMDQ_TIMEOUT_DEFAULT	1000

/* GCE thread priority */
#define CMDQ_THR_PRIO_LOWEST	0
#define CMDQ_THR_PRIO_1		1
#define CMDQ_THR_PRIO_2		2
#define CMDQ_THR_PRIO_3		3
#define CMDQ_THR_PRIO_4		4
#define CMDQ_THR_PRIO_5		5
#define CMDQ_THR_PRIO_6		6
#define CMDQ_THR_PRIO_HIGHEST	7

/* CPR count in 32bit register */
#define GCE_CPR_COUNT		1312

/* GCE subsys table */
#define SUBSYS_1300XXXX		0
#define SUBSYS_1400XXXX		1
#define SUBSYS_1401XXXX		2
#define SUBSYS_1402XXXX		3
#define SUBSYS_1502XXXX		4
#define SUBSYS_1880XXXX		5
#define SUBSYS_1881XXXX		6
#define SUBSYS_1882XXXX		7
#define SUBSYS_1883XXXX		8
#define SUBSYS_1884XXXX		9
#define SUBSYS_1000XXXX		10
#define SUBSYS_1001XXXX		11
#define SUBSYS_1002XXXX		12
#define SUBSYS_1003XXXX		13
#define SUBSYS_1004XXXX		14
#define SUBSYS_1005XXXX		15
#define SUBSYS_1020XXXX		16
#define SUBSYS_1028XXXX		17
#define SUBSYS_1700XXXX		18
#define SUBSYS_1701XXXX		19
#define SUBSYS_1702XXXX		20
#define SUBSYS_1703XXXX		21
#define SUBSYS_1800XXXX		22
#define SUBSYS_1801XXXX		23
#define SUBSYS_1802XXXX		24
#define SUBSYS_1804XXXX		25
#define SUBSYS_1805XXXX		26
#define SUBSYS_1808XXXX		27
#define SUBSYS_180aXXXX		28
#define SUBSYS_180bXXXX		29
#define SUBSYS_NO_SUPPORT	99

/* GCE General Purpose Register (GPR) support
 * Leave note for scenario usage here
 */
/* GCE: write mask */
#define GCE_GPR_R00		0x00
#define GCE_GPR_R01		0x01
/* MDP: P1: JPEG dest */
#define GCE_GPR_R02		0x02
#define GCE_GPR_R03		0x03
/* MDP: PQ color */
#define GCE_GPR_R04		0x04
/* MDP: 2D sharpness */
#define GCE_GPR_R05		0x05
/* DISP: poll esd */
#define GCE_GPR_R06		0x06
#define GCE_GPR_R07		0x07
/* MDP: P4: 2D sharpness dst */
#define GCE_GPR_R08		0x08
#define GCE_GPR_R09		0x09
/* VCU: poll with timeout for GPR timer */
#define GCE_GPR_R10		0x0A
#define GCE_GPR_R11		0x0B
/* CMDQ: debug */
#define GCE_GPR_R12		0x0C
#define GCE_GPR_R13		0x0D
/* CMDQ: P7: debug */
#define GCE_GPR_R14		0x0E
#define GCE_GPR_R15		0x0F

/* GCE-D hardware events */
#define CMDQ_EVENT_MMLSYS1_MDP_FG0_SOF 0
#define CMDQ_EVENT_MMLSYS1_MDP_C3D0_SOF 1
#define CMDQ_EVENT_MMLSYS1_MDP_MERGE0_SOF 2
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_2ND_SOF 3
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_SOF 4
#define CMDQ_EVENT_MMLSYS1_MDP_BIRSZ0_SOF 5
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC2_SOF 6
#define CMDQ_EVENT_MMLSYS1_MDP_DLI_ASYNC2_SOF 7
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_SOF 8
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ2_SOF 9
#define CMDQ_EVENT_MMLSYS1_MDP_DLO_ASYNC0_SOF 10
#define CMDQ_EVENT_MMLSYS1_MDP_DLI_ASYNC0_SOF 11
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_SOF 12
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_SOF 13
#define CMDQ_EVENT_MMLSYS1_MDP_COLOR0_SOF 14
#define CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_SOF 15
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ0_SOF 16
#define CMDQ_EVENT_MMLSYS1_MDP_AAL0_SOF 17
#define CMDQ_EVENT_MMLSYS1_MDP_HDR0_SOF 18
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_SOF 19
#define CMDQ_EVENT_MMLSYS1_MDP_AAL0_FRAME_DONE 20
#define CMDQ_EVENT_MMLSYS1_MDP_BIRSZ0_FRAME_DONE 21
#define CMDQ_EVENT_MMLSYS1_MDP_C3D0_FRAME_DONE 22
#define CMDQ_EVENT_MMLSYS1_MDP_COLOR0_FRAME_DONE 23
#define CMDQ_EVENT_MMLSYS1_MDP_FG0_FRAME_DONE 24
#define CMDQ_EVENT_MMLSYS1_MDP_HDR0_FRAME_DONE 25
#define CMDQ_EVENT_MMLSYS1_MDP_MERGE0_FRAME_DONE 26
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE 27
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_FRAME_DONE 28
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_2ND_FRAME_DONE 29
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_FRAME_DONE 30
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ0_FRAME_DONE 31
#define CMDQ_EVENT_MMLSYS1_MDP_RSZ2_FRAME_DONE 32
#define CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_FRAME_DONE 33
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE 34
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE 35
#define CMDQ_EVENT_MMLSYS1_LCM0_BUF_UNDERRUN 36
#define CMDQ_EVENT_MMLSYS1_LCM1_BUF_UNDERRUN 37
#define CMDQ_EVENT_MMLSYS1_LCM2_BUF_UNDERRUN 38
#define CMDQ_EVENT_MMLSYS1_LCM3_BUF_UNDERRUN 39
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_0 40
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_1 41
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_2 42
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_3 43
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_4 44
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_5 45
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_6 46
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_7 47
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_8 48
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_9 49
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_10 50
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_11 51
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_12 52
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_13 53
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_14 54
#define CMDQ_EVENT_MMLSYS1_STREAM_DONE_ENG_EVENT_15 55
#define CMDQ_EVENT_MMLSYS1_MDP_MERGE0_SW_RST_DONE_ENG_EVENT 56
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA0_SW_RST_DONE_ENG_EVENT 57
#define CMDQ_EVENT_MMLSYS1_MDP_RDMA2_SW_RST_DONE_ENG_EVENT 58
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_2ND_SW_RST_DONE_ENG_EVENT 59
#define CMDQ_EVENT_MMLSYS1_MDP_RROT0_SW_RST_DONE_ENG_EVENT 60
#define CMDQ_EVENT_MMLSYS1_MDP_WROT0_SW_RST_DONE_ENG_EVENT 61
#define CMDQ_EVENT_MMLSYS1_MDP_WROT2_SW_RST_DONE_ENG_EVENT 62
#define CMDQ_EVENT_MMLSYS1_MEM_ISOINTB_ENG_EVENT 63
#define CMDQ_EVENT_MMLSYS0_MDP_FG0_SOF 64
#define CMDQ_EVENT_MMLSYS0_MDP_C3D0_SOF 65
#define CMDQ_EVENT_MMLSYS0_MDP_MERGE0_SOF 66
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_2ND_SOF 67
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_SOF 68
#define CMDQ_EVENT_MMLSYS0_MDP_BIRSZ0_SOF 69
#define CMDQ_EVENT_MMLSYS0_MDP_DLO_ASYNC2_SOF 70
#define CMDQ_EVENT_MMLSYS0_MDP_DLI_ASYNC2_SOF 71
#define CMDQ_EVENT_MMLSYS0_MDP_WROT2_SOF 72
#define CMDQ_EVENT_MMLSYS0_MDP_RSZ2_SOF 73
#define CMDQ_EVENT_MMLSYS0_MDP_DLO_ASYNC0_SOF 74
#define CMDQ_EVENT_MMLSYS0_MDP_DLI_ASYNC0_SOF 75
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA2_SOF 76
#define CMDQ_EVENT_MMLSYS0_MDP_WROT0_SOF 77
#define CMDQ_EVENT_MMLSYS0_MDP_COLOR0_SOF 78
#define CMDQ_EVENT_MMLSYS0_MDP_TDSHP0_SOF 79
#define CMDQ_EVENT_MMLSYS0_MDP_RSZ0_SOF 80
#define CMDQ_EVENT_MMLSYS0_MDP_AAL0_SOF 81
#define CMDQ_EVENT_MMLSYS0_MDP_HDR0_SOF 82
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA0_SOF 83
#define CMDQ_EVENT_MMLSYS0_MDP_AAL0_FRAME_DONE 84
#define CMDQ_EVENT_MMLSYS0_MDP_BIRSZ0_FRAME_DONE 85
#define CMDQ_EVENT_MMLSYS0_MDP_C3D0_FRAME_DONE 86
#define CMDQ_EVENT_MMLSYS0_MDP_COLOR0_FRAME_DONE 87
#define CMDQ_EVENT_MMLSYS0_MDP_FG0_FRAME_DONE 88
#define CMDQ_EVENT_MMLSYS0_MDP_HDR0_FRAME_DONE 89
#define CMDQ_EVENT_MMLSYS0_MDP_MERGE0_FRAME_DONE 90
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA0_FRAME_DONE 91
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA2_FRAME_DONE 92
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_2ND_FRAME_DONE 93
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_FRAME_DONE 94
#define CMDQ_EVENT_MMLSYS0_MDP_RSZ0_FRAME_DONE 95
#define CMDQ_EVENT_MMLSYS0_MDP_RSZ2_FRAME_DONE 96
#define CMDQ_EVENT_MMLSYS0_MDP_TDSHP0_FRAME_DONE 97
#define CMDQ_EVENT_MMLSYS0_MDP_WROT0_FRAME_DONE 98
#define CMDQ_EVENT_MMLSYS0_MDP_WROT2_FRAME_DONE 99
#define CMDQ_EVENT_MMLSYS0_LCM0_BUF_UNDERRUN 100
#define CMDQ_EVENT_MMLSYS0_LCM1_BUF_UNDERRUN 101
#define CMDQ_EVENT_MMLSYS0_LCM2_BUF_UNDERRUN 102
#define CMDQ_EVENT_MMLSYS0_LCM3_BUF_UNDERRUN 103
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_0 104
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_1 105
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_2 106
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_3 107
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_4 108
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_5 109
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_6 110
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_7 111
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_8 112
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_9 113
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_10 114
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_11 115
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_12 116
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_13 117
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_14 118
#define CMDQ_EVENT_MMLSYS0_STREAM_DONE_ENG_EVENT_15 119
#define CMDQ_EVENT_MMLSYS0_MDP_MERGE0_SW_RST_DONE_ENG_EVENT 120
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA0_SW_RST_DONE_ENG_EVENT 121
#define CMDQ_EVENT_MMLSYS0_MDP_RDMA2_SW_RST_DONE_ENG_EVENT 122
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_2ND_SW_RST_DONE_ENG_EVENT 123
#define CMDQ_EVENT_MMLSYS0_MDP_RROT0_SW_RST_DONE_ENG_EVENT 124
#define CMDQ_EVENT_MMLSYS0_MDP_WROT0_SW_RST_DONE_ENG_EVENT 125
#define CMDQ_EVENT_MMLSYS0_MDP_WROT2_SW_RST_DONE_ENG_EVENT 126
#define CMDQ_EVENT_MMLSYS0_MEM_ISOINTB_ENG_EVENT 127

#define CMDQ_EVENT_OVL1_DISP_OVL0_2L_SOF 128
#define CMDQ_EVENT_OVL1_DISP_OVL1_2L_SOF 129
#define CMDQ_EVENT_OVL1_DISP_OVL2_2L_SOF 130
#define CMDQ_EVENT_OVL1_DISP_RSZ1_SOF 131
#define CMDQ_EVENT_OVL1_DISP_MDP_RSZ0_SOF 132
#define CMDQ_EVENT_OVL1_DISP_WDMA0_SOF 133
#define CMDQ_EVENT_OVL1_DISP_UFBC_WDMA0_SOF 134
#define CMDQ_EVENT_OVL1_DISP_WDMA2_SOF 135
#define CMDQ_EVENT_OVL1_DISP_DLI_ASYNC0_SOF 136
#define CMDQ_EVENT_OVL1_DISP_DLI_ASYNC1_SOF 137
#define CMDQ_EVENT_OVL1_DISP_DLI_ASYNC2_SOF 138
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC0_SOF 139
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC1_SOF 140
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC2_SOF 141
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC3_SOF 142
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC4_SOF 143
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC5_SOF 144
#define CMDQ_EVENT_OVL1_DISP_DLO_ASYNC6_SOF 145
#define CMDQ_EVENT_OVL1_INLINEROT0_SOF 146
#define CMDQ_EVENT_OVL1_DISP_Y2R0_SOF 147
#define CMDQ_EVENT_OVL1_DISP_Y2R1_SOF 148
#define CMDQ_EVENT_OVL1_DISP_WDMA2_FRAME_DONE 149
#define CMDQ_EVENT_OVL1_DISP_WDMA0_FRAME_DONE 150
#define CMDQ_EVENT_OVL1_DISP_UFBC_WDMA0_FRAME_DONE 151
#define CMDQ_EVENT_OVL1_DISP_RSZ1_FRAME_DONE 152
#define CMDQ_EVENT_OVL1_DISP_OVL2_2L_FRAME_DONE 153
#define CMDQ_EVENT_OVL1_DISP_OVL1_2L_FRAME_DONE 154
#define CMDQ_EVENT_OVL1_DISP_OVL0_2L_FRAME_DONE 155
#define CMDQ_EVENT_OVL1_DISP_MDP_RSZ0_FRAME_DONE 156
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_0 157
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_1 158
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_2 159
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_3 160
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_4 161
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_5 162
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_6 163
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_7 164
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_8 165
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_9 166
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_10 167
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_11 168
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_12 169
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_13 170
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_14 171
#define CMDQ_EVENT_OVL1_STREAM_DONE_ENG_EVENT_15 172
#define CMDQ_EVENT_OVL1_DISP_WDMA2_TARGET_LINE_END_ENG_EVENT 173
#define CMDQ_EVENT_OVL1_DISP_WDMA2_SW_RST_DONE_ENG_EVENT 174
#define CMDQ_EVENT_OVL1_DISP_WDMA0_TARGET_LINE_END_ENG_EVENT 175
#define CMDQ_EVENT_OVL1_DISP_WDMA0_SW_RST_DONE_ENG_ENG_EVENT 176
#define CMDQ_EVENT_OVL1_DISP_UFBC_WDMA0_TARGET_LINE_END_ENG_EVENT 177
#define CMDQ_EVENT_OVL1_DISP_OVL3_2L_RST_DONE_ENG_EVENT 178
#define CMDQ_EVENT_OVL1_DISP_OVL2_2L_RST_DONE_ENG_EVENT 179
#define CMDQ_EVENT_OVL1_DISP_OVL1_2L_RST_DONE_ENG_EVENT 180
#define CMDQ_EVENT_OVL1_DISP_OVL0_2L_RST_DONE_ENG_EVENT 181
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_0 182
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_1 183
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_2 184
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_3 185
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_4 186
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_5 187
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_6 188
#define CMDQ_EVENT_OVL1_BUF_UNDERRUN_ENG_EVENT_7 189
#define CMDQ_EVENT_OVL1_DISP_OVL4_2L_RST_DONE_ENG_EVENT 190
#define CMDQ_EVENT_OVL1_SRAM_ISOINT_B_INV 191
#define CMDQ_EVENT_OVL0_DISP_OVL0_2L_SOF 192
#define CMDQ_EVENT_OVL0_DISP_OVL1_2L_SOF 193
#define CMDQ_EVENT_OVL0_DISP_OVL2_2L_SOF 194
#define CMDQ_EVENT_OVL0_DISP_RSZ1_SOF 195
#define CMDQ_EVENT_OVL0_DISP_MDP_RSZ0_SOF 196
#define CMDQ_EVENT_OVL0_DISP_WDMA0_SOF 197
#define CMDQ_EVENT_OVL0_DISP_UFBC_WDMA0_SOF 198
#define CMDQ_EVENT_OVL0_DISP_WDMA2_SOF 199
#define CMDQ_EVENT_OVL0_DISP_DLI_ASYNC0_SOF 200
#define CMDQ_EVENT_OVL0_DISP_DLI_ASYNC1_SOF 201
#define CMDQ_EVENT_OVL0_DISP_DLI_ASYNC2_SOF 202
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC0_SOF 203
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC1_SOF 204
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC2_SOF 205
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC3_SOF 206
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC4_SOF 207
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC5_SOF 208
#define CMDQ_EVENT_OVL0_DISP_DLO_ASYNC6_SOF 209
#define CMDQ_EVENT_OVL0_INLINEROT0_SOF 210
#define CMDQ_EVENT_OVL0_DISP_Y2R0_SOF 211
#define CMDQ_EVENT_OVL0_DISP_Y2R1_SOF 212
#define CMDQ_EVENT_OVL0_DISP_WDMA2_FRAME_DONE 213
#define CMDQ_EVENT_OVL0_DISP_WDMA0_FRAME_DONE 214
#define CMDQ_EVENT_OVL0_DISP_UFBC_WDMA0_FRAME_DONE 215
#define CMDQ_EVENT_OVL0_DISP_RSZ1_FRAME_DONE 216
#define CMDQ_EVENT_OVL0_DISP_OVL2_2L_FRAME_DONE 217
#define CMDQ_EVENT_OVL0_DISP_OVL1_2L_FRAME_DONE 218
#define CMDQ_EVENT_OVL0_DISP_OVL0_2L_FRAME_DONE 219
#define CMDQ_EVENT_OVL0_DISP_MDP_RSZ0_FRAME_DONE 220
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_0 221
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_1 222
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_2 223
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_3 224
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_4 225
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_5 226
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_6 227
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_7 228
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_8 229
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_9 230
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_10 231
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_11 232
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_12 233
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_13 234
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_14 235
#define CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_15 236
#define CMDQ_EVENT_OVL0_DISP_WDMA2_TARGET_LINE_END_ENG_EVENT 237
#define CMDQ_EVENT_OVL0_DISP_WDMA2_SW_RST_DONE_ENG_EVENT 238
#define CMDQ_EVENT_OVL0_DISP_WDMA0_TARGET_LINE_END_ENG_EVENT 239
#define CMDQ_EVENT_OVL0_DISP_WDMA0_SW_RST_DONE_ENG_ENG_EVENT 240
#define CMDQ_EVENT_OVL0_DISP_UFBC_WDMA0_TARGET_LINE_END_ENG_EVENT 241
#define CMDQ_EVENT_OVL0_DISP_OVL3_2L_RST_DONE_ENG_EVENT 242
#define CMDQ_EVENT_OVL0_DISP_OVL2_2L_RST_DONE_ENG_EVENT 243
#define CMDQ_EVENT_OVL0_DISP_OVL1_2L_RST_DONE_ENG_EVENT 244
#define CMDQ_EVENT_OVL0_DISP_OVL0_2L_RST_DONE_ENG_EVENT 245
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_0 246
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_1 247
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_2 248
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_3 249
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_4 250
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_5 251
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_6 252
#define CMDQ_EVENT_OVL0_BUF_UNDERRUN_ENG_EVENT_7 253
#define CMDQ_EVENT_OVL0_DISP_OVL4_2L_RST_DONE_ENG_EVENT 254
#define CMDQ_EVENT_OVL0_SRAM_ISOINT_B_INV 255
#define CMDQ_EVENT_DISP0EVENT1_DISP_AAL0_SOF 256
#define CMDQ_EVENT_DISP0EVENT1_DISP_AAL1_SOF 257
#define CMDQ_EVENT_DISP0EVENT1_DISP_C3D0_SOF 258
#define CMDQ_EVENT_DISP0EVENT1_DISP_C3D1_SOF 259
#define CMDQ_EVENT_DISP0EVENT1_DISP_CCORR0_SOF 260
#define CMDQ_EVENT_DISP0EVENT1_DISP_CCORR1_SOF 261
#define CMDQ_EVENT_DISP0EVENT1_DISP_CCORR2_SOF 262
#define CMDQ_EVENT_DISP0EVENT1_DISP_CCORR3_SOF 263
#define CMDQ_EVENT_DISP0EVENT1_DISP_CHIST0_SOF 264
#define CMDQ_EVENT_DISP0EVENT1_DISP_CHIST1_SOF 265
#define CMDQ_EVENT_DISP0EVENT1_DISP_COLOR0_SOF 266
#define CMDQ_EVENT_DISP0EVENT1_DISP_COLOR1_SOF 267
#define CMDQ_EVENT_DISP0EVENT1_DISP_DITHER0_SOF 268
#define CMDQ_EVENT_DISP0EVENT1_DISP_DITHER1_SOF 269
#define CMDQ_EVENT_DISP0EVENT1_DISP_DITHER2_SOF 270
#define CMDQ_EVENT_DISP0EVENT1_DISP_Y2R0_FRAME_DONE 271
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_0 272
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_1 273
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_2 274
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_3 275
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_4 276
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_5 277
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_6 278
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_7 279
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_8 280
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_9 281
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_10 282
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_11 283
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_12 284
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_13 285
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_14 286
#define CMDQ_EVENT_DISP0EVENT1_STREAM_DONE_ENG_EVENT_15 287
#define CMDQ_EVENT_DPC_DT0_DONE 288
#define CMDQ_EVENT_DPC_DT1_DONE 289
#define CMDQ_EVENT_DPC_DT2_DONE 290
#define CMDQ_EVENT_DPC_DT3_DONE 291
#define CMDQ_EVENT_DPC_DT4_DONE 292
#define CMDQ_EVENT_DPC_DT5_DONE 293
#define CMDQ_EVENT_DPC_DT6_DONE 294
#define CMDQ_EVENT_DPC_DT7_DONE 295
#define CMDQ_EVENT_DPC_DT32_DONE 296
#define CMDQ_EVENT_DPC_DT33_DONE 297
#define CMDQ_EVENT_DPC_DT34_DONE 298
#define CMDQ_EVENT_DPC_DT35_DONE 299
#define CMDQ_EVENT_DPC_MMINFRA_OFF_START 300
#define CMDQ_EVENT_DPC_MMINFRA_OFF_END 301
#define CMDQ_EVENT_DPC_INFRA_OFF_START 302
#define CMDQ_EVENT_DPC_INFRA_OFF_END 303
#define CMDQ_EVENT_DPC_DT29_DONE 304
#define CMDQ_EVENT_DPC_DT30_DONE 305
#define CMDQ_EVENT_DPC_DT31_DONE 306
#define CMDQ_EVENT_DPC_DT54_DONE 307
#define CMDQ_EVENT_DPC_DT55_DONE 308
#define CMDQ_EVENT_DPC_DT56_DONE 309
#define CMDQ_EVENT_DPC_MML1_MTCMOS_OFF 310
#define CMDQ_EVENT_DPC_MML1_MTCMOS_ON 311
#define CMDQ_EVENT_DPC_OVL0_MTCMOS_OFF 312
#define CMDQ_EVENT_DPC_OVL0_MTCMOS_ON 313
#define CMDQ_EVENT_DPC_OVL1_MTCMOS_OFF 314
#define CMDQ_EVENT_DPC_OVL1_MTCMOS_ON 315
#define CMDQ_EVENT_DPC_DISP0_MTCMOS_OFF 316
#define CMDQ_EVENT_DPC_DISP0_MTCMOS_ON 317
#define CMDQ_EVENT_DPC_DISP1_MTCMOS_OFF 318
#define CMDQ_EVENT_DPC_DISP1_MTCMOS_ON 319
#define CMDQ_EVENT_DISP0EVENT0_DISP_GAMMA0_SOF 320
#define CMDQ_EVENT_DISP0EVENT0_DISP_GAMMA1_SOF 321
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_AAL0_SOF 322
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_RDMA0_SOF 323
#define CMDQ_EVENT_DISP0EVENT0_DISP_ODDMR0_SOF 324
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTALIGN0_SOF 325
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK0_SOF 326
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK1_SOF 327
#define CMDQ_EVENT_DISP0EVENT0_DISP_PWM0_SOF 328
#define CMDQ_EVENT_DISP0EVENT0_DISP_RSZ0_SOF 329
#define CMDQ_EVENT_DISP0EVENT0_DISP_RSZ1_SOF 330
#define CMDQ_EVENT_DISP0EVENT0_DISP_SPR0_SOF 331
#define CMDQ_EVENT_DISP0EVENT0_DISP_TDSHP0_SOF 332
#define CMDQ_EVENT_DISP0EVENT0_DISP_TDSHP1_SOF 333
#define CMDQ_EVENT_DISP0EVENT0_DISP_WDMA1_SOF 334
#define CMDQ_EVENT_DISP0EVENT0_DISP_Y2R0_SOF 335
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_AAL1_SOF 336
#define CMDQ_EVENT_DISP0EVENT0_DISP_WDMA1_FRAME_DONE 337
#define CMDQ_EVENT_DISP0EVENT0_DISP_TDSHP1_FRAME_DONE 338
#define CMDQ_EVENT_DISP0EVENT0_DISP_TDSHP0_FRAME_DONE 339
#define CMDQ_EVENT_DISP0EVENT0_DISP_SPR0_FRAME_DONE 340
#define CMDQ_EVENT_DISP0EVENT0_DISP_RSZ1_FRAME_DONE 341
#define CMDQ_EVENT_DISP0EVENT0_DISP_RSZ0FRAME_DONE 342
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK1_FRAME_DONE 343
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK0_FRAME_DONE 344
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTALIGN0_FRAME_DONE 345
#define CMDQ_EVENT_DISP0EVENT0_DISP_ODDMR0_FRAME_DONE 346
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_RDMA0_FRAME_DONE 347
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_AAL1_FRAME_DONE 348
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_AAL0_FRAME_DONE 349
#define CMDQ_EVENT_DISP0EVENT0_DISP_GAMMA1_FRAME_DONE 350
#define CMDQ_EVENT_DISP0EVENT0_DISP_GAMMA0_FRAME_DONE 351
#define CMDQ_EVENT_DISP0EVENT0_DISP_DITHER2_FRAME_DONE 352
#define CMDQ_EVENT_DISP0EVENT0_DISP_DITHER1_FRAME_DONE 353
#define CMDQ_EVENT_DISP0EVENT0_DISP_DITHER0_FRAME_DONE 354
#define CMDQ_EVENT_DISP0EVENT0_DISP_COLOR1_FRAME_DONE 355
#define CMDQ_EVENT_DISP0EVENT0_DISP_COLOR0_FRAME_DONE 356
#define CMDQ_EVENT_DISP0EVENT0_DISP_CHIST1_FRAME_DONE 357
#define CMDQ_EVENT_DISP0EVENT0_DISP_CHIST0_FRAME_DONE 358
#define CMDQ_EVENT_DISP0EVENT0_DISP_CCORR3_FRAME_DONE 359
#define CMDQ_EVENT_DISP0EVENT0_DISP_CCORR2_FRAME_DONE 360
#define CMDQ_EVENT_DISP0EVENT0_DISP_CCORR1_FRAME_DONE 361
#define CMDQ_EVENT_DISP0EVENT0_DISP_CCORR0_FRAME_DONE 362
#define CMDQ_EVENT_DISP0EVENT0_DISP_C3D1_FRAME_DONE 363
#define CMDQ_EVENT_DISP0EVENT0_DISP_C3D0_FRAME_DONE 364
#define CMDQ_EVENT_DISP0EVENT0_DISP_AAL1_FRAME_DONE 365
#define CMDQ_EVENT_DISP0EVENT0_DISP_AAL0_FRAME_DONE 366
#define CMDQ_EVENT_DISP0EVENT0_OCIP_SUBSYS_SRAM_ISOINT_ENG_EVENT 367
#define CMDQ_EVENT_DISP0EVENT0_DISP_WDMA1_TARGET_LINE_END_ENG_EVENT 368
#define CMDQ_EVENT_DISP0EVENT0_DISP_WDMA1_SW_RST_DONE_ENG_EVENT 369
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK1_RST_DONE_ENG_EVENT 370
#define CMDQ_EVENT_DISP0EVENT0_DISP_POSTMASK0_RST_DONE_ENG_EVENT 371
#define CMDQ_EVENT_DISP0EVENT0_DISP_MDP_RDMA0_SW_RST_DONE_ENG_EVENT 372

#define CMDQ_EVENT_DISP1_DISP_PWM0_SOF 384
#define CMDQ_EVENT_DISP1_DISP_PWM1_SOF 385
#define CMDQ_EVENT_DISP1_DISP_DLI_ASYNC0_SOF 386
#define CMDQ_EVENT_DISP1_DISP_DLI_ASYNC1_SOF 387
#define CMDQ_EVENT_DISP1_DISP_DLI_ASYNC2_SOF 388
#define CMDQ_EVENT_DISP1_DISP_DLI_ASYNC3_SOF 389
#define CMDQ_EVENT_DISP1_DISP_DLI_ASYNC4_SOF 390
#define CMDQ_EVENT_DISP1_DISP_MDP_RDMA0_SOF 391
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_SOF 392
#define CMDQ_EVENT_DISP1_DISP_DSI0_SOF 393
#define CMDQ_EVENT_DISP1_DISP_DSI1_SOF 394
#define CMDQ_EVENT_DISP1_DISP_DSI2_SOF 395
#define CMDQ_EVENT_DISP1_DISP_WDMA0_SOF 396
#define CMDQ_EVENT_DISP1_DISP_WDMA1_SOF 397
#define CMDQ_EVENT_DISP1_DISP_WDMA2_SOF 398
#define CMDQ_EVENT_DISP1_DISP_MDP_RDMA0_FRAME_DONE 399
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE 400
#define CMDQ_EVENT_DISP1_DISP_DSI0_FRAME_DONE 401
#define CMDQ_EVENT_DISP1_DISP_DSI1_FRAME_DONE 402
#define CMDQ_EVENT_DISP1_DISP_DSI2_FRAME_DONE 403
#define CMDQ_EVENT_DISP1_DISP_WDMA0_FRAME_DONE 404
#define CMDQ_EVENT_DISP1_DISP_WDMA1_FRAME_DONE 405
#define CMDQ_EVENT_DISP1_DISP_WDMA2_FRAME_DONE 406
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_0 407
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_1 408
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_2 409
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_3 410
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_4 411
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_5 412
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_6 413
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_7 414
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_8 415
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_9 416
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_10 417
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_11 418
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_12 419
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_13 420
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_14 421
#define CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT_15 422
#define CMDQ_EVENT_DISP1_OCIP_SUBSYS_SRAM_ISOINT_ENG_EVENT 423
#define CMDQ_EVENT_DISP1_DISP_WDMA2_TARGET_LINE_END_ENG_EVENT 424
#define CMDQ_EVENT_DISP1_DISP_WDMA2_SW_RST_DONE_ENG_EVENT 425
#define CMDQ_EVENT_DISP1_DISP_WDMA1_TARGET_LINE_END_ENG_EVENT 426
#define CMDQ_EVENT_DISP1_DISP_WDMA1_SW_RST_DONE_ENG_EVENT 427
#define CMDQ_EVENT_DISP1_DISP_WDMA0_TARGET_LINE_END_ENG_EVENT 428
#define CMDQ_EVENT_DISP1_DISP_WDMA0_SW_RST_DONE_ENG_EVENT 429
#define CMDQ_EVENT_DISP1_DISP_MERGE0_ENG_EVENT 430
#define CMDQ_EVENT_DISP1_DISP_MDP_RDMA0_SW_RST_DONE_ENG_EVENT 431
#define CMDQ_EVENT_DISP1_DISP_GDMA0_SW_RST_DONE_ENG_EVENT 432
#define CMDQ_EVENT_DISP1_DISP_DSI2_VM_VFP_STR_ENG_EVENT 433
#define CMDQ_EVENT_DISP1_DISP_DSI2_VM_VBP_STR_ENG_EVENT 434
#define CMDQ_EVENT_DISP1_DISP_DSI2_VM_VACT_STR_ENG_EVENT 435
#define CMDQ_EVENT_DISP1_DISP_DSI2_VM_DONE_ENG_EVENT 436
#define CMDQ_EVENT_DISP1_DISP_DSI2_VM_CMD_DONE_ENG_EVENT 437
#define CMDQ_EVENT_DISP1_DISP_DSI2_TE_TIMEOUT_ENG_EVENT 438
#define CMDQ_EVENT_DISP1_DISP_DSI2_TE_ENG_EVENT 439
#define CMDQ_EVENT_DISP1_DISP_DSI2_TARGET_LINE_ENG_EVENT 440
#define CMDQ_EVENT_DISP1_DISP_DSI2_START_ENG_EVENT 441
#define CMDQ_EVENT_DISP1_DISP_DSI2_SLEEPOUT_DONE_ENG_EVENT 442
#define CMDQ_EVENT_DISP1_DISP_DSI2_SLEEPIN_ULPS_ENG_EVENT 443
#define CMDQ_EVENT_DISP1_DISP_DSI2_SKEWCAL_DONE_ENG_EVENT 444
#define CMDQ_EVENT_DISP1_DISP_DSI2_LTPO_VSYNC_ENG_EVENT 445
#define CMDQ_EVENT_DISP1_DISP_DSI2_LPRX_RDDATA_RDY_ENG_EVENT 446
#define CMDQ_EVENT_DISP1_DISP_DSI2_INTERNAL_SOF_ENG_EVENT 447
#define CMDQ_EVENT_DISP1_DISP_DSI2_INP_UNFINISH_ENG_EVENT 448
#define CMDQ_EVENT_DISP1_DISP_DSI2_DONE_ENG_EVENT 449
#define CMDQ_EVENT_DISP1_DISP_DSI2_CM_DONE_ENG_EVENT 450
#define CMDQ_EVENT_DISP1_DISP_DSI2_BUFFER_UNDERRUN_ENG_EVENT 451
#define CMDQ_EVENT_DISP1_DISP_DSI2_BTA_TIMEOUT_ENG_EVENT 452
#define CMDQ_EVENT_DISP1_DISP_DSI1_VM_VFP_STR_ENG_EVENT 453
#define CMDQ_EVENT_DISP1_DISP_DSI1_VM_VBP_STR_ENG_EVENT 454
#define CMDQ_EVENT_DISP1_DISP_DSI1_VM_VACT_STR_ENG_EVENT 455
#define CMDQ_EVENT_DISP1_DISP_DSI1_VM_DONE_ENG_EVENT 456
#define CMDQ_EVENT_DISP1_DISP_DSI1_VM_CMD_DONE_ENG_EVENT 457
#define CMDQ_EVENT_DISP1_DISP_DSI1_TE_TIMEOUT_ENG_EVENT 458
#define CMDQ_EVENT_DISP1_DISP_DSI1_TE_ENG_EVENT 459
#define CMDQ_EVENT_DISP1_DISP_DSI1_TARGET_LINE_ENG_EVENT 460
#define CMDQ_EVENT_DISP1_DISP_DSI1_START_ENG_EVENT 461
#define CMDQ_EVENT_DISP1_DISP_DSI1_SLEEPOUT_DONE_ENG_EVENT 462
#define CMDQ_EVENT_DISP1_DISP_DSI1_SLEEPIN_ULPS_ENG_EVENT 463
#define CMDQ_EVENT_DISP1_DISP_DSI1_SKEWCAL_DONE_ENG_EVENT 464
#define CMDQ_EVENT_DISP1_DISP_DSI1_LTPO_VSYNC_ENG_EVENT 465
#define CMDQ_EVENT_DISP1_DISP_DSI1_LPRX_RDDATA_RDY_ENG_EVENT 466
#define CMDQ_EVENT_DISP1_DISP_DSI1_INTERNAL_SOF_ENG_EVENT 467
#define CMDQ_EVENT_DISP1_DISP_DSI1_INP_UNFINISH_ENG_EVENT 468
#define CMDQ_EVENT_DISP1_DISP_DSI1_DONE_ENG_EVENT 469
#define CMDQ_EVENT_DISP1_DISP_DSI1_CM_DONE_ENG_EVENT 470
#define CMDQ_EVENT_DISP1_DISP_DSI1_BUFFER_UNDERRUN_ENG_EVENT 471
#define CMDQ_EVENT_DISP1_DISP_DSI1_BTA_TIMEOUT_ENG_EVENT 472
#define CMDQ_EVENT_DISP1_DISP_DSI0_VM_VFP_STR_ENG_EVENT 473
#define CMDQ_EVENT_DISP1_DISP_DSI0_VM_VBP_STR_ENG_EVENT 474
#define CMDQ_EVENT_DISP1_DISP_DSI0_VM_VACT_STR_ENG_EVENT 475
#define CMDQ_EVENT_DISP1_DISP_DSI0_VM_DONE_ENG_EVENT 476
#define CMDQ_EVENT_DISP1_DISP_DSI0_VM_CMD_DONE_ENG_EVENT 477
#define CMDQ_EVENT_DISP1_DISP_DSI0_TE_TIMEOUT_ENG_EVENT 478
#define CMDQ_EVENT_DISP1_DISP_DSI0_TE_ENG_EVENT 479
#define CMDQ_EVENT_DISP1_DISP_DSI0_TARGET_LINE_ENG_EVENT 480
#define CMDQ_EVENT_DISP1_DISP_DSI0_START_ENG_EVENT 481
#define CMDQ_EVENT_DISP1_DISP_DSI0_SLEEPOUT_DONE_ENG_EVENT 482
#define CMDQ_EVENT_DISP1_DISP_DSI0_SLEEPIN_ULPS_ENG_EVENT 483
#define CMDQ_EVENT_DISP1_DISP_DSI0_SKEWCAL_DONE_ENG_EVENT 484
#define CMDQ_EVENT_DISP1_DISP_DSI0_LTPO_VSYNC_ENG_EVENT 485
#define CMDQ_EVENT_DISP1_DISP_DSI0_LPRX_RDDATA_RDY_ENG_EVENT 486
#define CMDQ_EVENT_DISP1_DISP_DSI0_INTERNAL_SOF_ENG_EVENT 487
#define CMDQ_EVENT_DISP1_DISP_DSI0_INP_UNFINISH_ENG_EVENT 488
#define CMDQ_EVENT_DISP1_DISP_DSI0_DONE_ENG_EVENT 489
#define CMDQ_EVENT_DISP1_DISP_DSI0_CM_DONE_ENG_EVENT 490
#define CMDQ_EVENT_DISP1_DISP_DSI0_BUFFER_UNDERRUN_ENG_EVENT 491
#define CMDQ_EVENT_DISP1_DISP_DSI0_BTA_TIMEOUT_ENG_EVENT 492
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_VSYNC_START_ENG_EVENT 493
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_VSYNC_END_ENG_EVENT 494
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_VDE_START_ENG_EVENT 495
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_VDE_END_ENG_EVENT 496
#define CMDQ_EVENT_DISP1_DISP_DP_INTF0_TARGET_LINE_ENG_EVENT 497
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_0 498
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_1 499
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_2 500
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_3 501
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_4 502
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_5 503
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_6 504
#define CMDQ_EVENT_DISP1_BUF_UNDERRUN_ENG_EVENT_7 505

#define CMDQ_EVENT_DSI0_TE_I_DSI0_TE_I 898
#define CMDQ_EVENT_DSI1_TE_I_DSI1_TE_I 899
#define CMDQ_EVENT_DSI2_TE_I_DSI2_TE_I 900

#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_0 901
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_1 902
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_2 903
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_3 904
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_4 905
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_5 906
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_6 907
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_7 908
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_8 909
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_9 910
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_10 911
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_11 912
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_12 913
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_13 914
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_14 915
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_15 916
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_16 917
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_17 918
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_18 919
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_19 920
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_20 921
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_21 922
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_22 923
#define CMDQ_EVENT_POWEREVENT_GCE_EVENT_SUBSYS_PWR_ACK_23 924
#define CMDQ_EVENT_GCE_EVENT_DPTX_GCE_EVENT_DPTX_0 925
#define CMDQ_EVENT_GCE_EVENT_DPTX_GCE_EVENT_DPTX_1 926
#define CMDQ_EVENT_DSI3_TE_I_DSI3_TE_I 927
#define CMDQ_EVENT_SPI0_FINISH_EVENT_DSI4_TE_I 928
#define CMDQ_EVENT_SPI0_EVENT_EVENT_DSI5_TE_I 929

/* GCE-M hardware events */
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_0 0
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_1 1
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_2 2
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_3 3
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_4 4
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_5 5
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_6 6
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_7 7
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_8 8
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_9 9
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_10 10
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_11 11
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_12 12
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_13 13
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_14 14
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_15 15
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_16 16
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_17 17
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_18 18
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_19 19
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_20 20
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_21 21
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_22 22
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_23 23
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_24 24
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_25 25
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_26 26
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_27 27
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_28 28
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_29 29
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_30 30
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_31 31
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_32 32
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_33 33
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_34 34
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_35 35
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_36 36
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_37 37
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_38 38
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_39 39
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_40 40
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_41 41
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_42 42
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_43 43
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_44 44
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_45 45
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_46 46
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_47 47
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_48 48
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_49 49
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_50 50
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_51 51
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_52 52
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_53 53
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_54 54
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_55 55
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_56 56
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_57 57
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_58 58
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_59 59
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_60 60
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_61 61
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_62 62
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_63 63
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_64 64
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_65 65
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_66 66
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_67 67
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_68 68
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_69 69
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_70 70
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_71 71
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_72 72
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_73 73
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_74 74
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_75 75
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_76 76
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_77 77
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_78 78
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_79 79
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_80 80
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_81 81
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_82 82
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_83 83
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_84 84
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_85 85
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_86 86
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_87 87
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_88 88
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_89 89
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_90 90
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_91 91
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_92 92
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_93 93
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_94 94
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_95 95
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_96 96
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_97 97
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_98 98
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_99 99
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_100 100
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_101 101
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_102 102
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_103 103
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_104 104
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_105 105
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_106 106
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_107 107
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_108 108
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_109 109
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_110 110
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_111 111
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_112 112
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_113 113
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_114 114
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_115 115
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_116 116
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_117 117
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_118 118
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_119 119
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_120 120
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_121 121
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_122 122
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_123 123
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_124 124
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_125 125
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_126 126
#define CMDQ_EVENT_VDEC1_VDEC1_EVENT_127 127

#define CMDQ_EVENT_VENC3_VENC_RESERVED 128
#define CMDQ_EVENT_VENC3_VENC_FRAME_DONE 129
#define CMDQ_EVENT_VENC3_VENC_PAUSE_DONE 130
#define CMDQ_EVENT_VENC3_JPGENC_DONE 131
#define CMDQ_EVENT_VENC3_VENC_MB_DONE 132
#define CMDQ_EVENT_VENC3_VENC_128BYTE_DONE 133
#define CMDQ_EVENT_VENC3_JPGDEC_DONE 134
#define CMDQ_EVENT_VENC3_JPGDEC_C1_DONE 135
#define CMDQ_EVENT_VENC3_JPGDEC_INSUFF_DONE 136
#define CMDQ_EVENT_VENC3_JPGDEC_C1_INSUFF_DONE 137
#define CMDQ_EVENT_VENC3_WP_2ND_STAGE_DONE 138
#define CMDQ_EVENT_VENC3_WP_3RD_STAGE_DONE 139
#define CMDQ_EVENT_VENC3_PPS_HEADER_DONE 140
#define CMDQ_EVENT_VENC3_SPS_HEADER_DONE 141
#define CMDQ_EVENT_VENC3_VPS_HEADER_DONE 142
#define CMDQ_EVENT_VENC3_VENC_SLICE_DONE 143
#define CMDQ_EVENT_VENC3_VENC_SOC_SLICE_DONE 144
#define CMDQ_EVENT_VENC3_VENC_SOC_FRAME_DONE 145

#define CMDQ_EVENT_VENC2_VENC_FRAME_DONE 161
#define CMDQ_EVENT_VENC2_VENC_PAUSE_DONE 162
#define CMDQ_EVENT_VENC2_JPGENC_DONE 163
#define CMDQ_EVENT_VENC2_VENC_MB_DONE 164
#define CMDQ_EVENT_VENC2_VENC_128BYTE_DONE 165
#define CMDQ_EVENT_VENC2_JPGDEC_DONE 166
#define CMDQ_EVENT_VENC2_JPGDEC_C1_DONE 167
#define CMDQ_EVENT_VENC2_JPGDEC_INSUFF_DONE 168
#define CMDQ_EVENT_VENC2_JPGDEC_C1_INSUFF_DONE 169
#define CMDQ_EVENT_VENC2_WP_2ND_STAGE_DONE 170
#define CMDQ_EVENT_VENC2_WP_3RD_STAGE_DONE 171
#define CMDQ_EVENT_VENC2_PPS_HEADER_DONE 172
#define CMDQ_EVENT_VENC2_SPS_HEADER_DONE 173
#define CMDQ_EVENT_VENC2_VPS_HEADER_DONE 174
#define CMDQ_EVENT_VENC2_VENC_SLICE_DONE 175
#define CMDQ_EVENT_VENC2_VENC_SOC_SLICE_DONE 176
#define CMDQ_EVENT_VENC2_VENC_SOC_FRAME_DONE 177

#define CMDQ_EVENT_VENC1_VENC_FRAME_DONE 193
#define CMDQ_EVENT_VENC1_VENC_PAUSE_DONE 194
#define CMDQ_EVENT_VENC1_JPGENC_DONE 195
#define CMDQ_EVENT_VENC1_VENC_MB_DONE 196
#define CMDQ_EVENT_VENC1_VENC_128BYTE_DONE 197
#define CMDQ_EVENT_VENC1_JPGDEC_DONE 198
#define CMDQ_EVENT_VENC1_JPGDEC_C1_DONE 199
#define CMDQ_EVENT_VENC1_JPGDEC_INSUFF_DONE 200
#define CMDQ_EVENT_VENC1_JPGDEC_C1_INSUFF_DONE 201
#define CMDQ_EVENT_VENC1_WP_2ND_STAGE_DONE 202
#define CMDQ_EVENT_VENC1_WP_3RD_STAGE_DONE 203
#define CMDQ_EVENT_VENC1_PPS_HEADER_DONE 204
#define CMDQ_EVENT_VENC1_SPS_HEADER_DONE 205
#define CMDQ_EVENT_VENC1_VPS_HEADER_DONE 206
#define CMDQ_EVENT_VENC1_VENC_SLICE_DONE 207
#define CMDQ_EVENT_VENC1_VENC_SOC_SLICE_DONE 208
#define CMDQ_EVENT_VENC1_VENC_SOC_FRAME_DONE 209

#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_0 224
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_1 225
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_2 226
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_3 227
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_4 228
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_5 229
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_6 230
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_7 231
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_8 232
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_9 233
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_10 234
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_11 235
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_12 236
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_13 237
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_14 238
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_15 239
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_16 240
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_17 241
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_18 242
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_19 243
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_20 244
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_21 245
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_22 246
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_23 247
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_24 248
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_25 249
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_26 250
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_27 251
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_28 252
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_29 253
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_30 254
#define CMDQ_EVENT_VDEC2_VDEC2_EVENT_31 255
#define CMDQ_EVENT_IMG_IMG_EVENT_0 256

#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0 257
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1 258
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2 259
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3 260
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4 261
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5 262
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6 263
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7 264
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8 265
#define CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9 266
#define CMDQ_EVENT_IMG_TRAW0_DIP_DMA_ERR_EVENT 267
#define CMDQ_EVENT_IMG_TRAW0_DIP_RESERVED 268
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0 269
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1 270
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2 271
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3 272
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4 273
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5 274
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6 275
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7 276
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8 277
#define CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9 278
#define CMDQ_EVENT_IMG_TRAW1_DIP_DMA_ERR_EVENT 279
#define CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT 280
#define CMDQ_EVENT_IMG_ADLWR_TILE_DONE_EVENT 281
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0 282
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1 283
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2 284
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3 285
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4 286
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5 287
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6 288
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7 289
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8 290
#define CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9 291
#define CMDQ_EVENT_IMG_DIP_DMA_ERR_EVENT 292
#define CMDQ_EVENT_IMG_DIP_NR_DMA_ERR_EVENT 293
#define CMDQ_EVENT_IMG_DIP_DUMMY_0 294
#define CMDQ_EVENT_IMG_DIP_DUMMY_1 295
#define CMDQ_EVENT_IMG_DIP_DUMMY_2 296
#define CMDQ_EVENT_IMG_WPE_EIS_GCE_FRAME_DONE 297
#define CMDQ_EVENT_IMG_WPE_EIS_DONE_SYNC_OUT 298
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_0 299
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_1 300
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_2 301
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_3 302
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_4 303
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_5 304
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_6 305
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_7 306
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_8 307
#define CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_9 308
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0 309
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1 310
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2 311
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3 312
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4 313
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5 314
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6 315
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7 316
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8 317
#define CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9 318
#define CMDQ_EVENT_IMG_PQA_DMA_ERR_EVENT 319
#define CMDQ_EVENT_IMG_WPE0_DUMMY_0 320
#define CMDQ_EVENT_IMG_WPE0_DUMMY_1 321
#define CMDQ_EVENT_IMG_WPE0_DUMMY_2 322
#define CMDQ_EVENT_IMG_WPE_TNR_GCE_FRAME_DONE 323
#define CMDQ_EVENT_IMG_WPE_TNR_DONE_SYNC_OUT 324
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_0 325
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_1 326
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_2 327
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_3 328
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_4 329
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_5 330
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_6 331
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_7 332
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_8 333
#define CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_P2_9 334
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0 335
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1 336
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2 337
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3 338
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4 339
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5 340
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6 341
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7 342
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8 343
#define CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9 344
#define CMDQ_EVENT_IMG_PQB_DMA_ERR_EVENT 345
#define CMDQ_EVENT_IMG_WPE1_DUMMY_0 346
#define CMDQ_EVENT_IMG_WPE1_DUMMY_1 347
#define CMDQ_EVENT_IMG_WPE1_DUMMY_2 348
#define CMDQ_EVENT_IMG_WPE_LITE_GCE_FRAME_DONE 349
#define CMDQ_EVENT_IMG_WPE_LITE_DONE_SYNC_OUT 350
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_0 351
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_1 352
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_2 353
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_3 354
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_4 355
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_5 356
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_6 357
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_7 358
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_8 359
#define CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_9 360
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_0 361
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_1 362
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_2 363
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_3 364
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_4 365
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_5 366
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_6 367
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_7 368
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_8 369
#define CMDQ_EVENT_IMG_XTRAW_RESERVED_9 370
#define CMDQ_EVENT_IMG_XTRAW_DMA_ERR_EVENT_RESERVED 371
#define CMDQ_EVENT_IMG_WPE2_DUMMY_0 372
#define CMDQ_EVENT_IMG_WPE2_DUMMY_1 373
#define CMDQ_EVENT_IMG_WPE2_DUMMY_2 374
#define CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE 375
#define CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE 376
#define CMDQ_EVENT_IMG_IMGSYS_IPE_MMG_DONE 377
#define CMDQ_EVENT_IMG_IMG_EVENT_122 378
#define CMDQ_EVENT_IMG_IMG_EVENT_123 379
#define CMDQ_EVENT_IMG_IMG_EVENT_124 380
#define CMDQ_EVENT_IMG_IMG_EVENT_125 381
#define CMDQ_EVENT_IMG_IMG_EVENT_126 382
#define CMDQ_EVENT_IMG_IMG_EVENT_127 383

#define CMDQ_EVENT_CAM_CAM_SUBA_SW_PASS1_DONE 385
#define CMDQ_EVENT_CAM_CAM_SUBB_SW_PASS1_DONE 386
#define CMDQ_EVENT_CAM_CAM_SUBC_SW_PASS1_DONE 387
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_0 388
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_1 389
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_2 390
#define CMDQ_EVENT_CAM_CAMSV_A_SW_PASS1_DONE_3 391
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_0 392
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_1 393
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_2 394
#define CMDQ_EVENT_CAM_CAMSV_B_SW_PASS1_DONE_3 395
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_0 396
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_1 397
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_2 398
#define CMDQ_EVENT_CAM_CAMSV_C_SW_PASS1_DONE_3 399
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_0 400
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_1 401
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_2 402
#define CMDQ_EVENT_CAM_CAMSV_D_SW_PASS1_DONE_3 403
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_0 404
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_1 405
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_2 406
#define CMDQ_EVENT_CAM_CAMSV_E_SW_PASS1_DONE_3 407
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_0 408
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_1 409
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_2 410
#define CMDQ_EVENT_CAM_CAMSV_F_SW_PASS1_DONE_3 411
#define CMDQ_EVENT_CAM_MRAW_0_SW_PASS1_DONE 412
#define CMDQ_EVENT_CAM_MRAW_1_SW_PASS1_DONE 413
#define CMDQ_EVENT_CAM_MRAW_2_SW_PASS1_DONE 414
#define CMDQ_EVENT_CAM_MRAW_3_SW_PASS1_DONE 415
#define CMDQ_EVENT_CAM_UISP_SW_PASS1_DONE 416
#define CMDQ_EVENT_CAM_SENINF_CAM0_FIFO_FULL 417
#define CMDQ_EVENT_CAM_SENINF_CAM1_FIFO_FULL 418
#define CMDQ_EVENT_CAM_SENINF_CAM2_FIFO_FULL 419
#define CMDQ_EVENT_CAM_SENINF_CAM3_FIFO_FULL 420
#define CMDQ_EVENT_CAM_SENINF_CAM4_FIFO_FULL 421
#define CMDQ_EVENT_CAM_SENINF_CAM5_FIFO_FULL 422
#define CMDQ_EVENT_CAM_SENINF_CAM6_FIFO_FULL 423
#define CMDQ_EVENT_CAM_SENINF_CAM7_FIFO_FULL 424
#define CMDQ_EVENT_CAM_SENINF_CAM8_FIFO_FULL 425
#define CMDQ_EVENT_CAM_SENINF_CAM9_FIFO_FULL 426
#define CMDQ_EVENT_CAM_SENINF_CAM10_FIFO_FULL 427
#define CMDQ_EVENT_CAM_SENINF_CAM11_FIFO_FULL 428
#define CMDQ_EVENT_CAM_SENINF_CAM12_FIFO_FULL 429
#define CMDQ_EVENT_CAM_TG_MRAW0_OUT_SOF 431
#define CMDQ_EVENT_CAM_TG_MRAW1_OUT_SOF 432
#define CMDQ_EVENT_CAM_TG_MRAW2_OUT_SOF 433
#define CMDQ_EVENT_CAM_TG_MRAW3_OUT_SOF 434
#define CMDQ_EVENT_CAM_PDA0_IRQO_EVENT_DONE_D1 435
#define CMDQ_EVENT_CAM_PDA1_IRQO_EVENT_DONE_D1 436
#define CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT 437
#define CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT 438
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT1 439
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT2 440
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT3 441
#define CMDQ_EVENT_CAM_CAM_SUBA_TG_INT4 442
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT1 443
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT2 444
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT3 445
#define CMDQ_EVENT_CAM_CAM_SUBB_TG_INT4 446
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT1 447
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT2 448
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT3 449
#define CMDQ_EVENT_CAM_CAM_SUBC_TG_INT4 450
#define CMDQ_EVENT_CAM_CAM_SUBA_IMGO_R1_LOW_LATENCY_LINE_CNT_INT 451
#define CMDQ_EVENT_CAM_CAM_SUBA_YUVO_R1_LOW_LATENCY_LINE_CNT_INT 452
#define CMDQ_EVENT_CAM_CAM_SUBA_YUVO_R3_LOW_LATENCY_LINE_CNT_INT 453
#define CMDQ_EVENT_CAM_CAM_SUBA_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT 454
#define CMDQ_EVENT_CAM_CAM_SUBB_IMGO_R1_LOW_LATENCY_LINE_CNT_INT 455
#define CMDQ_EVENT_CAM_CAM_SUBB_YUVO_R1_LOW_LATENCY_LINE_CNT_INT 456
#define CMDQ_EVENT_CAM_CAM_SUBB_YUVO_R3_LOW_LATENCY_LINE_CNT_INT 457
#define CMDQ_EVENT_CAM_CAM_SUBB_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT 458
#define CMDQ_EVENT_CAM_CAM_SUBC_IMGO_R1_LOW_LATENCY_LINE_CNT_INT 459
#define CMDQ_EVENT_CAM_CAM_SUBC_YUVO_R1_LOW_LATENCY_LINE_CNT_INT 460
#define CMDQ_EVENT_CAM_CAM_SUBC_YUVO_R3_LOW_LATENCY_LINE_CNT_INT 461
#define CMDQ_EVENT_CAM_CAM_SUBC_DRZS4NO_R1_LOW_LATENCY_LINE_CNT_INT 462
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBA 463
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBB 464
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_SUBC 465
#define CMDQ_EVENT_CAM_RAW_SEL_SOF_UISP 466
#define CMDQ_EVENT_CAM_CAM_SUBA_RING_BUFFER_OVERFLOW_INT_IN 467
#define CMDQ_EVENT_CAM_CAM_SUBB_RING_BUFFER_OVERFLOW_INT_IN 468
#define CMDQ_EVENT_CAM_CAM_SUBC_RING_BUFFER_OVERFLOW_INT_IN 469

#define CMDQ_EVENT_CAM_ADL_WR_FRAME_DONE 471
#define CMDQ_EVENT_CAM_ADL_RD_FRAME_DONE 472
#define CMDQ_EVENT_CAM_DVGF_CMQ_EVENT 473
#define CMDQ_EVENT_CAM_FUS_LA_CMQ_EVENT_0 474
#define CMDQ_EVENT_CAM_FUS_LA_CMQ_EVENT_1 475
#define CMDQ_EVENT_CAM_FUS_YC_CMQ_EVENT_0 476
#define CMDQ_EVENT_CAM_FUS_YC_CMQ_EVENT_1 477
#define CMDQ_EVENT_CAM_SENINF_CAM13_FIFO_FULL 478
#define CMDQ_EVENT_CAM_SENINF_CAM14_FIFO_FULL 479
#define CMDQ_EVENT_CAM_SENINF_CAM15_FIFO_FULL 480
#define CMDQ_EVENT_CAM_SENINF_CAM16_FIFO_FULL 481
#define CMDQ_EVENT_CAM_SENINF_CAM17_FIFO_FULL 482

#define CMDQ_EVENT_SMI_EVENT_MMINFRA_SMI_MMSRAM_COMM_SMIASSER 898
#define CMDQ_EVENT_SMI_EVENT_MMINFRA_SMI_MDP_COMM_SMIASSER 899
#define CMDQ_EVENT_SMI_EVENT_MMINFRA_SMI_DISP_COMM_SMIASSER 900

#define CMDQ_MAX_HW_EVENT				512
/* end of hw event and begin of sw token */


/* CMDQ sw tokens
 * Following definitions are gce sw token which may use by clients
 * event operation API.
 * Note that token 512 to 639 may set secure
 */

/* begin of GCE-D sw token */
/* MML sw tokens */
#define CMDQ_SYNC_TOKEN_MML_BUFA			630
#define CMDQ_SYNC_TOKEN_MML_BUFB			631
#define CMDQ_SYNC_TOKEN_MML_BUF_NEXT			632
#define CMDQ_SYNC_TOKEN_MML_IR_MML_READY		633
#define CMDQ_SYNC_TOKEN_MML_IR_DISP_READY		634
#define CMDQ_SYNC_TOKEN_MML_MML_STOP			635
#define CMDQ_SYNC_TOKEN_MML_PIPE0			636
#define CMDQ_SYNC_TOKEN_MML_PIPE1			637
#define CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT			638
#define CMDQ_SYNC_TOKEN_MML_APU_START			639

/* Config thread notify trigger thread */
#define CMDQ_SYNC_TOKEN_CONFIG_DIRTY			640
/* Trigger thread notify config thread */
#define CMDQ_SYNC_TOKEN_STREAM_EOF			641
/* Block Trigger thread until the ESD check finishes. */
#define CMDQ_SYNC_TOKEN_ESD_EOF				642
#define CMDQ_SYNC_TOKEN_STREAM_BLOCK			643
/* check CABC setup finish */
#define CMDQ_SYNC_TOKEN_CABC_EOF			644

/*VFP period token for Msync*/
#define CMDQ_SYNC_TOKEN_VFP_PERIOD			645
/* SW sync token for dual display */
#define CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1			694
#define CMDQ_SYNC_TOKEN_STREAM_EOF_1			695
#define CMDQ_SYNC_TOKEN_ESD_EOF_1			696
#define CMDQ_SYNC_TOKEN_STREAM_BLOCK_1			697
#define CMDQ_SYNC_TOKEN_CABC_EOF_1			698
/* SW sync token between display and mml */
#define CMDQ_SYNC_TOKEN_MML_DISP_DONE_EVENT		699

/* GPR access tokens (for HW register backup)
 * There are 15 32-bit GPR, 3 GPR form a set
 * (64-bit for address, 32-bit for value)
 * MUST NOT CHANGE, these tokens sync with MDP
 */
#define CMDQ_SYNC_TOKEN_GPR_SET_0			700
#define CMDQ_SYNC_TOKEN_GPR_SET_1			701
#define CMDQ_SYNC_TOKEN_GPR_SET_2			702
#define CMDQ_SYNC_TOKEN_GPR_SET_3			703
#define CMDQ_SYNC_TOKEN_GPR_SET_4			704

#define CMDQ_SYNC_TOKEN_TE_0				705
#define CMDQ_SYNC_TOKEN_PREFETCH_TE_0			706
#define CMDQ_SYNC_TOKEN_VIDLE_POWER_ON			707
#define CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE		708

/* Resource lock event to control resource in GCE thread */
#define CMDQ_SYNC_RESOURCE_WROT0			710
#define CMDQ_SYNC_RESOURCE_WROT1			711

/* HW TRACE sw token */
#define CMDQ_SYNC_TOKEN_HW_TRACE_WAIT			712
#define CMDQ_SYNC_TOKEN_HW_TRACE_LOCK			713

/* SW sync token for dual display */
#define CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3			714
#define CMDQ_SYNC_TOKEN_STREAM_EOF_3			715
#define CMDQ_SYNC_TOKEN_ESD_EOF_3			716
#define CMDQ_SYNC_TOKEN_STREAM_BLOCK_3			717
#define CMDQ_SYNC_TOKEN_CABC_EOF_3			718
/* end of GCE-D sw token */

/* begin of GCE-M sw token */
/* IMGSYS_POOL */
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_1		514
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_2		515
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_3		516
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_4		517
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_5		518
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_6		519
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_7		520
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_8		521
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_9		522
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_10		523
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_11		524
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_12		525
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_13		526
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_14		527
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_15		528
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_16		529
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_17		530
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_18		531
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_19		532
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_20		533
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_21		534
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_22		535
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_23		536
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_24		537
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_25		538
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_26		539
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_27		540
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_28		541
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_29		542
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_30		543
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_31		544
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_32		545
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_33		546
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_34		547
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_35		548
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_36		549
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_37		550
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_38		551
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_39		552
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_40		553
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_41		554
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_42		555
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_43		556
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_44		557
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_45		558
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_46		559
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_47		560
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_48		561
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_49		562
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_50		563
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_51		564
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_52		565
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_53		566
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_54		567
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_55		568
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_56		569
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_57		570
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_58		571
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_59		572
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_60		573
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_61		574
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_62		575
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_63		576
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_64		577
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_65		578
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_66		579
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_67		580
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_68		581
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_69		582
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_70		583
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_71		584
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_72		585
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_73		586
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_74		587
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_75		588
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_76		589
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_77		590
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_78		591
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_79		592
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_80		593
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_81		594
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_82		595
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_83		596
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_84		597
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_85		598
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_86		599
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_87		600
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_88		601
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_89		602
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_90		603
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_91		604
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_92		605
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_93		606
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_94		607
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_95		608
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_96		609
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_97		610
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_98		611
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_99		612
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_100		613
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_101		614
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_102		615
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_103		616
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_104		617
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_105		618
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_106		619
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_107		620
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_108		621
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_109		622
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_110		623
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_111		624
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_112		625
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_113		626
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_114		627
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_115		628
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_116		629
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_117		630
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_118		631
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_119		632
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_120		633
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_121		634
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_122		635
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_123		636
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_124		637
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_125		638
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_126		639
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_127		640
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_128		641
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_129		642
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_130		643
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_131		644
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_132		645
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_133		646

#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_134		694
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_135		695
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_136		696
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_137		697
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_138		698
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_139		699
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_140		700
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_141		701
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_142		702
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_143		703
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_144		704
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_145		705
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_146		706
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_147		707
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_148		708
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_149		709
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_150		710
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_151		711
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_152		714
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_153		715
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_154		716
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_155		717
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_156		718
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_157		719
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_158		720
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_159		721
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_160		722
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_161		723
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_162		724
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_163		725
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_164		726
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_165		727
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_166		728
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_167		729
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_168		730
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_169		731
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_170		732
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_171		733
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_172		734
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_173		735
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_174		736
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_175		737
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_176		738
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_177		739
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_178		740
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_179		741
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_180		742
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_181		743
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_182		744
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_183		745
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_184		746
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_185		747
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_186		748
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_187		749
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_188		750
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_189		751
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_190		752
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_191		753
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_192		754
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_193		755
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_194		756
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_195		757
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_196		758
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_197		759
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_198		760
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_199		761
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_200		762
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_201		763
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_202		764
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_203		765
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_204		766
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_205		767
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_206		784
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_207		785
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_208		786
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_209		787
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_210		788
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_211		789
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_212		790
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_213		791
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_214		792
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_215		793
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_216		794
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_217		795
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_218		796
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_219		797
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_220		798
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_221		799

#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_222		833
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_223		834
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_224		835
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_225		836
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_226		837
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_227		838
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_228		839
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_229		840
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_230		841
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_231		842
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_232		843
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_233		844
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_234		845
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_235		846
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_236		847
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_237		848
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_238		849
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_239		850
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_240		851
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_241		852
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_242		853
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_243		854
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_244		855
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_245		856
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_246		857
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_247		858
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_248		859
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_249		860
#define	CMDQ_SYNC_TOKEN_IMGSYS_POOL_250		861

#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_251		901
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_252		902
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_253		903
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_254		904
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_255		905
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_256		906
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_257		907
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_258		908
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_259		909
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_260		910
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_261		911
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_262		912
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_263		913
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_264		914
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_265		915
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_266		916
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_267		917
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_268		918
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_269		919
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_270		920
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_271		921
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_272		922
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_273		923
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_274		924
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_275		925
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_276		926
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_277		927
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_278		928
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_279		929
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_280		930
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_281		931
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_282		932
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_283		933
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_284		934
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_285		935
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_286		936
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_287		937
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_288		938
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_289		939
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_290		940
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_291		941
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_292		942
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_293		943
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_294		944
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_295		945
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_296		946
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_297		947
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_298		948
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_299		949
#define CMDQ_SYNC_TOKEN_IMGSYS_POOL_300		950


/* ISP sw token */
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS			665
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR			666
#define CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE			667
#define CMDQ_SYNC_TOKEN_IMGSYS_TRAW			668
#define CMDQ_SYNC_TOKEN_IMGSYS_LTRAW			669
#define CMDQ_SYNC_TOKEN_IMGSYS_XTRAW			670
#define CMDQ_SYNC_TOKEN_IMGSYS_DIP			671
#define CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A			672
#define CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B			673
#define CMDQ_SYNC_TOKEN_IPESYS_ME			674
#define CMDQ_SYNC_TOKEN_APUSYS_APU			675
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW			676
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW		677
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_XTRAW		678
#define CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP			679

/* IMG sw token for Qof */
#define CMDQ_SYNC_TOKEN_DIP_POWER_CTRL          862
#define CMDQ_SYNC_TOKEN_DIP_TRIG_PWR_ON    863
#define CMDQ_SYNC_TOKEN_DIP_PWR_ON         864
#define CMDQ_SYNC_TOKEN_DIP_TRIG_PWR_OFf   865
#define CMDQ_SYNC_TOKEN_DIP_PWR_OFF        866
#define CMDQ_SYNC_TOKEN_DIP_PWR_HAND_SHAKE 867

#define CMDQ_SYNC_TOKEN_TRAW_POWER_CTRL          868
#define CMDQ_SYNC_TOKEN_TRAW_TRIG_PWR_ON    869
#define CMDQ_SYNC_TOKEN_TRAW_PWR_ON         870
#define CMDQ_SYNC_TOKEN_TRAW_TRIG_PWR_OFf   871
#define CMDQ_SYNC_TOKEN_TRAW_PWR_OFF        872
#define CMDQ_SYNC_TOKEN_TRAW_PWR_HAND_SHAKE 873
/* end of GCE-M sw token */

/* begin of common sw token */

/* Notify normal CMDQ there are some secure task done
 * MUST NOT CHANGE, this token sync with secure world
 */
#define CMDQ_SYNC_SECURE_THR_EOF			647

/* CMDQ use sw token */
#define CMDQ_SYNC_TOKEN_USER_0				649
#define CMDQ_SYNC_TOKEN_USER_1				650
#define CMDQ_SYNC_TOKEN_POLL_MONITOR			651
#define CMDQ_SYNC_TOKEN_TPR_LOCK			652

/* TZMP sw token */
#define CMDQ_SYNC_TOKEN_TZMP_DISP_WAIT			653
#define CMDQ_SYNC_TOKEN_TZMP_DISP_SET			654
#define CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT			655
#define CMDQ_SYNC_TOKEN_TZMP_ISP_SET			656
#define CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT			657
#define CMDQ_SYNC_TOKEN_TZMP_AIE_SET			658
#define CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT			659
#define CMDQ_SYNC_TOKEN_TZMP_ADL_SET			660

/* PREBUILT sw token */
#define CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK		682
#define CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK		685
#define CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK		688
#define CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK		691
#define CMDQ_SYNC_TOKEN_DISP_VA_START			692
#define CMDQ_SYNC_TOKEN_DISP_VA_END			693

/* event for gpr timer, used in sleep and poll with timeout */
#define CMDQ_TOKEN_GPR_TIMER_R0				994
#define CMDQ_TOKEN_GPR_TIMER_R1				995
#define CMDQ_TOKEN_GPR_TIMER_R2				996
#define CMDQ_TOKEN_GPR_TIMER_R3				997
#define CMDQ_TOKEN_GPR_TIMER_R4				998
#define CMDQ_TOKEN_GPR_TIMER_R5				999
#define CMDQ_TOKEN_GPR_TIMER_R6				1000
#define CMDQ_TOKEN_GPR_TIMER_R7				1001
#define CMDQ_TOKEN_GPR_TIMER_R8				1002
#define CMDQ_TOKEN_GPR_TIMER_R9				1003
#define CMDQ_TOKEN_GPR_TIMER_R10			1004
#define CMDQ_TOKEN_GPR_TIMER_R11			1005
#define CMDQ_TOKEN_GPR_TIMER_R12			1006
#define CMDQ_TOKEN_GPR_TIMER_R13			1007
#define CMDQ_TOKEN_GPR_TIMER_R14			1008
#define CMDQ_TOKEN_GPR_TIMER_R15			1009

#define CMDQ_EVENT_MAX					0x3FF
/* end of common sw token */
/* CMDQ sw tokens END */

#endif
