/
// Generated by NVIDIA NVVM Compiler
//

.version 8.2
.target sm_52
.address_size 64

        // .globl       _Z7reduce0PfS_
// _ZZ7reduce0PfS_E5sdata has been demoted

.visible .entry _Z7reduce0PfS_(
        .param .u64 _Z7reduce0PfS__param_0,
        .param .u64 _Z7reduce0PfS__param_1
)
{
        .reg .pred      %p<5>;
        .reg .f32       %f<6>;
        .reg .b32       %r<15>;
        .reg .b64       %rd<9>;
        // demoted variable
        .shared .align 4 .b8 _ZZ7reduce0PfS_E5sdata[1024];

        ld.param.u64    %rd2, [_Z7reduce0PfS__param_0];
        ld.param.u64    %rd1, [_Z7reduce0PfS__param_1];
        mov.u32         %r1, %ntid.x;
        mov.u32         %r2, %ctaid.x;
        mov.u32         %r3, %tid.x;
        mad.lo.s32      %r7, %r2, %r1, %r3;
        cvta.to.global.u64      %rd3, %rd2;
        mul.wide.u32    %rd4, %r7, 4;
        add.s64         %rd5, %rd3, %rd4;
        ld.global.f32   %f1, [%rd5];
        shl.b32         %r8, %r3, 2;
        mov.u32         %r9, _ZZ7reduce0PfS_E5sdata;
        add.s32         %r4, %r9, %r8;
        st.shared.f32   [%r4], %f1;
        bar.sync        0;
        setp.lt.u32     %p1, %r1, 2;
        @%p1 bra        $L__BB0_5;

        mov.u32         %r14, 1;

$L__BB0_2:
        shl.b32         %r6, %r14, 1;
        rem.u32         %r11, %r3, %r6;
        setp.ne.s32     %p2, %r11, 0;
        @%p2 bra        $L__BB0_4;

        shl.b32         %r12, %r14, 2;
        add.s32         %r13, %r4, %r12;
        ld.shared.f32   %f2, [%r4];
        ld.shared.f32   %f3, [%r13];
        add.f32         %f4, %f3, %f2;
        st.shared.f32   [%r4], %f4;

$L__BB0_4:
        bar.sync        0;
        setp.lt.u32     %p3, %r6, %r1;
        mov.u32         %r14, %r6;
        @%p3 bra        $L__BB0_2;

$L__BB0_5:
        setp.ne.s32     %p4, %r3, 0;
        @%p4 bra        $L__BB0_7;

        ld.shared.f32   %f5, [_ZZ7reduce0PfS_E5sdata];
        cvta.to.global.u64      %rd6, %rd1;
        mul.wide.u32    %rd7, %r2, 4;
        add.s64         %rd8, %rd6, %rd7;
        st.global.f32   [%rd8], %f5;

$L__BB0_7:
        ret;

}