
---------- Begin Simulation Statistics ----------
final_tick                                85526216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 514452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686776                       # Number of bytes of host memory used
host_op_rate                                   515461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   194.38                       # Real time elapsed on the host
host_tick_rate                              439990013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085526                       # Number of seconds simulated
sim_ticks                                 85526216500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693364                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095397                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101842                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477778                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.710524                       # CPI: cycles per instruction
system.cpu.discardedOps                        190671                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610160                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402318                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001406                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38303164                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.584616                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171052433                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132749269                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          743                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1422872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            750                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140337                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69580                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145052                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       663811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            226947                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  226947    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              226947                       # Request fanout histogram
system.membus.respLayer1.occupancy         1226034250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1044798500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       766541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85619008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85664448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          210647                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8981568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           922917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 922045     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    865      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             922917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1337673000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067391496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               485300                       # number of demand (read+write) hits
system.l2.demand_hits::total                   485319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              485300                       # number of overall hits
system.l2.overall_hits::total                  485319                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226293                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            226293                       # number of overall misses
system.l2.overall_misses::total                226951                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19375068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19427313000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52244500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19375068500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19427313000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712270                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712270                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.318009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318631                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.318009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318631                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79398.936170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85619.389464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85601.354477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79398.936170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85619.389464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85601.354477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140337                       # number of writebacks
system.l2.writebacks::total                    140337                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226947                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17111934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17157599000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17111934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17157599000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.318003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.318003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69398.936170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75619.824649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75601.788083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69398.936170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75619.824649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75601.788083                       # average overall mshr miss latency
system.l2.replacements                         210647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141293                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12766674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12766674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88014.467226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88014.467226                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11316154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11316154500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78014.467226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78014.467226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79398.936170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79398.936170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69398.936170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69398.936170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        344007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            344007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6608394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6608394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.191044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81343.090312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81343.090312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5795780000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5795780000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.191034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71344.091978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71344.091978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16035.701897                       # Cycle average of tags in use
system.l2.tags.total_refs                     1422728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.266668                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.682334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.844583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15973.174981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2300                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11609047                       # Number of tag accesses
system.l2.tags.data_accesses                 11609047                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14482496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14524608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8981568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8981568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140337                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            492387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169333996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             169826383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       492387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           492387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105015379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105015379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105015379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           492387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169333996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274841762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008328828500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              603616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132232                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140337                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140337                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3545055000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1133905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7797198750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15632.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34382.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140337                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.414751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.667024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.901342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96437     69.54%     69.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19214     13.86%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3596      2.59%     85.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1619      1.17%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9650      6.96%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          731      0.53%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          531      0.38%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          497      0.36%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6401      4.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.107220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.015104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.919922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8268     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.32%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           60      0.72%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.742387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5228     62.49%     62.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.79%     63.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2825     33.77%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              243      2.90%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14513984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8980352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14524608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8981568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       169.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85526201000                       # Total gap between requests
system.mem_ctrls.avgGap                     232861.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14471872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8980352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492387.033161931089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169209776.747226983309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105001160.667501285672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140337                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18712750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7778486000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2045889022000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28438.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34374.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14578400.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            491788920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            261384420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804463800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363035340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6751205760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23536732410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13021661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45230271930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.846870                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33600604250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2855840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49069772250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            498407700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            264891000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           814752540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369424620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6751205760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23873136720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12738373440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45310191780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.781319                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32867136000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2855840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49803240500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662829                       # number of overall hits
system.cpu.icache.overall_hits::total         9662829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54155000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54155000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54155000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54155000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79992.614476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79992.614476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79992.614476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79992.614476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53478000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78992.614476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78992.614476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78992.614476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78992.614476                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54155000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54155000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79992.614476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79992.614476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78992.614476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78992.614476                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           520.064597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14274.011817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   520.064597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          538                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327689                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51308682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51308682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51309188                       # number of overall hits
system.cpu.dcache.overall_hits::total        51309188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770555                       # number of overall misses
system.cpu.dcache.overall_misses::total        770555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27249409500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27249409500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27249409500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27249409500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071325                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071325                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079743                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35730.229609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35730.229609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35363.354336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35363.354336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       193828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3391                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.159540                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626204                       # number of writebacks
system.cpu.dcache.writebacks::total            626204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58956                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711593                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24918209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24918209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25543021499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25543021499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35410.927728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35410.927728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35895.549140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35895.549140                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710569                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40703520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40703520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10666910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10666910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25537.008264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25537.008264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10236497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10236497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24527.838080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24527.838080                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605162                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605162                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16582499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16582499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48073.714483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48073.714483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14681712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14681712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51272.809024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51272.809024                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    624811999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    624811999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79030.103592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79030.103592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.466862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711593                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.104790                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.466862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104871231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104871231                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85526216500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
