module run_led( 
    input sys_clk,
	input sys_rst_n,
   output [3:0] led
    );
reg[25:0] num;
reg [3:0]led_r;
always@(posedge sys_clk or negedge sys_rst_n) 
	if(!sys_rst_n) begin
		led_r <= 4'b1000;
		num<=0;
	end 
   else begin 
	if(led_r==4'b0000) led_r<=4'b1000;
	else begin
	if(num==25000000-1) begin 
		num <= 0;
		led_r<=led_r>>1;
		end 
		else num<=num+1;
	end 
	end
assign led=~led_r;
endmodule
