do wave.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:08 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# ** Error: (vlog-13069) Part3.v(26): near ")": syntax error, unexpected ')', expecting .* or '.'.
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Error: Part3.v(136): (vlog-13008) Unsized literal value 00011101010111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd00011101010111) or reduce the literal value to fit in 32 bits.
# ** Error: Part3.v(138): (vlog-13008) Unsized literal value 01110111010111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd01110111010111) or reduce the literal value to fit in 32 bits.
# ** Error: Part3.v(140): (vlog-13008) Unsized literal value 00010101110111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd00010101110111) or reduce the literal value to fit in 32 bits.
# End time: 14:19:08 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./wave.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns Part3.v"
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:49 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Error: Part3.v(136): (vlog-13008) Unsized literal value 00011101010111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd00011101010111) or reduce the literal value to fit in 32 bits.
# ** Error: Part3.v(138): (vlog-13008) Unsized literal value 01110111010111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd01110111010111) or reduce the literal value to fit in 32 bits.
# ** Error: Part3.v(140): (vlog-13008) Unsized literal value 00010101110111 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd00010101110111) or reduce the literal value to fit in 32 bits.
# End time: 14:20:49 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./wave.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns Part3.v"
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:08 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(130): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(134): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Part3
# End time: 14:24:08 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vsim Part3 
# Start time: 14:24:09 on Feb 14,2018
# Loading work.Part3
# Loading work.mux
# Loading work.countDown2
# Loading work.count
# Loading work.register
# ** Warning: (vsim-3015) Part3.v(12): [PCDPC] - Port size (14) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(119).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/m File: Part3.v
# ** Warning: (vsim-3015) Part3.v(22): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(102).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/c File: Part3.v
# ** Warning: (vsim-3015) Part3.v(28): [PCDPC] - Port size (14) does not match connection size (1) for port 'val'. The port definition is at: Part3.v(39).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/r File: Part3.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:55 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(130): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(134): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Part3
# End time: 14:28:55 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# End time: 14:28:55 on Feb 14,2018, Elapsed time: 0:04:46
# Errors: 0, Warnings: 11
# vsim Part3 
# Start time: 14:28:56 on Feb 14,2018
# Loading work.Part3
# Loading work.mux
# Loading work.countDown2
# Loading work.count
# Loading work.register
# ** Warning: (vsim-3015) Part3.v(12): [PCDPC] - Port size (14) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(119).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/m File: Part3.v
# ** Warning: (vsim-3015) Part3.v(22): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(102).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/c File: Part3.v
# ** Warning: (vsim-3015) Part3.v(28): [PCDPC] - Port size (14) does not match connection size (1) for port 'val'. The port definition is at: Part3.v(39).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/r File: Part3.v
# ** Error (suppressible): (vsim-4008) Object 'Sw[1]' not found.
# Error in macro ./wave.do line 24
# ** Error (suppressible): (vsim-4008) Object 'Sw[1]' not found.
# 
#     while executing
# "force {Sw[1]} 0"
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:23 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(128): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(130): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(134): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Part3
# End time: 14:29:23 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# End time: 14:29:23 on Feb 14,2018, Elapsed time: 0:00:27
# Errors: 1, Warnings: 11
# vsim Part3 
# Start time: 14:29:23 on Feb 14,2018
# Loading work.Part3
# Loading work.mux
# Loading work.countDown2
# Loading work.count
# Loading work.register
# ** Warning: (vsim-3015) Part3.v(12): [PCDPC] - Port size (14) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(119).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/m File: Part3.v
# ** Warning: (vsim-3015) Part3.v(22): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(102).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/c File: Part3.v
# ** Warning: (vsim-3015) Part3.v(28): [PCDPC] - Port size (14) does not match connection size (1) for port 'val'. The port definition is at: Part3.v(39).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/r File: Part3.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:04 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(129): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(133): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(135): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(139): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(141): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Part3
# End time: 14:37:05 on Feb 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 8
# End time: 14:37:07 on Feb 14,2018, Elapsed time: 0:07:44
# Errors: 0, Warnings: 11
# vsim Part3 
# Start time: 14:37:07 on Feb 14,2018
# Loading work.Part3
# Loading work.mux
# Loading work.countDown2
# Loading work.count
# Loading work.register
# ** Warning: (vsim-3015) Part3.v(13): [PCDPC] - Port size (14) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(120).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/m File: Part3.v
# ** Warning: (vsim-3015) Part3.v(23): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(103).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/c File: Part3.v
# ** Warning: (vsim-3015) Part3.v(29): [PCDPC] - Port size (14) does not match connection size (1) for port 'val'. The port definition is at: Part3.v(42).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/r File: Part3.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:52 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# ** Error: (vlog-13069) Part3.v(57): near "end": syntax error, unexpected end, expecting ';'.
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(134): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(148): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# End time: 14:38:52 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./wave.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns Part3.v"
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part3.v 
# -- Compiling module Part3
# -- Compiling module register
# -- Compiling module countDown2
# -- Compiling module count
# -- Compiling module mux
# ** Warning: Part3.v(134): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(140): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(142): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(144): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: Part3.v(148): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Part3
# End time: 14:39:04 on Feb 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 8
# End time: 14:39:04 on Feb 14,2018, Elapsed time: 0:01:57
# Errors: 4, Warnings: 19
# vsim Part3 
# Start time: 14:39:04 on Feb 14,2018
# Loading work.Part3
# Loading work.mux
# Loading work.countDown2
# Loading work.count
# Loading work.register
# ** Warning: (vsim-3015) Part3.v(13): [PCDPC] - Port size (14) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(127).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/m File: Part3.v
# ** Warning: (vsim-3015) Part3.v(23): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part3.v(110).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/c File: Part3.v
# ** Warning: (vsim-3015) Part3.v(29): [PCDPC] - Port size (14) does not match connection size (1) for port 'val'. The port definition is at: Part3.v(42).
#    Time: 0 ns  Iteration: 0  Instance: /Part3/r File: Part3.v
# End time: 15:02:45 on Feb 14,2018, Elapsed time: 0:23:41
# Errors: 0, Warnings: 3
