
---------- Begin Simulation Statistics ----------
final_tick                               342012242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674112                       # Number of bytes of host memory used
host_op_rate                                   284237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   648.12                       # Real time elapsed on the host
host_tick_rate                              527701131                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342012                       # Number of seconds simulated
sim_ticks                                342012242500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.840245                       # CPI: cycles per instruction
system.cpu.discardedOps                          4359                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       464794702                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146194                       # IPC: instructions per cycle
system.cpu.numCycles                        684024485                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       219229783                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2599025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2723427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5448275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658290                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650024                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650241                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648845                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986892                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81025612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81025612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81025653                       # number of overall hits
system.cpu.dcache.overall_hits::total        81025653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5354833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5354833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5354863                       # number of overall misses
system.cpu.dcache.overall_misses::total       5354863                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 501025487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 501025487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 501025487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 501025487000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061992                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93565.100350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93565.100350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93564.576162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93564.576162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2677073                       # number of writebacks
system.cpu.dcache.writebacks::total           2677073                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630402                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2724431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2724431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2724449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2724449                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 246894384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246894384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 246896103500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246896103500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031540                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031540                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90622.366285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90622.366285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90622.398694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90622.398694                       # average overall mshr miss latency
system.cpu.dcache.replacements                2723425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1951211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1951211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        92645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2028480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2028480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21895.191322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21895.191322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        92599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1933487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1933487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20880.220089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20880.220089                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5262188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5262188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 498997007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 498997007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94826.906032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94826.906032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 244960896500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 244960896500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93076.190464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93076.190464                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1719500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1719500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 95527.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 95527.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.613919                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2724449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.740223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.613919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89105033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89105033                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086529                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169176                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32043588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32043588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32043588                       # number of overall hits
system.cpu.icache.overall_hits::total        32043588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34712000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34712000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34712000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34712000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32043987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32043987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32043987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32043987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86997.493734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86997.493734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86997.493734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86997.493734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34313000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34313000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85997.493734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85997.493734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85997.493734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85997.493734                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32043588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32043588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32043987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32043987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86997.493734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86997.493734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34313000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34313000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85997.493734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85997.493734                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.394393                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32043987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80310.744361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.394393                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.328510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.328510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.387695                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64088373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64088373                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 342012242500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                92633                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92649                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data               92633                       # number of overall hits
system.l2.overall_hits::total                   92649                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631816                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631816                       # number of overall misses
system.l2.overall_misses::total               2632199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241027444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241060941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33497000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241027444000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241060941000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2724449                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724848                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2724449                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724848                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.965999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.965999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87459.530026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91582.178997                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91581.579128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87459.530026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91582.178997                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91581.579128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2598860                       # number of writebacks
system.l2.writebacks::total                   2598860                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214708826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214738429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214708826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214738429000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.965996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.965996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77493.455497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81582.253151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81581.659759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77493.455497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81582.253151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81581.659759                       # average overall mshr miss latency
system.l2.replacements                        2599422                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2677073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2677073                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2677073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2677073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241007815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241007815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91582.028427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91582.028427                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214691755500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214691755500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81582.028427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81582.028427                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87459.530026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87459.530026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77493.455497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77493.455497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         92407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        92617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         92617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93469.047619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93469.047619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84509.900990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84509.900990                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32152.722314                       # Cycle average of tags in use
system.l2.tags.total_refs                     5448204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.069837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.958548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32145.763767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981223                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24966                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24425042                       # Number of tag accesses
system.l2.tags.data_accesses                 24425042                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000258131500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10247426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4888937                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2598860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264380                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197720                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264380                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197720                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.205697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.796873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324846    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.036253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324793     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332654080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    985.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    972.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  342012216000                       # Total gap between requests
system.mem_ctrls.avgGap                      65381.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        48896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336871424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332652480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 142965.642523746792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 984968905.023918867111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 972633253.033332586288                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          764                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263616                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197720                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25954000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 201399007500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8162681456750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33971.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38262.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1570435.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        48896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336871424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332654080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332654080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2598860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2598860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       142966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    984968905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        985111871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       142966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       142966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    972637931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       972637931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    972637931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       142966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    984968905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1957749802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264380                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197695                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324694                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            102717836500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201424961500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19511.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38261.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4859191                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4826323                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       776561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.228209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   771.075502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.987295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3489      0.45%      0.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        50355      6.48%      6.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        34475      4.44%     11.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24146      3.11%     14.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        31725      4.09%     18.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        31384      4.04%     22.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33227      4.28%     26.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        28405      3.66%     30.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       539355     69.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       776561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332652480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              985.111871                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              972.633253                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2773033200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1473902100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796892520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13568413860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26998062000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82128336570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  62171996640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207910636890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   607.904078                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 158816401750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11420500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171775340750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2771612340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1473146895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790780680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13563554040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26998062000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82085900640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  62207732160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207890788755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   607.846044                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 158908648500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11420500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171683094000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2598860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              151                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7863391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7863391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632190                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26044439500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24389386750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             93016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5275933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        92617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8172323                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8173123                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    691394816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              691446144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2599422                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332654080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5324270                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009425                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5323797     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    473      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5324270                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 342012242500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8078287500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6811126492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
