/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  reg [15:0] celloutsig_0_25z;
  reg [13:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [35:0] celloutsig_1_13z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[133] | in_data[127]);
  assign celloutsig_0_29z = ~(celloutsig_0_21z | _00_);
  assign celloutsig_0_16z = ~in_data[27];
  assign celloutsig_1_6z = ~(celloutsig_1_5z[5] ^ celloutsig_1_0z);
  assign celloutsig_0_17z = ~(_00_ ^ celloutsig_0_11z);
  assign celloutsig_0_3z = { celloutsig_0_1z[10:9], celloutsig_0_2z } + { _01_[2:1], _00_ };
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 3'h0;
    else _09_ <= in_data[46:44];
  assign { _01_[2:1], _00_ } = _09_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_5z[20:18];
  assign celloutsig_0_48z = celloutsig_0_22z[4:1] & { celloutsig_0_32z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_8z[4:2] & celloutsig_0_10z[7:5];
  assign celloutsig_0_47z = { celloutsig_0_13z[14:11], celloutsig_0_19z } / { 1'h1, celloutsig_0_27z[5:2] };
  assign celloutsig_0_9z = { celloutsig_0_1z[6:0], celloutsig_0_7z } / { 1'h1, _00_, celloutsig_0_7z, celloutsig_0_7z[4:1], in_data[0] };
  assign celloutsig_0_22z = { _01_[2:1], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_20z } / { 1'h1, _02_[1:0], celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:1] == { celloutsig_0_1z[6:2], _01_[2:1], _00_ };
  assign celloutsig_0_21z = { celloutsig_0_9z[4:0], _01_[2:1], _00_ } > { celloutsig_0_10z[0], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[36:25], _01_[2:1], _00_, _01_[2:1], _00_, celloutsig_0_2z, celloutsig_0_2z } <= { in_data[57], celloutsig_0_2z, _01_[2:1], _00_, celloutsig_0_1z, _01_[2:1], _00_ };
  assign celloutsig_1_7z = celloutsig_1_4z[10:7] <= celloutsig_1_4z[5:2];
  assign celloutsig_1_10z = { celloutsig_1_4z[12:4], celloutsig_1_4z } <= { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_28z = { _02_[2], celloutsig_0_20z, celloutsig_0_8z } <= celloutsig_0_10z[6:0];
  assign celloutsig_1_3z = { in_data[186], celloutsig_1_1z, celloutsig_1_2z } < { in_data[109:108], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[149] ? in_data[110:107] : { in_data[175:173], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[8] ? { celloutsig_0_5z[25:24], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } : { celloutsig_0_1z[10:9], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_3z[1] ? celloutsig_0_9z[7:0] : { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_12z = in_data[74] ? celloutsig_0_9z[6:1] : { celloutsig_0_5z[23:19], celloutsig_0_4z };
  assign celloutsig_0_13z = - { celloutsig_0_5z[25:13], celloutsig_0_3z };
  assign celloutsig_0_1z = ~ { in_data[21:13], _01_[2:1], _00_ };
  assign celloutsig_1_2z = { in_data[166:156], celloutsig_1_1z } | { in_data[130:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = & celloutsig_1_4z[10:5];
  assign celloutsig_0_11z = & celloutsig_0_1z[9:0];
  assign celloutsig_0_14z = & celloutsig_0_12z[3:1];
  assign celloutsig_0_20z = & { _00_, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, _01_[2:1], celloutsig_0_2z, celloutsig_0_1z[9:0] };
  assign celloutsig_0_32z = & { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_25z[8], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z[13:9], celloutsig_0_4z, celloutsig_0_1z[9:0] };
  assign celloutsig_1_18z = ^ { celloutsig_1_13z[17], celloutsig_1_13z[20:18], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_19z = ^ { _02_[2:1], celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[124:119] >> in_data[159:154];
  assign celloutsig_1_9z = { in_data[133:130], celloutsig_1_5z } >> in_data[174:165];
  assign celloutsig_1_11z = { celloutsig_1_9z[4:0], celloutsig_1_3z, celloutsig_1_1z } >> celloutsig_1_9z;
  assign celloutsig_0_8z = { celloutsig_0_5z[16:13], celloutsig_0_2z } <<< celloutsig_0_1z[10:6];
  assign celloutsig_1_12z = celloutsig_1_9z[9:1] - { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_4z = celloutsig_1_2z[12:0] ~^ { celloutsig_1_2z[14:3], celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[80:65], celloutsig_0_1z } ~^ { in_data[57:50], _01_[2:1], _00_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z[0] & celloutsig_1_6z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[192]) celloutsig_1_15z = { celloutsig_1_1z[2:1], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 16'h0000;
    else if (clkin_data[160]) celloutsig_0_25z = { celloutsig_0_13z[12:0], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_27z = 14'h0000;
    else if (!clkin_data[128]) celloutsig_0_27z = { in_data[36:29], celloutsig_0_11z, celloutsig_0_7z };
  assign { celloutsig_1_13z[30:22], celloutsig_1_13z[11:10], celloutsig_1_13z[35:31], celloutsig_1_13z[4:2], celloutsig_1_13z[12], celloutsig_1_13z[21:17] } = ~ { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z };
  assign _01_[0] = _00_;
  assign { celloutsig_1_13z[16:13], celloutsig_1_13z[9:5], celloutsig_1_13z[1:0] } = { celloutsig_1_13z[20:17], celloutsig_1_13z[35:31], celloutsig_1_13z[12], celloutsig_1_13z[21] };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
