<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_top_level_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench_top_level" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="187.023 ns"></ZoomEndTime>
      <Cursor1Time time="52.686 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="230"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="92" />
   <wvobject fp_name="/testbench_top_level/CLK100MHZ" type="logic">
      <obj_property name="ElementShortName">CLK100MHZ</obj_property>
      <obj_property name="ObjectShortName">CLK100MHZ</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/btnC" type="logic">
      <obj_property name="ElementShortName">btnC</obj_property>
      <obj_property name="ObjectShortName">btnC</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/JB" type="array">
      <obj_property name="ElementShortName">JB[7:0]</obj_property>
      <obj_property name="ObjectShortName">JB[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/JA" type="array">
      <obj_property name="ElementShortName">JA[7:0]</obj_property>
      <obj_property name="ObjectShortName">JA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/JC" type="array">
      <obj_property name="ElementShortName">JC[7:0]</obj_property>
      <obj_property name="ObjectShortName">JC[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/vauxp6" type="logic">
      <obj_property name="ElementShortName">vauxp6</obj_property>
      <obj_property name="ObjectShortName">vauxp6</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/vauxp14" type="logic">
      <obj_property name="ElementShortName">vauxp14</obj_property>
      <obj_property name="ObjectShortName">vauxp14</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/vauxp7" type="logic">
      <obj_property name="ElementShortName">vauxp7</obj_property>
      <obj_property name="ObjectShortName">vauxp7</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/vauxp15" type="logic">
      <obj_property name="ElementShortName">vauxp15</obj_property>
      <obj_property name="ObjectShortName">vauxp15</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/counter" type="array">
      <obj_property name="ElementShortName">counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">counter[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ddr_clk" type="logic">
      <obj_property name="ElementShortName">ddr_clk</obj_property>
      <obj_property name="ObjectShortName">ddr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/mic_clk" type="logic">
      <obj_property name="ElementShortName">mic_clk</obj_property>
      <obj_property name="ObjectShortName">mic_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/wr_clk" type="logic">
      <obj_property name="ElementShortName">wr_clk</obj_property>
      <obj_property name="ObjectShortName">wr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/rd_clk" type="logic">
      <obj_property name="ElementShortName">rd_clk</obj_property>
      <obj_property name="ObjectShortName">rd_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/din" type="array">
      <obj_property name="ElementShortName">din[15:0]</obj_property>
      <obj_property name="ObjectShortName">din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/dout" type="array">
      <obj_property name="ElementShortName">dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/full" type="logic">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/empty" type="logic">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/almost_empty" type="logic">
      <obj_property name="ElementShortName">almost_empty</obj_property>
      <obj_property name="ObjectShortName">almost_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/dmic_fifo/wr_data_count" type="array">
      <obj_property name="ElementShortName">wr_data_count[7:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data_count[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/output_fifo_out" type="array">
      <obj_property name="ElementShortName">output_fifo_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">output_fifo_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/mic_in" type="array">
      <obj_property name="ElementShortName">mic_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">mic_in[15:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/mic_clk" type="logic">
      <obj_property name="ElementShortName">mic_clk</obj_property>
      <obj_property name="ObjectShortName">mic_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_clk" type="logic">
      <obj_property name="ElementShortName">read_clk</obj_property>
      <obj_property name="ObjectShortName">read_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr0" type="array">
      <obj_property name="ElementShortName">read_addr0[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr0[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr1" type="array">
      <obj_property name="ElementShortName">read_addr1[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr1[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr2" type="array">
      <obj_property name="ElementShortName">read_addr2[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr2[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr3" type="array">
      <obj_property name="ElementShortName">read_addr3[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr3[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr4" type="array">
      <obj_property name="ElementShortName">read_addr4[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr4[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr5" type="array">
      <obj_property name="ElementShortName">read_addr5[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr5[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr6" type="array">
      <obj_property name="ElementShortName">read_addr6[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr6[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/read_addr7" type="array">
      <obj_property name="ElementShortName">read_addr7[11:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr7[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/mic_out" type="array">
      <obj_property name="ElementShortName">mic_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">mic_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/addra" type="array">
      <obj_property name="ElementShortName">addra[11:0]</obj_property>
      <obj_property name="ObjectShortName">addra[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/dina" type="array">
      <obj_property name="ElementShortName">dina[0:0]</obj_property>
      <obj_property name="ObjectShortName">dina[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/douta" type="array">
      <obj_property name="ElementShortName">douta[15:0]</obj_property>
      <obj_property name="ObjectShortName">douta[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/wea" type="array">
      <obj_property name="ElementShortName">wea[0:0]</obj_property>
      <obj_property name="ObjectShortName">wea[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/addrb" type="array">
      <obj_property name="ElementShortName">addrb[11:0]</obj_property>
      <obj_property name="ObjectShortName">addrb[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/dinb" type="array">
      <obj_property name="ElementShortName">dinb[0:0]</obj_property>
      <obj_property name="ObjectShortName">dinb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/doutb" type="array">
      <obj_property name="ElementShortName">doutb[0:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/web" type="array">
      <obj_property name="ElementShortName">web[0:0]</obj_property>
      <obj_property name="ObjectShortName">web[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/clka" type="logic">
      <obj_property name="ElementShortName">clka</obj_property>
      <obj_property name="ObjectShortName">clka</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/wea" type="array">
      <obj_property name="ElementShortName">wea[0:0]</obj_property>
      <obj_property name="ObjectShortName">wea[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/addra" type="array">
      <obj_property name="ElementShortName">addra[11:0]</obj_property>
      <obj_property name="ObjectShortName">addra[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/dina" type="array">
      <obj_property name="ElementShortName">dina[0:0]</obj_property>
      <obj_property name="ObjectShortName">dina[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/douta" type="array">
      <obj_property name="ElementShortName">douta[0:0]</obj_property>
      <obj_property name="ObjectShortName">douta[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/clkb" type="logic">
      <obj_property name="ElementShortName">clkb</obj_property>
      <obj_property name="ObjectShortName">clkb</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/web" type="array">
      <obj_property name="ElementShortName">web[0:0]</obj_property>
      <obj_property name="ObjectShortName">web[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/addrb" type="array">
      <obj_property name="ElementShortName">addrb[11:0]</obj_property>
      <obj_property name="ObjectShortName">addrb[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/dinb" type="array">
      <obj_property name="ElementShortName">dinb[0:0]</obj_property>
      <obj_property name="ObjectShortName">dinb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram0/doutb" type="array">
      <obj_property name="ElementShortName">doutb[0:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/clka" type="logic">
      <obj_property name="ElementShortName">clka</obj_property>
      <obj_property name="ObjectShortName">clka</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/wea" type="array">
      <obj_property name="ElementShortName">wea[0:0]</obj_property>
      <obj_property name="ObjectShortName">wea[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/addra" type="array">
      <obj_property name="ElementShortName">addra[11:0]</obj_property>
      <obj_property name="ObjectShortName">addra[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/dina" type="array">
      <obj_property name="ElementShortName">dina[0:0]</obj_property>
      <obj_property name="ObjectShortName">dina[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/douta" type="array">
      <obj_property name="ElementShortName">douta[0:0]</obj_property>
      <obj_property name="ObjectShortName">douta[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/clkb" type="logic">
      <obj_property name="ElementShortName">clkb</obj_property>
      <obj_property name="ObjectShortName">clkb</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/web" type="array">
      <obj_property name="ElementShortName">web[0:0]</obj_property>
      <obj_property name="ObjectShortName">web[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/addrb" type="array">
      <obj_property name="ElementShortName">addrb[11:0]</obj_property>
      <obj_property name="ObjectShortName">addrb[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/dinb" type="array">
      <obj_property name="ElementShortName">dinb[0:0]</obj_property>
      <obj_property name="ObjectShortName">dinb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/ram1/bram4/doutb" type="array">
      <obj_property name="ElementShortName">doutb[0:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom_addr" type="array">
      <obj_property name="ElementShortName">rom_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">rom_addr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/counter" type="array">
      <obj_property name="ElementShortName">counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">counter[9:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom_out0" type="array">
      <obj_property name="ElementShortName">rom_out0[11:0]</obj_property>
      <obj_property name="ObjectShortName">rom_out0[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/enaa" type="logic">
      <obj_property name="ElementShortName">enaa</obj_property>
      <obj_property name="ObjectShortName">enaa</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/enab" type="logic">
      <obj_property name="ElementShortName">enab</obj_property>
      <obj_property name="ObjectShortName">enab</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/lms_out0" type="array">
      <obj_property name="ElementShortName">lms_out0[11:0]</obj_property>
      <obj_property name="ObjectShortName">lms_out0[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom/rom_addr" type="array">
      <obj_property name="ElementShortName">rom_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">rom_addr[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom/rom/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom/addr_counter" type="logic">
      <obj_property name="ElementShortName">addr_counter</obj_property>
      <obj_property name="ObjectShortName">addr_counter</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/rom/addra" type="array">
      <obj_property name="ElementShortName">addra[7:0]</obj_property>
      <obj_property name="ObjectShortName">addra[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/ddr_data" type="array">
      <obj_property name="ElementShortName">ddr_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_data[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/sdr_data_0" type="array">
      <obj_property name="ElementShortName">sdr_data_0[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_data_0[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/sdr_data_1" type="array">
      <obj_property name="ElementShortName">sdr_data_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_data_1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/ddr_data_rising" type="array">
      <obj_property name="ElementShortName">ddr_data_rising[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_data_rising[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/cu_router/ddr_data_falling" type="array">
      <obj_property name="ElementShortName">ddr_data_falling[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_data_falling[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/i2s/out" type="logic">
      <obj_property name="ElementShortName">out</obj_property>
      <obj_property name="ObjectShortName">out</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/bit_data" type="array">
      <obj_property name="ElementShortName">bit_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">bit_data[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/adder16/out" type="array">
      <obj_property name="ElementShortName">out[5:0]</obj_property>
      <obj_property name="ObjectShortName">out[5:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/in" type="array">
      <obj_property name="ElementShortName">in[5:0]</obj_property>
      <obj_property name="ObjectShortName">in[5:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/extended_in" type="array">
      <obj_property name="ElementShortName">extended_in[23:0]</obj_property>
      <obj_property name="ObjectShortName">extended_in[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/u_integrator_0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/counter" type="array">
      <obj_property name="ElementShortName">counter[4:0]</obj_property>
      <obj_property name="ObjectShortName">counter[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/lr_clk" type="logic">
      <obj_property name="ElementShortName">lr_clk</obj_property>
      <obj_property name="ObjectShortName">lr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/u_integrator_0/in" type="array">
      <obj_property name="ElementShortName">in[23:0]</obj_property>
      <obj_property name="ObjectShortName">in[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_top_level/dut/math_core_1/cic/u_integrator_0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
</wave_config>
