Vivado Simulator 2015.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 7200 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 14400 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 21600 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 28800 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 36 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 43200 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 50400 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 0 fs : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 7200 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 14400 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 21600 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 28800 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 36 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 43200 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
Stopped at time : 50400 ps : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" Line 35
