Analysis & Synthesis report for 230_Project_Master
Thu Mar 31 00:32:57 2016
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: SixteenRegisterFile:inst11|LPM_CONSTANT:instb
 12. Parameter Settings for Inferred Entity Instance: ControlUnit:ControlUn|lpm_divide:Mod0
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 31 00:32:57 2016    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; 230_Project_Master                       ;
; Top-level Entity Name              ; Processor                                ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 2,670                                    ;
;     Total combinational functions  ; 2,374                                    ;
;     Dedicated logic registers      ; 386                                      ;
; Total registers                    ; 386                                      ;
; Total pins                         ; 229                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Processor          ; 230_Project_Master ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+---------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                           ;
+---------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; XOR16bit/XOR16bit.bdf                       ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/XOR16bit/XOR16bit.bdf                       ;
; SixteenTwoToOne/SixteenTwoToOneMux.bdf      ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/SixteenTwoToOne/SixteenTwoToOneMux.bdf      ;
; RegisterFIle/SixteenRegisterFile.bdf        ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/RegisterFIle/SixteenRegisterFile.bdf        ;
; RegisterFIle/reg16.vhd                      ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/RegisterFIle/reg16.vhd                      ;
; RegisterFIle/mux16.vhd                      ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/RegisterFIle/mux16.vhd                      ;
; RegisterFIle/decoder16.vhd                  ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/RegisterFIle/decoder16.vhd                  ;
; Project Part II/srcSwitch.vhdl              ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Project Part II/srcSwitch.vhdl              ;
; Project Part II/ProcessorStatusRegister.vhd ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Project Part II/ProcessorStatusRegister.vhd ;
; Project Part II/IR24.vhd                    ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Project Part II/IR24.vhd                    ;
; Project Part II/immediate.vhd               ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Project Part II/immediate.vhd               ;
; Project Part II/buffReg16.vhdl              ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Project Part II/buffReg16.vhdl              ;
; OR16bit/OR16bit.bdf                         ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/OR16bit/OR16bit.bdf                         ;
; LogicFlags/LogicFlags.bdf                   ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/LogicFlags/LogicFlags.bdf                   ;
; InputSelector/InputSelector.bdf             ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/InputSelector/InputSelector.bdf             ;
; FullAdder16bit/FullAdder16bit.bdf           ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/FullAdder16bit/FullAdder16bit.bdf           ;
; SixteenThreeToOneMux.bdf                    ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/SixteenThreeToOneMux.bdf                    ;
; Processor.bdf                               ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Processor.bdf                               ;
; ALU_Complete.bdf                            ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/ALU_Complete.bdf                            ;
; updatedAND.bdf                              ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/updatedAND.bdf                              ;
; ControlUnit.vhdl                            ; yes             ; User VHDL File                     ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/ControlUnit.vhdl                            ;
; AND16bit/AND16bit.bdf                       ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/AND16bit/AND16bit.bdf                       ;
; ALU_out_multiplexer/ALU_out_multiplexer.bdf ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/ALU_out_multiplexer/ALU_out_multiplexer.bdf ;
; Adder1bit/Adder1bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/Adder1bit/Adder1bit.bdf                     ;
; lpm_constant.tdf                            ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.tdf                                        ;
; lpm_divide.tdf                              ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;
; abs_divider.inc                             ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/abs_divider.inc                                         ;
; sign_div_unsign.inc                         ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;
; aglobal111.inc                              ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                          ;
; db/lpm_divide_qlo.tdf                       ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/lpm_divide_qlo.tdf                       ;
; db/abs_divider_4dg.tdf                      ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/abs_divider_4dg.tdf                      ;
; db/alt_u_div_k5f.tdf                        ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/alt_u_div_k5f.tdf                        ;
; db/add_sub_lkc.tdf                          ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/add_sub_lkc.tdf                          ;
; db/add_sub_mkc.tdf                          ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/add_sub_mkc.tdf                          ;
; db/lpm_abs_0s9.tdf                          ; yes             ; Auto-Generated Megafunction        ; Z:/Csce 230 Lab Files/ProjectFiles/Part2/230Project-master/db/lpm_abs_0s9.tdf                          ;
+---------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,670 ;
;                                             ;       ;
; Total combinational functions               ; 2374  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 981   ;
;     -- 3 input functions                    ; 669   ;
;     -- <=2 input functions                  ; 724   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1695  ;
;     -- arithmetic mode                      ; 679   ;
;                                             ;       ;
; Total registers                             ; 386   ;
;     -- Dedicated logic registers            ; 386   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 229   ;
; Maximum fan-out node                        ; Reset ;
; Maximum fan-out                             ; 417   ;
; Total fan-out                               ; 8894  ;
; Average fan-out                             ; 2.98  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Processor                               ; 2374 (0)          ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 229  ; 0            ; |Processor                                                                                                                    ;              ;
;    |ALU_Complete:ALU|                    ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU                                                                                                   ;              ;
;       |ALU_out_multiplexer:inst6|        ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|ALU_out_multiplexer:inst6                                                                         ;              ;
;       |FullAdder16bit:inst8|             ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8                                                                              ;              ;
;          |Adder1bit:inst17|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst17                                                             ;              ;
;          |Adder1bit:inst19|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst19                                                             ;              ;
;          |Adder1bit:inst21|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst21                                                             ;              ;
;          |Adder1bit:inst22|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst22                                                             ;              ;
;          |Adder1bit:inst23|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst23                                                             ;              ;
;          |Adder1bit:inst24|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst24                                                             ;              ;
;          |Adder1bit:inst25|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst25                                                             ;              ;
;          |Adder1bit:inst26|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst26                                                             ;              ;
;          |Adder1bit:inst27|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst27                                                             ;              ;
;          |Adder1bit:inst28|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst28                                                             ;              ;
;          |Adder1bit:inst29|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst29                                                             ;              ;
;          |Adder1bit:inst30|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst30                                                             ;              ;
;          |Adder1bit:inst31|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst31                                                             ;              ;
;          |Adder1bit:inst32|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst32                                                             ;              ;
;          |Adder1bit:inst33|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst33                                                             ;              ;
;          |Adder1bit:inst|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst                                                               ;              ;
;       |InputSelector:inst2|              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|InputSelector:inst2                                                                               ;              ;
;       |LogicFlags:inst9|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ALU_Complete:ALU|LogicFlags:inst9                                                                                  ;              ;
;    |ControlUnit:ControlUn|               ; 1904 (202)        ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn                                                                                              ;              ;
;       |lpm_divide:Mod0|                  ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated| ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1702 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|   ; 1605 (1605)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ControlUnit:ControlUn|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;    |IR24:IR3|                            ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|IR24:IR3                                                                                                           ;              ;
;    |ProcessorStatusRegister:inst12|      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|ProcessorStatusRegister:inst12                                                                                     ;              ;
;    |SixteenRegisterFile:inst11|          ; 345 (0)           ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11                                                                                         ;              ;
;       |Reg16:inst10|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst10                                                                            ;              ;
;       |Reg16:inst11|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst11                                                                            ;              ;
;       |Reg16:inst12|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst12                                                                            ;              ;
;       |Reg16:inst13|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst13                                                                            ;              ;
;       |Reg16:inst14|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst14                                                                            ;              ;
;       |Reg16:inst15|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst15                                                                            ;              ;
;       |Reg16:inst1|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst1                                                                             ;              ;
;       |Reg16:inst2|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst2                                                                             ;              ;
;       |Reg16:inst3|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst3                                                                             ;              ;
;       |Reg16:inst4|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst4                                                                             ;              ;
;       |Reg16:inst5|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst5                                                                             ;              ;
;       |Reg16:inst6|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst6                                                                             ;              ;
;       |Reg16:inst7|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst7                                                                             ;              ;
;       |Reg16:inst8|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst8                                                                             ;              ;
;       |Reg16:inst9|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|Reg16:inst9                                                                             ;              ;
;       |decoder16:inst16|                 ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|decoder16:inst16                                                                        ;              ;
;       |mux16:inst18|                     ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|mux16:inst18                                                                            ;              ;
;       |mux16:inst19|                     ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenRegisterFile:inst11|mux16:inst19                                                                            ;              ;
;    |SixteenTwoToOneMux:inst14|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|SixteenTwoToOneMux:inst14                                                                                          ;              ;
;    |buffReg16:RA|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|buffReg16:RA                                                                                                       ;              ;
;    |buffReg16:RB|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|buffReg16:RB                                                                                                       ;              ;
;    |buffReg16:RM|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|buffReg16:RM                                                                                                       ;              ;
;    |buffReg16:RY|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|buffReg16:RY                                                                                                       ;              ;
;    |buffReg16:RZ|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|buffReg16:RZ                                                                                                       ;              ;
;    |immediate:inst17|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|immediate:inst17                                                                                                   ;              ;
;    |srcSwitch:inst15|                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Processor|srcSwitch:inst15                                                                                                   ;              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-----------------------------------------------------+---------------------------------------------+
; Register name                                       ; Reason for Removal                          ;
+-----------------------------------------------------+---------------------------------------------+
; SixteenRegisterFile:inst11|Reg16:inst|output[0..15] ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ControlUn|a_Inv                         ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ControlUn|y_select[0,1]                 ; Stuck at GND due to stuck port data_in      ;
; ControlUnit:ControlUn|wmfc                          ; Merged with ControlUnit:ControlUn|ir_enable ;
; ControlUnit:ControlUn|b_select                      ; Merged with ControlUnit:ControlUn|extend[1] ;
; ControlUnit:ControlUn|extend[0]                     ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 22              ;                                             ;
+-----------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 386   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 348   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 270   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; |Processor|ControlUnit:ControlUn|alu_op[0]              ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Processor|srcSwitch:inst15|regtOut[0]                  ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |Processor|SixteenRegisterFile:inst11|mux16:inst19|Mux6 ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; |Processor|SixteenRegisterFile:inst11|mux16:inst18|Mux8 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SixteenRegisterFile:inst11|LPM_CONSTANT:instb ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ControlUnit:ControlUn|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Thu Mar 31 00:32:42 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 230_Project_Master -c 230_Project_Master
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file xor16bit/xor16bit.bdf
    Info (12023): Found entity 1: XOR16bit
Info (12021): Found 1 design units, including 1 entities, in source file sixteentwotoone/sixteentwotoonemux.bdf
    Info (12023): Found entity 1: SixteenTwoToOneMux
Info (12021): Found 1 design units, including 1 entities, in source file registerfile/sixteenregisterfile.bdf
    Info (12023): Found entity 1: SixteenRegisterFile
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/reg16.vhd
    Info (12022): Found design unit 1: Reg16-behavior
    Info (12023): Found entity 1: Reg16
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/mux16.vhd
    Info (12022): Found design unit 1: mux16-behavior
    Info (12023): Found entity 1: mux16
Info (12021): Found 2 design units, including 1 entities, in source file registerfile/decoder16.vhd
    Info (12022): Found design unit 1: decoder16-behavior
    Info (12023): Found entity 1: decoder16
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/srcswitch.vhdl
    Info (12022): Found design unit 1: srcSwitch-arch
    Info (12023): Found entity 1: srcSwitch
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/processorstatusregister.vhd
    Info (12022): Found design unit 1: ProcessorStatusRegister-behavior
    Info (12023): Found entity 1: ProcessorStatusRegister
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/ir24.vhd
    Info (12022): Found design unit 1: IR24-behavior
    Info (12023): Found entity 1: IR24
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/immediate.vhd
    Info (12022): Found design unit 1: immediate-arch
    Info (12023): Found entity 1: immediate
Info (12021): Found 2 design units, including 1 entities, in source file project part ii/buffreg16.vhdl
    Info (12022): Found design unit 1: buffReg16-behavior
    Info (12023): Found entity 1: buffReg16
Info (12021): Found 1 design units, including 1 entities, in source file or16bit/or16bit.bdf
    Info (12023): Found entity 1: OR16bit
Info (12021): Found 1 design units, including 1 entities, in source file mainproject/mainproject.bdf
    Info (12023): Found entity 1: MainProject
Info (12021): Found 1 design units, including 1 entities, in source file logicflags/logicflags.bdf
    Info (12023): Found entity 1: LogicFlags
Info (12021): Found 1 design units, including 1 entities, in source file inputselector/inputselector.bdf
    Info (12023): Found entity 1: InputSelector
Info (12021): Found 1 design units, including 1 entities, in source file fulladder16bit/fulladder16bit.bdf
    Info (12023): Found entity 1: FullAdder16bit
Info (12021): Found 2 design units, including 1 entities, in source file controlunit/team11_lab9.vhdl
    Info (12022): Found design unit 1: Team11_Lab9-behavior
    Info (12023): Found entity 1: Team11_Lab9
Info (12021): Found 1 design units, including 1 entities, in source file sixteenthreetoonemux.bdf
    Info (12023): Found entity 1: SixteenThreeToOneMux
Info (12021): Found 1 design units, including 1 entities, in source file processor.bdf
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file alu_complete.bdf
    Info (12023): Found entity 1: ALU_Complete
Info (12021): Found 1 design units, including 1 entities, in source file updatedand.bdf
    Info (12023): Found entity 1: updatedAND
Warning (12019): Can't analyze file -- file buffReg16.vhdl is missing
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhdl
    Info (12022): Found design unit 1: ControlUnit-behavior
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file and16bit/and16bit.bdf
    Info (12023): Found entity 1: AND16bit
Info (12021): Found 1 design units, including 1 entities, in source file alu_out_multiplexer/alu_out_multiplexer.bdf
    Info (12023): Found entity 1: ALU_out_multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file adder1bit/adder1bit.bdf
    Info (12023): Found entity 1: Adder1bit
Info (12127): Elaborating entity "Processor" for the top level hierarchy
Info (12128): Elaborating entity "ProcessorStatusRegister" for hierarchy "ProcessorStatusRegister:inst12"
Info (12128): Elaborating entity "ALU_Complete" for hierarchy "ALU_Complete:ALU"
Warning (275085): Found inconsistent dimensions for element "C"
Warning (275080): Converted elements in bus name "C" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
Info (12128): Elaborating entity "LogicFlags" for hierarchy "ALU_Complete:ALU|LogicFlags:inst9"
Warning (275085): Found inconsistent dimensions for element "C"
Warning (275080): Converted elements in bus name "C" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C[15]" to "C15"
    Warning (275081): Converted element name(s) from "C[16]" to "C16"
Info (12128): Elaborating entity "FullAdder16bit" for hierarchy "ALU_Complete:ALU|FullAdder16bit:inst8"
Info (12128): Elaborating entity "Adder1bit" for hierarchy "ALU_Complete:ALU|FullAdder16bit:inst8|Adder1bit:inst33"
Info (12128): Elaborating entity "InputSelector" for hierarchy "ALU_Complete:ALU|InputSelector:inst1"
Info (12128): Elaborating entity "ALU_out_multiplexer" for hierarchy "ALU_Complete:ALU|ALU_out_multiplexer:inst6"
Info (12128): Elaborating entity "AND16bit" for hierarchy "ALU_Complete:ALU|AND16bit:inst5"
Info (12128): Elaborating entity "OR16bit" for hierarchy "ALU_Complete:ALU|OR16bit:inst"
Info (12128): Elaborating entity "XOR16bit" for hierarchy "ALU_Complete:ALU|XOR16bit:inst7"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:ControlUn"
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhdl(9): used implicit default value for signal "addressing_select" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "IR24" for hierarchy "IR24:IR3"
Info (12128): Elaborating entity "buffReg16" for hierarchy "buffReg16:RA"
Info (12128): Elaborating entity "SixteenRegisterFile" for hierarchy "SixteenRegisterFile:inst11"
Info (12128): Elaborating entity "mux16" for hierarchy "SixteenRegisterFile:inst11|mux16:inst18"
Info (12128): Elaborating entity "Reg16" for hierarchy "SixteenRegisterFile:inst11|Reg16:inst"
Info (12128): Elaborating entity "updatedAND" for hierarchy "SixteenRegisterFile:inst11|updatedAND:inst17"
Info (12128): Elaborating entity "decoder16" for hierarchy "SixteenRegisterFile:inst11|decoder16:inst16"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "SixteenRegisterFile:inst11|LPM_CONSTANT:instb"
Info (12130): Elaborated megafunction instantiation "SixteenRegisterFile:inst11|LPM_CONSTANT:instb"
Info (12133): Instantiated megafunction "SixteenRegisterFile:inst11|LPM_CONSTANT:instb" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "SixteenThreeToOneMux" for hierarchy "SixteenThreeToOneMux:Mux7"
Info (12128): Elaborating entity "srcSwitch" for hierarchy "srcSwitch:inst15"
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(17): signal "src" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(18): signal "dst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(20): signal "src" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(21): signal "dst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(23): signal "dst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at srcSwitch.vhdl(24): signal "src" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "SixteenTwoToOneMux" for hierarchy "SixteenTwoToOneMux:inst14"
Info (12128): Elaborating entity "immediate" for hierarchy "immediate:inst17"
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ControlUnit:ControlUn|Mod0"
Info (12130): Elaborated megafunction instantiation "ControlUnit:ControlUn|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "ControlUnit:ControlUn|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info (12023): Found entity 1: lpm_divide_qlo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Immediate[15]" is stuck at GND
    Warning (13410): Pin "Immediate[14]" is stuck at GND
    Warning (13410): Pin "Immediate[13]" is stuck at GND
    Warning (13410): Pin "Immediate[12]" is stuck at GND
    Warning (13410): Pin "Immediate[11]" is stuck at GND
    Warning (13410): Pin "Immediate[10]" is stuck at GND
    Warning (13410): Pin "Immediate[9]" is stuck at GND
    Warning (13410): Pin "Immediate[8]" is stuck at GND
    Warning (13410): Pin "Immediate[7]" is stuck at GND
    Warning (13410): Pin "Immediate[6]" is stuck at GND
    Warning (13410): Pin "Immediate[5]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 2977 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 202 output pins
    Info (21061): Implemented 2748 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Thu Mar 31 00:32:58 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


