/**
  ******************************************************************************
  * @file    lsm6dsv32x_reg.c
  * @author  Sensors Software Solution Team
  * @brief   LSM6DSV32X driver file
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2024 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */

#include <string.h>
#include "lsm6dsv32x_reg.h"

int32_t __weak lsm6dsv32x_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
  int32_t ret;

  if (ctx == NULL)
  {
    return -1;
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);

  return ret;
}

int32_t __weak lsm6dsv32x_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
  int32_t ret;

  if (ctx == NULL)
  {
    return -1;
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);

  return ret;
}

static void bytecpy(uint8_t *target, uint8_t *source)
{
  if ((target != NULL) && (source != NULL))
  {
    *target = *source;
  }
}

float_t lsm6dsv32x_from_sflp_to_mg(int16_t lsb)
{
  return ((float_t)lsb) * 0.061f;
}

float_t lsm6dsv32x_from_fs4_to_mg(int16_t lsb)
{
  return ((float_t)lsb) * 0.122f;
}

float_t lsm6dsv32x_from_fs8_to_mg(int16_t lsb)
{
  return ((float_t)lsb) * 0.244f;
}

float_t lsm6dsv32x_from_fs16_to_mg(int16_t lsb)
{
  return ((float_t)lsb) * 0.488f;
}

float_t lsm6dsv32x_from_fs32_to_mg(int16_t lsb)
{
  return ((float_t)lsb) * 0.976f;
}

float_t lsm6dsv32x_from_fs125_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 4.375f;
}

float_t lsm6dsv32x_from_fs250_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 8.750f;
}

float_t lsm6dsv32x_from_fs500_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 17.50f;
}

float_t lsm6dsv32x_from_fs1000_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 35.0f;
}

float_t lsm6dsv32x_from_fs2000_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 70.0f;
}

float_t lsm6dsv32x_from_fs4000_to_mdps(int16_t lsb)
{
  return ((float_t)lsb) * 140.0f;
}

float_t lsm6dsv32x_from_lsb_to_celsius(int16_t lsb)
{
  return (((float_t)lsb / 256.0f) + 25.0f);
}

float_t lsm6dsv32x_from_lsb_to_nsec(uint32_t lsb)
{
  return ((float_t)lsb * 21750.0f);
}

float_t lsm6dsv32x_from_lsb_to_mv(int16_t lsb)
{
  return ((float_t)lsb) / 78.0f;
}

/*
 * Original conversion routines taken from: https://github.com/numpy/numpy
 *
 * Converts from half-precision (16-bit) float number to single precision (32-bit).
 *
 * uint32_t  static uint32_t ToFloatBits(uint16_t h);
 * Released under BSD-3-Clause License
 */
static uint32_t ToFloatBits(uint16_t h)
{
  uint16_t h_exp = (h & 0x7c00u);
  uint32_t f_sgn = ((uint32_t)h & 0x8000u) << 16;
  switch (h_exp)
  {
    case 0x0000u:   // 0 or subnormal
    {
      uint16_t h_sig = (h & 0x03ffu);
      // Signed zero
      if (h_sig == 0)
      {
        return f_sgn;
      }
      // Subnormal
      h_sig <<= 1;
      while ((h_sig & 0x0400u) == 0)
      {
        h_sig <<= 1;
        h_exp++;
      }
      uint32_t f_exp = ((uint32_t)(127 - 15 - h_exp)) << 23;
      uint32_t f_sig = ((uint32_t)(h_sig & 0x03ffu)) << 13;
      return f_sgn + f_exp + f_sig;
    }
    case 0x7c00u: // inf or NaN
      // All-ones exponent and a copy of the significand
      return f_sgn + 0x7f800000u + (((uint32_t)(h & 0x03ffu)) << 13);
    default: // normalized
      // Just need to adjust the exponent and shift
      return f_sgn + (((uint32_t)(h & 0x7fffu) + 0x1c000u) << 13);
  }
}

uint32_t lsm6dsv32x_from_f16_to_f32(uint16_t val)
{
  return ToFloatBits(val);
}


int32_t lsm6dsv32x_xl_offset_on_out_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret == 0)
  {
    ctrl9.usr_off_on_out = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_xl_offset_on_out_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl9.usr_off_on_out;

  return ret;
}

int32_t lsm6dsv32x_xl_offset_mg_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_xl_offset_mg_t val)
{
  lsm6dsv32x_z_ofs_usr_t z_ofs_usr;
  lsm6dsv32x_y_ofs_usr_t y_ofs_usr;
  lsm6dsv32x_x_ofs_usr_t x_ofs_usr;
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;
  float_t tmp;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_Z_OFS_USR, (uint8_t *)&z_ofs_usr, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_Y_OFS_USR, (uint8_t *)&y_ofs_usr, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_X_OFS_USR, (uint8_t *)&x_ofs_usr, 1);
  if (ret != 0)
  {
    return ret;
  }


  if ((val.x_mg < (0.0078125f * 127.0f)) && (val.x_mg > (0.0078125f * -127.0f)) &&
      (val.y_mg < (0.0078125f * 127.0f)) && (val.y_mg > (0.0078125f * -127.0f)) &&
      (val.z_mg < (0.0078125f * 127.0f)) && (val.z_mg > (0.0078125f * -127.0f)))
  {
    ctrl9.usr_off_w = 0;

    tmp = val.z_mg / 0.0078125f;
    z_ofs_usr.z_ofs_usr = (uint8_t)tmp;

    tmp = val.y_mg / 0.0078125f;
    y_ofs_usr.y_ofs_usr = (uint8_t)tmp;

    tmp = val.x_mg / 0.0078125f;
    x_ofs_usr.x_ofs_usr = (uint8_t)tmp;
  }
  else if ((val.x_mg < (0.125f * 127.0f)) && (val.x_mg > (0.125f * -127.0f)) &&
           (val.y_mg < (0.125f * 127.0f)) && (val.y_mg > (0.125f * -127.0f)) &&
           (val.z_mg < (0.125f * 127.0f)) && (val.z_mg > (0.125f * -127.0f)))
  {
    ctrl9.usr_off_w = 1;

    tmp = val.z_mg / 0.125f;
    z_ofs_usr.z_ofs_usr = (uint8_t)tmp;

    tmp = val.y_mg / 0.125f;
    y_ofs_usr.y_ofs_usr = (uint8_t)tmp;

    tmp = val.x_mg / 0.125f;
    x_ofs_usr.x_ofs_usr = (uint8_t)tmp;
  }
  else // out of limit
  {
    ctrl9.usr_off_w = 1;
    z_ofs_usr.z_ofs_usr = 0xFFU;
    y_ofs_usr.y_ofs_usr = 0xFFU;
    x_ofs_usr.x_ofs_usr = 0xFFU;
  }

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_Z_OFS_USR, (uint8_t *)&z_ofs_usr, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_Y_OFS_USR, (uint8_t *)&y_ofs_usr, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_X_OFS_USR, (uint8_t *)&x_ofs_usr, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);

  return ret;
}

int32_t lsm6dsv32x_xl_offset_mg_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_xl_offset_mg_t *val)
{
  lsm6dsv32x_z_ofs_usr_t z_ofs_usr;
  lsm6dsv32x_y_ofs_usr_t y_ofs_usr;
  lsm6dsv32x_x_ofs_usr_t x_ofs_usr;
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_Z_OFS_USR, (uint8_t *)&z_ofs_usr, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_Y_OFS_USR, (uint8_t *)&y_ofs_usr, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_X_OFS_USR, (uint8_t *)&x_ofs_usr, 1);
  if (ret != 0)
  {
    return ret;
  }

  if (ctrl9.usr_off_w == PROPERTY_DISABLE)
  {
    val->z_mg = ((float_t)z_ofs_usr.z_ofs_usr * 0.0078125f);
    val->y_mg = ((float_t)y_ofs_usr.y_ofs_usr * 0.0078125f);
    val->x_mg = ((float_t)x_ofs_usr.x_ofs_usr * 0.0078125f);
  }
  else
  {
    val->z_mg = ((float_t)z_ofs_usr.z_ofs_usr * 0.125f);
    val->y_mg = ((float_t)y_ofs_usr.y_ofs_usr * 0.125f);
    val->x_mg = ((float_t)x_ofs_usr.x_ofs_usr * 0.125f);
  }

  return ret;
}

int32_t lsm6dsv32x_reboot(const stmdev_ctx_t *ctx)
{
  lsm6dsv32x_ctrl3_t ctrl3;
  lsm6dsv32x_data_rate_t data_rate_xl;
  lsm6dsv32x_data_rate_t data_rate_gy;
  int32_t ret;

  if (ctx->mdelay == NULL)
  {
    ret = -1;
    goto exit;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* Save current data rates */
  ret = lsm6dsv32x_xl_data_rate_get(ctx, &data_rate_xl);
  ret += lsm6dsv32x_gy_data_rate_get(ctx, &data_rate_gy);
  if (ret != 0)
  {
    goto exit;
  }

  /* 1. Set the accelerometer and gyroscope in power-down mode */
  ret = lsm6dsv32x_xl_data_rate_set(ctx, LSM6DSV32X_ODR_OFF);
  ret += lsm6dsv32x_gy_data_rate_set(ctx, LSM6DSV32X_ODR_OFF);
  if (ret != 0)
  {
    goto exit;
  }

  /* 2. Set the BOOT bit of the CTRL3 register to 1. */
  ctrl3.boot = 1;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* 3. Wait 30 ms. */
  ctx->mdelay(30);

  /* Restore data rates */
  ret = lsm6dsv32x_xl_data_rate_set(ctx, data_rate_xl);
  ret += lsm6dsv32x_gy_data_rate_set(ctx, data_rate_gy);

exit:
  return ret;
}

int32_t lsm6dsv32x_sw_por(const stmdev_ctx_t *ctx)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access = {0};
  int32_t ret;

  if (ctx->mdelay == NULL)
  {
    ret = -1;
    goto exit;
  }

  /* 1. Set the SW_POR bit of the FUNC_CFG_ACCESS register to 1. */
  func_cfg_access.sw_por = 1;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* 2. Wait 30 ms. */
  ctx->mdelay(30);

exit:
  return ret;
}

int32_t lsm6dsv32x_sw_reset(const stmdev_ctx_t *ctx)
{
  lsm6dsv32x_ctrl3_t ctrl3 = {0};
  uint8_t retry = 0;
  int32_t ret;

  if (ctx->mdelay == NULL)
  {
    ret = -1;
    goto exit;
  }

  /* 1. Set the accelerometer and gyroscope in power-down mode */
  ret = lsm6dsv32x_xl_data_rate_set(ctx, LSM6DSV32X_ODR_OFF);
  ret += lsm6dsv32x_gy_data_rate_set(ctx, LSM6DSV32X_ODR_OFF);
  if (ret != 0)
  {
    goto exit;
  }

  /* 2. Set the SW_RESET bit of the CTRL3 register to 1. */
  ctrl3.sw_reset = 1;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);

  /* 3. Poll the SW_RESET bit of the CTRL3 register until it returns to 0. */
  do
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
    if (ret != 0)
    {
      goto exit;
    }

    ctx->mdelay(1);
  } while (ctrl3.sw_reset == 1 && retry++ < 3);

  return (ctrl3.sw_reset == 0) ? 0 : -1;

exit:
  return ret;
}

int32_t lsm6dsv32x_mem_bank_set(const stmdev_ctx_t *ctx, lsm6dsv32x_mem_bank_t val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    return ret;
  }

  func_cfg_access.shub_reg_access = ((uint8_t)val & 0x02U) >> 1;
  func_cfg_access.emb_func_reg_access = (uint8_t)val & 0x01U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);

  return ret;
}


int32_t lsm6dsv32x_mem_bank_get(const stmdev_ctx_t *ctx, lsm6dsv32x_mem_bank_t *val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch ((func_cfg_access.shub_reg_access << 1) + func_cfg_access.emb_func_reg_access)
  {
    case 0x00:
      *val = LSM6DSV32X_MAIN_MEM_BANK;
      break;

    case 0x01:
      *val = LSM6DSV32X_EMBED_FUNC_MEM_BANK;
      break;

    case 0x02:
      *val = LSM6DSV32X_SENSOR_HUB_MEM_BANK;
      break;

    default:
      *val = LSM6DSV32X_MAIN_MEM_BANK;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_device_id_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WHO_AM_I, val, 1);

  return ret;
}

int32_t lsm6dsv32x_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_data_rate_t val)
{
  lsm6dsv32x_ctrl1_t ctrl1;
  lsm6dsv32x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);
  if (ret != 0)
  {
    return ret;
  }

  ctrl1.odr_xl = (uint8_t)val & 0x0Fu;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);
  if (ret != 0)
  {
    return ret;
  }

  sel = ((uint8_t)val >> 4) & 0xFU;
  if (sel != 0U)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
    if (ret != 0)
    {
      return ret;
    }

    haodr.haodr_sel = sel;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_xl_data_rate_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_data_rate_t *val)
{
  lsm6dsv32x_ctrl1_t ctrl1;
  lsm6dsv32x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
  if (ret != 0)
  {
    return ret;
  }

  sel = haodr.haodr_sel;

  switch (ctrl1.odr_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_ODR_OFF;
      break;

    case 0x01:
      *val = LSM6DSV32X_ODR_AT_1Hz875;
      break;

    case 0x02:
      *val = LSM6DSV32X_ODR_AT_7Hz5;
      break;

    case 0x03:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_15Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_15Hz625;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_12Hz5;
          break;
      }
      break;

    case 0x04:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_30Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_31Hz25;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_25Hz;
          break;
      }
      break;

    case 0x05:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_60Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_62Hz5;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_50Hz;
          break;
      }
      break;

    case 0x06:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_120Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_125Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_100Hz;
          break;
      }
      break;

    case 0x07:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_240Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_250Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_200Hz;
          break;
      }
      break;

    case 0x08:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_480Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_500Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_400Hz;
          break;
      }
      break;

    case 0x09:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_960Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_1000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_800Hz;
          break;
      }
      break;

    case 0x0A:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_1920Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_2000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_1600Hz;
          break;
      }
      break;

    case 0x0B:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_3840Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_4000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_3200Hz;
          break;
      }
      break;

    case 0x0C:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_7680Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_8000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_6400Hz;
          break;
      }
      break;

    default:
      *val = LSM6DSV32X_ODR_OFF;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_xl_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_xl_mode_t val)
{
  lsm6dsv32x_ctrl1_t ctrl1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);

  if (ret == 0)
  {
    ctrl1.op_mode_xl = (uint8_t)val & 0x07U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_xl_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_xl_mode_t *val)
{
  lsm6dsv32x_ctrl1_t ctrl1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL1, (uint8_t *)&ctrl1, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl1.op_mode_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_HIGH_PERFORMANCE_MD;
      break;

    case 0x01:
      *val = LSM6DSV32X_XL_HIGH_ACCURACY_ODR_MD;
      break;

    case 0x03:
      *val = LSM6DSV32X_XL_ODR_TRIGGERED_MD;
      break;

    case 0x04:
      *val = LSM6DSV32X_XL_LOW_POWER_2_AVG_MD;
      break;

    case 0x05:
      *val = LSM6DSV32X_XL_LOW_POWER_4_AVG_MD;
      break;

    case 0x06:
      *val = LSM6DSV32X_XL_LOW_POWER_8_AVG_MD;
      break;

    case 0x07:
      *val = LSM6DSV32X_XL_NORMAL_MD;
      break;

    default:
      *val = LSM6DSV32X_XL_HIGH_PERFORMANCE_MD;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_data_rate_t val)
{
  lsm6dsv32x_ctrl2_t ctrl2;
  lsm6dsv32x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  sel = ((uint8_t)val >> 4) & 0xFU;
  if (sel != 0U)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
    if (ret != 0)
    {
      return ret;
    }

    haodr.haodr_sel = sel;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_gy_data_rate_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_data_rate_t *val)
{
  lsm6dsv32x_ctrl2_t ctrl2;
  lsm6dsv32x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_HAODR_CFG, (uint8_t *)&haodr, 1);
  if (ret != 0)
  {
    return ret;
  }

  sel = haodr.haodr_sel;

  switch (ctrl2.odr_g)
  {
    case 0x00:
      *val = LSM6DSV32X_ODR_OFF;
      break;

    case 0x01:
      *val = LSM6DSV32X_ODR_AT_1Hz875;
      break;

    case 0x02:
      *val = LSM6DSV32X_ODR_AT_7Hz5;
      break;

    case 0x03:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_15Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_15Hz625;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_12Hz5;
          break;
      }
      break;

    case 0x04:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_30Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_31Hz25;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_25Hz;
          break;
      }
      break;

    case 0x05:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_60Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_62Hz5;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_50Hz;
          break;
      }
      break;

    case 0x06:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_120Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_125Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_100Hz;
          break;
      }
      break;

    case 0x07:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_240Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_250Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_200Hz;
          break;
      }
      break;

    case 0x08:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_480Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_500Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_400Hz;
          break;
      }
      break;

    case 0x09:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_960Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_1000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_800Hz;
          break;
      }
      break;

    case 0x0A:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_1920Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_2000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_1600Hz;
          break;
      }
      break;

    case 0x0B:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_3840Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_4000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_3200Hz;
          break;
      }
      break;

    case 0x0C:
      switch (sel)
      {
        default:
        case 0:
          *val = LSM6DSV32X_ODR_AT_7680Hz;
          break;
        case 1:
          *val = LSM6DSV32X_ODR_HA01_AT_8000Hz;
          break;
        case 2:
          *val = LSM6DSV32X_ODR_HA02_AT_6400Hz;
          break;
      }
      break;

    default:
      *val = LSM6DSV32X_ODR_OFF;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_gy_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_gy_mode_t val)
{
  lsm6dsv32x_ctrl2_t ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  if (ret == 0)
  {
    ctrl2.op_mode_g = (uint8_t)val & 0x07U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_gy_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_gy_mode_t *val)
{
  lsm6dsv32x_ctrl2_t ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL2, (uint8_t *)&ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl2.op_mode_g)
  {
    case 0x00:
      *val = LSM6DSV32X_GY_HIGH_PERFORMANCE_MD;
      break;

    case 0x01:
      *val = LSM6DSV32X_GY_HIGH_ACCURACY_ODR_MD;
      break;

    case 0x04:
      *val = LSM6DSV32X_GY_SLEEP_MD;
      break;

    case 0x05:
      *val = LSM6DSV32X_GY_LOW_POWER_MD;
      break;

    default:
      *val = LSM6DSV32X_GY_HIGH_PERFORMANCE_MD;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  if (ret == 0)
  {
    ctrl3.if_inc = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_auto_increment_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl3.if_inc;

  return ret;
}


int32_t lsm6dsv32x_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);

  if (ret == 0)
  {
    ctrl3.bdu = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_block_data_update_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL3, (uint8_t *)&ctrl3, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl3.bdu;

  return ret;
}


int32_t lsm6dsv32x_odr_trig_cfg_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_odr_trig_cfg_t odr_trig;
  int32_t ret;

  if (val >= 1U && val <= 3U)
  {
    return -1;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);

  if (ret == 0)
  {
    odr_trig.odr_trig_nodr = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_odr_trig_cfg_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_odr_trig_cfg_t odr_trig;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = odr_trig.odr_trig_nodr;

  return ret;
}


int32_t lsm6dsv32x_data_ready_mode_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_data_ready_mode_t val)
{
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);

  if (ret == 0)
  {
    ctrl4.drdy_pulsed = (uint8_t)val & 0x1U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_data_ready_mode_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_data_ready_mode_t *val)
{
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl4.drdy_pulsed)
  {
    case 0x00:
      *val = LSM6DSV32X_DRDY_LATCHED;
      break;

    case 0x01:
      *val = LSM6DSV32X_DRDY_PULSED;
      break;

    default:
      *val = LSM6DSV32X_DRDY_LATCHED;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_interrupt_enable_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_interrupt_mode_t val)
{
  lsm6dsv32x_tap_cfg0_t cfg;
  lsm6dsv32x_functions_enable_t func;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&func, 1);
  if (ret != 0)
  {
    return ret;
  }
  func.interrupts_enable = val.enable;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&func, 1);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&cfg, 1);
  if (ret != 0)
  {
    return ret;
  }
  cfg.lir = val.lir;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&cfg, 1);

  return ret;
}


int32_t lsm6dsv32x_interrupt_enable_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_interrupt_mode_t *val)
{
  lsm6dsv32x_tap_cfg0_t cfg;
  lsm6dsv32x_functions_enable_t func;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&func, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->enable = func.interrupts_enable;
  val->lir = cfg.lir;

  return ret;
}


int32_t lsm6dsv32x_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_gy_full_scale_t val)
{
  lsm6dsv32x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);

  if (ret == 0)
  {
    ctrl6.fs_g = (uint8_t)val & 0xfu;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_gy_full_scale_t *val)
{
  lsm6dsv32x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl6.fs_g)
  {
    case 0x00:
      *val = LSM6DSV32X_125dps;
      break;

    case 0x01:
      *val = LSM6DSV32X_250dps;
      break;

    case 0x02:
      *val = LSM6DSV32X_500dps;
      break;

    case 0x03:
      *val = LSM6DSV32X_1000dps;
      break;

    case 0x04:
      *val = LSM6DSV32X_2000dps;
      break;

    case 0x0C:
      *val = LSM6DSV32X_4000dps;
      break;

    default:
      *val = LSM6DSV32X_125dps;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_xl_full_scale_t val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);

  if (ret == 0)
  {
    ctrl8.fs_xl = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_xl_full_scale_t *val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl8.fs_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_4g;
      break;

    case 0x01:
      *val = LSM6DSV32X_8g;
      break;

    case 0x02:
      *val = LSM6DSV32X_16g;
      break;

    case 0x03:
      *val = LSM6DSV32X_32g;
      break;

    default:
      *val = LSM6DSV32X_4g;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_xl_dual_channel_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);

  if (ret == 0)
  {
    ctrl8.xl_dualc_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_xl_dual_channel_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl8.xl_dualc_en;

  return ret;
}


int32_t lsm6dsv32x_xl_self_test_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_xl_self_test_t val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);

  if (ret == 0)
  {
    ctrl10.st_xl = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_xl_self_test_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_xl_self_test_t *val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl10.st_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_ST_DISABLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_XL_ST_POSITIVE;
      break;

    case 0x02:
      *val = LSM6DSV32X_XL_ST_NEGATIVE;
      break;

    default:
      *val = LSM6DSV32X_XL_ST_DISABLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_gy_self_test_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_gy_self_test_t val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);

  if (ret == 0)
  {
    ctrl10.st_g = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_gy_self_test_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_gy_self_test_t *val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl10.st_g)
  {
    case 0x00:
      *val = LSM6DSV32X_GY_ST_DISABLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_GY_ST_POSITIVE;
      break;

    case 0x02:
      *val = LSM6DSV32X_GY_ST_NEGATIVE;
      break;

    default:
      *val = LSM6DSV32X_GY_ST_DISABLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ois_xl_self_test_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_ois_xl_self_test_t val)
{
  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);

  if (ret == 0)
  {
    spi2_int_ois.st_xl_ois = ((uint8_t)val & 0x3U);
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_xl_self_test_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_ois_xl_self_test_t *val)
{
  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (spi2_int_ois.st_xl_ois)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_XL_ST_DISABLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_XL_ST_POSITIVE;
      break;

    case 0x02:
      *val = LSM6DSV32X_OIS_XL_ST_NEGATIVE;
      break;

    default:
      *val = LSM6DSV32X_OIS_XL_ST_DISABLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ois_gy_self_test_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_ois_gy_self_test_t val)
{
  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);

  if (ret == 0)
  {
    spi2_int_ois.st_g_ois = ((uint8_t)val & 0x3U);
    spi2_int_ois.st_ois_clampdis = ((uint8_t)val & 0x04U) >> 2;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_gy_self_test_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_ois_gy_self_test_t *val)
{
  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (spi2_int_ois.st_g_ois)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_GY_ST_DISABLE;
      break;

    case 0x01:
      *val = (spi2_int_ois.st_ois_clampdis == 1U) ? LSM6DSV32X_OIS_GY_ST_CLAMP_POS :
             LSM6DSV32X_OIS_GY_ST_POSITIVE;
      break;

    case 0x02:
      *val = (spi2_int_ois.st_ois_clampdis == 1U) ? LSM6DSV32X_OIS_GY_ST_CLAMP_NEG :
             LSM6DSV32X_OIS_GY_ST_NEGATIVE;
      break;

    default:
      *val = LSM6DSV32X_OIS_GY_ST_DISABLE;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_pin_int_route_t *val)
{
  lsm6dsv32x_int1_ctrl_t          int1_ctrl;
  lsm6dsv32x_md1_cfg_t            md1_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  int1_ctrl.int1_drdy_xl       = val->drdy_xl;
  int1_ctrl.int1_drdy_g        = val->drdy_g;
  int1_ctrl.int1_fifo_th       = val->fifo_th;
  int1_ctrl.int1_fifo_ovr      = val->fifo_ovr;
  int1_ctrl.int1_fifo_full     = val->fifo_full;
  int1_ctrl.int1_cnt_bdr       = val->cnt_bdr;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  md1_cfg.int1_shub            = val->shub;
  md1_cfg.int1_emb_func        = val->emb_func;
  md1_cfg.int1_6d              = val->sixd;
  md1_cfg.int1_single_tap      = val->single_tap;
  md1_cfg.int1_double_tap      = val->double_tap;
  md1_cfg.int1_wu              = val->wakeup;
  md1_cfg.int1_ff              = val->freefall;
  md1_cfg.int1_sleep_change    = val->sleep_change;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MD1_CFG, (uint8_t *)&md1_cfg, 1);

  return ret;
}


int32_t lsm6dsv32x_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_pin_int_route_t *val)
{
  lsm6dsv32x_int1_ctrl_t          int1_ctrl;
  lsm6dsv32x_md1_cfg_t            md1_cfg;
  int32_t ret;

  memset(val, 0x0, sizeof(lsm6dsv32x_pin_int_route_t));

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->drdy_xl   = int1_ctrl.int1_drdy_xl;
  val->drdy_g    = int1_ctrl.int1_drdy_g;
  val->fifo_th   = int1_ctrl.int1_fifo_th;
  val->fifo_ovr  = int1_ctrl.int1_fifo_ovr;
  val->fifo_full = int1_ctrl.int1_fifo_full;
  val->cnt_bdr   = int1_ctrl.int1_cnt_bdr;

  val->shub         = md1_cfg.int1_shub;
  val->emb_func     = md1_cfg.int1_emb_func;
  val->sixd         = md1_cfg.int1_6d;
  val->single_tap   = md1_cfg.int1_single_tap;
  val->double_tap   = md1_cfg.int1_double_tap;
  val->wakeup       = md1_cfg.int1_wu;
  val->freefall     = md1_cfg.int1_ff;
  val->sleep_change = md1_cfg.int1_sleep_change;

  return ret;
}


int32_t lsm6dsv32x_pin_int2_route_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_pin_int_route_t *val)
{
  lsm6dsv32x_int2_ctrl_t          int2_ctrl;
  lsm6dsv32x_ctrl4_t              ctrl4;
  lsm6dsv32x_ctrl7_t              ctrl7;
  lsm6dsv32x_md2_cfg_t            md2_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  int2_ctrl.int2_drdy_xl          = val->drdy_xl;
  int2_ctrl.int2_drdy_g           = val->drdy_g;
  int2_ctrl.int2_fifo_th          = val->fifo_th;
  int2_ctrl.int2_fifo_ovr         = val->fifo_ovr;
  int2_ctrl.int2_fifo_full        = val->fifo_full;
  int2_ctrl.int2_cnt_bdr          = val->cnt_bdr;
  int2_ctrl.int2_drdy_g_eis       = val->drdy_g_eis;
  int2_ctrl.int2_emb_func_endop   = val->emb_func_endop;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }
  ctrl4.int2_drdy_temp         = val->drdy_temp;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }
  ctrl7.int2_drdy_ah_qvar         = val->drdy_ah_qvar;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD2_CFG, (uint8_t *)&md2_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  md2_cfg.int2_timestamp       = val->timestamp;
  md2_cfg.int2_emb_func        = val->emb_func;
  md2_cfg.int2_6d              = val->sixd;
  md2_cfg.int2_single_tap      = val->single_tap;
  md2_cfg.int2_double_tap      = val->double_tap;
  md2_cfg.int2_wu              = val->wakeup;
  md2_cfg.int2_ff              = val->freefall;
  md2_cfg.int2_sleep_change    = val->sleep_change;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MD2_CFG, (uint8_t *)&md2_cfg, 1);

  return ret;
}


int32_t lsm6dsv32x_pin_int2_route_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_pin_int_route_t *val)
{
  lsm6dsv32x_int2_ctrl_t          int2_ctrl;
  lsm6dsv32x_ctrl4_t              ctrl4;
  lsm6dsv32x_ctrl7_t              ctrl7;
  lsm6dsv32x_md2_cfg_t            md2_cfg;
  int32_t ret;

  memset(val, 0x0, sizeof(lsm6dsv32x_pin_int_route_t));

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->drdy_xl        = int2_ctrl.int2_drdy_xl;
  val->drdy_g         = int2_ctrl.int2_drdy_g;
  val->fifo_th        = int2_ctrl.int2_fifo_th;
  val->fifo_ovr       = int2_ctrl.int2_fifo_ovr;
  val->fifo_full      = int2_ctrl.int2_fifo_full;
  val->cnt_bdr        = int2_ctrl.int2_cnt_bdr;
  val->drdy_g_eis     = int2_ctrl.int2_drdy_g_eis;
  val->emb_func_endop = int2_ctrl.int2_emb_func_endop;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->drdy_temp      = ctrl4.int2_drdy_temp;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->drdy_ah_qvar = ctrl7.int2_drdy_ah_qvar;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD2_CFG, (uint8_t *)&md2_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->timestamp      = md2_cfg.int2_timestamp;
  val->emb_func       = md2_cfg.int2_emb_func;
  val->sixd           = md2_cfg.int2_6d;
  val->single_tap     = md2_cfg.int2_single_tap;
  val->double_tap     = md2_cfg.int2_double_tap;
  val->wakeup         = md2_cfg.int2_wu;
  val->freefall       = md2_cfg.int2_ff;
  val->sleep_change   = md2_cfg.int2_sleep_change;

  return ret;
}


int32_t lsm6dsv32x_emb_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                          const lsm6dsv32x_emb_pin_int_route_t *val)
{
  lsm6dsv32x_emb_func_int1_t emb_func_int1;
  lsm6dsv32x_md1_cfg_t md1_cfg;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_INT1, (uint8_t *)&emb_func_int1, 1);

  if (ret == 0)
  {
    emb_func_int1.int1_tilt = val->tilt;
    emb_func_int1.int1_sig_mot = val->sig_mot;
    emb_func_int1.int1_step_detector = val->step_det;
    emb_func_int1.int1_fsm_lc = val->fsm_lc;

    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_INT1, (uint8_t *)&emb_func_int1, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
  if (ret == 0)
  {
    md1_cfg.int1_emb_func = 1;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_emb_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_emb_pin_int_route_t *val)
{
  lsm6dsv32x_emb_func_int1_t emb_func_int1;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_INT1, (uint8_t *)&emb_func_int1, 1);

  if (ret == 0)
  {
    val->tilt = emb_func_int1.int1_tilt;
    val->sig_mot = emb_func_int1.int1_sig_mot;
    val->step_det = emb_func_int1.int1_step_detector;
    val->fsm_lc = emb_func_int1.int1_fsm_lc;
  }
  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_emb_pin_int2_route_set(const stmdev_ctx_t *ctx,
                                          const lsm6dsv32x_emb_pin_int_route_t *val)
{
  lsm6dsv32x_emb_func_int2_t emb_func_int2;
  lsm6dsv32x_md2_cfg_t md2_cfg;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_INT2, (uint8_t *)&emb_func_int2, 1);

  if (ret == 0)
  {
    emb_func_int2.int2_tilt = val->tilt;
    emb_func_int2.int2_sig_mot = val->sig_mot;
    emb_func_int2.int2_step_detector = val->step_det;
    emb_func_int2.int2_fsm_lc = val->fsm_lc;

    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_INT2, (uint8_t *)&emb_func_int2, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MD2_CFG, (uint8_t *)&md2_cfg, 1);
  if (ret == 0)
  {
    md2_cfg.int2_emb_func = 1;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MD2_CFG, (uint8_t *)&md2_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_emb_pin_int2_route_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_emb_pin_int_route_t *val)
{
  lsm6dsv32x_emb_func_int2_t emb_func_int2;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_INT2, (uint8_t *)&emb_func_int2, 1);

  if (ret == 0)
  {
    val->tilt = emb_func_int2.int2_tilt;
    val->sig_mot = emb_func_int2.int2_sig_mot;
    val->step_det = emb_func_int2.int2_step_detector;
    val->fsm_lc = emb_func_int2.int2_fsm_lc;
  }
  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_embedded_int_cfg_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_embedded_int_config_t val)
{
  lsm6dsv32x_page_rw_t page_rw;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);

  if (ret == 0)
  {
    switch (val)
    {
      case 0x00:
        page_rw.emb_func_lir = 0;
        break;

      case 0x01:
      default:
        page_rw.emb_func_lir = 1;
        break;
    }

    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_embedded_int_cfg_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_embedded_int_config_t *val)
{
  lsm6dsv32x_page_rw_t page_rw;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);

  if (ret == 0)
  {
    if (page_rw.emb_func_lir == 0U)
    {
      *val = LSM6DSV32X_INT_LATCH_DISABLE;
    }
    else
    {
      *val = LSM6DSV32X_INT_LATCH_ENABLE;
    }
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_embedded_status_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_embedded_status_t *val)
{
  lsm6dsv32x_emb_func_status_mainpage_t emb_func_status;
  lsm6dsv32x_emb_func_src_t emb_func_src;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_STATUS_MAINPAGE, (uint8_t *)&emb_func_status, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->step_detector = emb_func_status.is_step_det;
  val->tilt = emb_func_status.is_tilt;
  val->sig_mot = emb_func_status.is_sigmot;
  val->fsm_lc = emb_func_status.is_fsm_lc;

  /* embedded func */
  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  val->step_count_inc = emb_func_src.stepcounter_bit_set;
  val->step_count_overflow = emb_func_src.step_overflow;
  val->step_on_delta_time = emb_func_src.step_count_delta_ia;
  val->step_detector = emb_func_src.step_detected;

  return ret;
}

int32_t lsm6dsv32x_all_sources_get(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_all_sources_t *val)
{
  lsm6dsv32x_emb_func_status_mainpage_t emb_func_status_mainpage;
  lsm6dsv32x_emb_func_exec_status_t emb_func_exec_status;
  lsm6dsv32x_fsm_status_mainpage_t fsm_status_mainpage;
  lsm6dsv32x_mlc_status_mainpage_t mlc_status_mainpage;
  lsm6dsv32x_functions_enable_t functions_enable;
  lsm6dsv32x_emb_func_src_t emb_func_src;
  lsm6dsv32x_fifo_status2_t fifo_status2;
  lsm6dsv32x_all_int_src_t all_int_src;
  lsm6dsv32x_wake_up_src_t wake_up_src;
  lsm6dsv32x_status_reg_t status_reg;
  lsm6dsv32x_d6d_src_t d6d_src;
  lsm6dsv32x_tap_src_t tap_src;
  lsm6dsv32x_ui_status_reg_ois_t status_reg_ois;
  lsm6dsv32x_status_master_t status_shub;
  uint8_t buff[8];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret != 0)
  {
    return ret;
  }
  functions_enable.dis_rst_lir_all_int = PROPERTY_ENABLE;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_STATUS1, (uint8_t *)&buff, 4);

  bytecpy((uint8_t *)&fifo_status2, &buff[1]);
  bytecpy((uint8_t *)&all_int_src, &buff[2]);
  bytecpy((uint8_t *)&status_reg, &buff[3]);

  val->fifo_ovr = fifo_status2.fifo_ovr_ia;
  val->fifo_bdr = fifo_status2.counter_bdr_ia;
  val->fifo_full = fifo_status2.fifo_full_ia;
  val->fifo_th = fifo_status2.fifo_wtm_ia;

  val->free_fall = all_int_src.ff_ia;
  val->wake_up = all_int_src.wu_ia;
  val->six_d = all_int_src.d6d_ia;

  val->drdy_xl = status_reg.xlda;
  val->drdy_gy = status_reg.gda;
  val->drdy_temp = status_reg.tda;
  val->drdy_ah_qvar = status_reg.ah_qvarda;
  val->drdy_eis = status_reg.gda_eis;
  val->drdy_ois = status_reg.ois_drdy;
  val->timestamp = status_reg.timestamp_endcount;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  functions_enable.dis_rst_lir_all_int = PROPERTY_DISABLE;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_STATUS_REG_OIS, (uint8_t *)&buff, 8);
  if (ret != 0)
  {
    return ret;
  }

  bytecpy((uint8_t *)&status_reg_ois, &buff[0]);
  bytecpy((uint8_t *)&wake_up_src, &buff[1]);
  bytecpy((uint8_t *)&tap_src, &buff[2]);
  bytecpy((uint8_t *)&d6d_src, &buff[3]);
  bytecpy((uint8_t *)&emb_func_status_mainpage, &buff[5]);
  bytecpy((uint8_t *)&fsm_status_mainpage, &buff[6]);
  bytecpy((uint8_t *)&mlc_status_mainpage, &buff[7]);

  val->gy_settling = status_reg_ois.gyro_settling;
  val->sleep_change = wake_up_src.sleep_change_ia;
  val->wake_up_x = wake_up_src.x_wu;
  val->wake_up_y = wake_up_src.y_wu;
  val->wake_up_z = wake_up_src.z_wu;
  val->sleep_state = wake_up_src.sleep_state;

  val->tap_x = tap_src.x_tap;
  val->tap_y = tap_src.y_tap;
  val->tap_z = tap_src.z_tap;
  val->tap_sign = tap_src.tap_sign;
  val->double_tap = tap_src.double_tap;
  val->single_tap = tap_src.single_tap;

  val->six_d_zl = d6d_src.zl;
  val->six_d_zh = d6d_src.zh;
  val->six_d_yl = d6d_src.yl;
  val->six_d_yh = d6d_src.yh;
  val->six_d_xl = d6d_src.xl;
  val->six_d_xh = d6d_src.xh;

  val->step_detector = emb_func_status_mainpage.is_step_det;
  val->tilt = emb_func_status_mainpage.is_tilt;
  val->sig_mot = emb_func_status_mainpage.is_sigmot;
  val->fsm_lc = emb_func_status_mainpage.is_fsm_lc;

  val->fsm1 = fsm_status_mainpage.is_fsm1;
  val->fsm2 = fsm_status_mainpage.is_fsm2;
  val->fsm3 = fsm_status_mainpage.is_fsm3;
  val->fsm4 = fsm_status_mainpage.is_fsm4;
  val->fsm5 = fsm_status_mainpage.is_fsm5;
  val->fsm6 = fsm_status_mainpage.is_fsm6;
  val->fsm7 = fsm_status_mainpage.is_fsm7;
  val->fsm8 = fsm_status_mainpage.is_fsm8;

  val->mlc1 = mlc_status_mainpage.is_mlc1;
  val->mlc2 = mlc_status_mainpage.is_mlc2;
  val->mlc3 = mlc_status_mainpage.is_mlc3;
  val->mlc4 = mlc_status_mainpage.is_mlc4;

  /* embedded func */
  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EXEC_STATUS, (uint8_t *)&emb_func_exec_status,
                              1);
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  val->emb_func_stand_by = emb_func_exec_status.emb_func_endop;
  val->emb_func_time_exceed = emb_func_exec_status.emb_func_exec_ovr;
  val->step_count_inc = emb_func_src.stepcounter_bit_set;
  val->step_count_overflow = emb_func_src.step_overflow;
  val->step_on_delta_time = emb_func_src.step_count_delta_ia;

  val->step_detector = emb_func_src.step_detected;

  /* sensor hub */
  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_STATUS_MASTER_MAINPAGE, (uint8_t *)&status_shub, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->sh_endop = status_shub.sens_hub_endop;
  val->sh_wr_once = status_shub.wr_once_done;
  val->sh_slave3_nack = status_shub.slave3_nack;
  val->sh_slave2_nack = status_shub.slave2_nack;
  val->sh_slave1_nack = status_shub.slave1_nack;
  val->sh_slave0_nack = status_shub.slave0_nack;

  return ret;
}

int32_t lsm6dsv32x_flag_data_ready_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_data_ready_t *val)
{
  lsm6dsv32x_status_reg_t status;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_STATUS_REG, (uint8_t *)&status, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->drdy_xl = status.xlda;
  val->drdy_gy = status.gda;
  val->drdy_temp = status.tda;

  return ret;
}


int32_t lsm6dsv32x_int_ack_mask_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  int32_t ret;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INT_ACK_MASK, &val, 1);

  return ret;
}

int32_t lsm6dsv32x_int_ack_mask_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INT_ACK_MASK, val, 1);

  return ret;
}


int32_t lsm6dsv32x_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_OUT_TEMP_L, &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = (int16_t)buff[1];
  *val = (*val * 256) + (int16_t)buff[0];

  return ret;
}


int32_t lsm6dsv32x_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_OUTX_L_G, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];

  return ret;
}


int32_t lsm6dsv32x_ois_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_OUTX_L_G_OIS, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val[0] = (int16_t)buff[1];
  val[0] = (*val * 256) + (int16_t)buff[0];
  val[1] = (int16_t)buff[3];
  val[1] = (*val * 256) + (int16_t)buff[2];
  val[2] = (int16_t)buff[5];
  val[2] = (*val * 256) + (int16_t)buff[4];

  return ret;
}


int32_t lsm6dsv32x_ois_eis_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_OUTX_L_G_OIS_EIS, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val[0] = (int16_t)buff[1];
  val[0] = (*val * 256) + (int16_t)buff[0];
  val[1] = (int16_t)buff[3];
  val[1] = (*val * 256) + (int16_t)buff[2];
  val[2] = (int16_t)buff[5];
  val[2] = (*val * 256) + (int16_t)buff[4];

  return ret;
}


int32_t lsm6dsv32x_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_OUTX_L_A, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];

  return ret;
}


int32_t lsm6dsv32x_dual_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_OUTX_L_A_OIS_DUALC, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val[0] = (int16_t)buff[1];
  val[0] = (val[0] * 256) + (int16_t)buff[0];
  val[1] = (int16_t)buff[3];
  val[1] = (val[1] * 256) + (int16_t)buff[2];
  val[2] = (int16_t)buff[5];
  val[2] = (val[2] * 256) + (int16_t)buff[4];

  return ret;
}

int32_t lsm6dsv32x_ah_qvar_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_AH_QVAR_OUT_L, &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = (int16_t)buff[1];
  *val = (*val * 256) + (int16_t)buff[0];

  return ret;
}


int32_t lsm6dsv32x_odr_cal_reg_get(const stmdev_ctx_t *ctx, int8_t *val)
{
  lsm6dsv32x_internal_freq_t internal_freq;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INTERNAL_FREQ, (uint8_t *)&internal_freq, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = (int8_t)internal_freq.freq_fine;

  return ret;
}

int32_t lsm6dsv32x_ln_pg_write(const stmdev_ctx_t *ctx, uint16_t address,
                               uint8_t *buf, uint8_t len)
{
  lsm6dsv32x_page_address_t  page_address;
  lsm6dsv32x_page_sel_t page_sel;
  lsm6dsv32x_page_rw_t page_rw;
  uint8_t msb;
  uint8_t lsb;
  int32_t ret;
  uint8_t i ;

  msb = ((uint8_t)(address >> 8) & 0x0FU);
  lsb = (uint8_t)address & 0xFFU;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  /* set page write */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_rw.page_read = PROPERTY_DISABLE;
  page_rw.page_write = PROPERTY_ENABLE;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* select page */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_sel.page_sel = msb;
  page_sel.not_used0 = 1; // Default value
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* set page addr */
  page_address.page_addr = lsb;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_ADDRESS,
                              (uint8_t *)&page_address, 1);
  if (ret != 0)
  {
    goto exit;
  }

  for (i = 0; i < len; i++)
  {
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_VALUE, &buf[i], 1);
    if (ret != 0)
    {
      goto exit;
    }

    lsb++;

    /* Check if page wrap */
    if (((lsb & 0xFFU) == 0x00U) && (ret == 0))
    {
      msb++;
      ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
      if (ret != 0)
      {
        goto exit;
      }

      page_sel.page_sel = msb;
      page_sel.not_used0 = 1; // Default value
      ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
      if (ret != 0)
      {
        goto exit;
      }
    }
  }

  page_sel.page_sel = 0;
  page_sel.not_used0 = 1;// Default value
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* unset page write */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_rw.page_read = PROPERTY_DISABLE;
  page_rw.page_write = PROPERTY_DISABLE;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_ln_pg_read(const stmdev_ctx_t *ctx, uint16_t address, uint8_t *buf,
                              uint8_t len)
{
  lsm6dsv32x_page_address_t  page_address;
  lsm6dsv32x_page_sel_t page_sel;
  lsm6dsv32x_page_rw_t page_rw;
  uint8_t msb;
  uint8_t lsb;
  int32_t ret;
  uint8_t i ;

  msb = ((uint8_t)(address >> 8) & 0x0FU);
  lsb = (uint8_t)address & 0xFFU;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  /* set page write */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_rw.page_read = PROPERTY_ENABLE;
  page_rw.page_write = PROPERTY_DISABLE;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* select page */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_sel.page_sel = msb;
  page_sel.not_used0 = 1; // Default value
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* set page addr */
  page_address.page_addr = lsb;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_ADDRESS,
                              (uint8_t *)&page_address, 1);
  if (ret != 0)
  {
    goto exit;
  }

  for (i = 0; ((i < len) && (ret == 0)); i++)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_VALUE, &buf[i], 1);
    if (ret != 0)
    {
      goto exit;
    }

    lsb++;

    /* Check if page wrap */
    if (((lsb & 0xFFU) == 0x00U) && (ret == 0))
    {
      msb++;
      ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
      if (ret != 0)
      {
        goto exit;
      }

      page_sel.page_sel = msb;
      page_sel.not_used0 = 1; // Default value
      ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
      if (ret != 0)
      {
        goto exit;
      }
    }
  }

  page_sel.page_sel = 0;
  page_sel.not_used0 = 1;// Default value
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_SEL, (uint8_t *)&page_sel, 1);
  if (ret != 0)
  {
    goto exit;
  }

  /* unset page write */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);
  if (ret != 0)
  {
    goto exit;
  }
  page_rw.page_read = PROPERTY_DISABLE;
  page_rw.page_write = PROPERTY_DISABLE;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PAGE_RW, (uint8_t *)&page_rw, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_emb_function_dbg_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);

  if (ret == 0)
  {
    ctrl10.emb_func_debug = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_emb_function_dbg_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl10_t ctrl10;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl10.emb_func_debug;

  return ret;
}


int32_t lsm6dsv32x_den_polarity_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_den_polarity_t val)
{
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);

  if (ret == 0)
  {
    ctrl4.int2_in_lh = (uint8_t)val & 0x1U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_den_polarity_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_den_polarity_t *val)
{
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl4.int2_in_lh)
  {
    case 0x00:
      *val = LSM6DSV32X_DEN_ACT_LOW;
      break;

    case 0x01:
      *val = LSM6DSV32X_DEN_ACT_HIGH;
      break;

    default:
      *val = LSM6DSV32X_DEN_ACT_LOW;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_den_conf_set(const stmdev_ctx_t *ctx, lsm6dsv32x_den_conf_t val)
{
  lsm6dsv32x_den_t den;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_DEN, (uint8_t *)&den, 1);
  if (ret != 0)
  {
    return ret;
  }

  den.den_z = val.den_z;
  den.den_y = val.den_y;
  den.den_x = val.den_x;

  den.lvl2_en = (uint8_t)val.mode & 0x1U;
  den.lvl1_en = ((uint8_t)val.mode & 0x2U) >> 1;

  if (val.stamp_in_gy_data == PROPERTY_ENABLE && val.stamp_in_xl_data == PROPERTY_ENABLE)
  {
    den.den_xl_g = PROPERTY_DISABLE;
    den.den_xl_en = PROPERTY_ENABLE;
  }
  else if (val.stamp_in_gy_data == PROPERTY_ENABLE && val.stamp_in_xl_data == PROPERTY_DISABLE)
  {
    den.den_xl_g = PROPERTY_DISABLE;
    den.den_xl_en = PROPERTY_DISABLE;
  }
  else if (val.stamp_in_gy_data == PROPERTY_DISABLE && val.stamp_in_xl_data == PROPERTY_ENABLE)
  {
    den.den_xl_g = PROPERTY_ENABLE;
    den.den_xl_en = PROPERTY_DISABLE;
  }
  else
  {
    den.den_xl_g = PROPERTY_DISABLE;
    den.den_xl_en = PROPERTY_DISABLE;
    den.den_z = PROPERTY_DISABLE;
    den.den_y = PROPERTY_DISABLE;
    den.den_x = PROPERTY_DISABLE;
    den.lvl2_en = PROPERTY_DISABLE;
    den.lvl1_en = PROPERTY_DISABLE;
  }

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_DEN, (uint8_t *)&den, 1);

  return ret;
}


int32_t lsm6dsv32x_den_conf_get(const stmdev_ctx_t *ctx, lsm6dsv32x_den_conf_t *val)
{
  lsm6dsv32x_den_t den;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_DEN, (uint8_t *)&den, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->den_z = den.den_z;
  val->den_y = den.den_y;
  val->den_x = den.den_x;

  if ((den.den_x | den.den_y | den.den_z) == PROPERTY_ENABLE)
  {
    if (den.den_xl_g == PROPERTY_DISABLE && den.den_xl_en == PROPERTY_ENABLE)
    {
      val->stamp_in_gy_data = PROPERTY_ENABLE;
      val->stamp_in_xl_data = PROPERTY_ENABLE;
    }
    else if (den.den_xl_g == PROPERTY_DISABLE && den.den_xl_en == PROPERTY_DISABLE)
    {
      val->stamp_in_gy_data = PROPERTY_ENABLE;
      val->stamp_in_xl_data = PROPERTY_DISABLE;
    }
    else // ( (den.den_xl_g & !den.den_xl_en) == PROPERTY_ENABLE )
    {
      val->stamp_in_gy_data = PROPERTY_DISABLE;
      val->stamp_in_xl_data = PROPERTY_ENABLE;
    }
  }
  else
  {
    val->stamp_in_gy_data = PROPERTY_DISABLE;
    val->stamp_in_xl_data = PROPERTY_DISABLE;
  }

  switch ((den.lvl1_en << 1) + den.lvl2_en)
  {
    case 0x02:
      val->mode = LSM6DSV32X_LEVEL_TRIGGER;
      break;

    case 0x03:
      val->mode = LSM6DSV32X_LEVEL_LATCHED;
      break;

    // 0x00 value and everything else
    default:
      val->mode = LSM6DSV32X_DEN_NOT_DEFINED;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_eis_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_eis_gy_full_scale_t val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);

  if (ret == 0)
  {
    ctrl_eis.fs_g_eis = (uint8_t)val & 0x7U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_eis_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_eis_gy_full_scale_t *val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl_eis.fs_g_eis)
  {
    case 0x00:
      *val = LSM6DSV32X_EIS_125dps;
      break;

    case 0x01:
      *val = LSM6DSV32X_EIS_250dps;
      break;

    case 0x02:
      *val = LSM6DSV32X_EIS_500dps;
      break;

    case 0x03:
      *val = LSM6DSV32X_EIS_1000dps;
      break;

    case 0x04:
      *val = LSM6DSV32X_EIS_2000dps;
      break;

    default:
      *val = LSM6DSV32X_EIS_125dps;
      break;
  }
  return ret;
}


int32_t lsm6dsv32x_eis_gy_on_spi2_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);

  if (ret == 0)
  {
    ctrl_eis.g_eis_on_g_ois_out_reg = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_eis_gy_on_spi2_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl_eis.g_eis_on_g_ois_out_reg;

  return ret;
}


int32_t lsm6dsv32x_gy_eis_data_rate_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_gy_eis_data_rate_t val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);

  if (ret == 0)
  {
    ctrl_eis.odr_g_eis = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_gy_eis_data_rate_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_gy_eis_data_rate_t *val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl_eis.odr_g_eis)
  {
    case 0x00:
      *val = LSM6DSV32X_EIS_ODR_OFF;
      break;

    case 0x01:
      *val = LSM6DSV32X_EIS_1920Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_EIS_960Hz;
      break;

    default:
      *val = LSM6DSV32X_EIS_1920Hz;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_watermark_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_fifo_ctrl1_t fifo_ctrl1;
  int32_t ret;

  fifo_ctrl1.wtm = val;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);

  return ret;
}

int32_t lsm6dsv32x_fifo_watermark_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_fifo_ctrl1_t fifo_ctrl1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fifo_ctrl1.wtm;

  return ret;
}


int32_t lsm6dsv32x_fifo_xl_dual_fsm_batch_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret == 0)
  {
    fifo_ctrl2.xl_dualc_batch_from_fsm = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_fifo_xl_dual_fsm_batch_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fifo_ctrl2.xl_dualc_batch_from_fsm;

  return ret;
}


int32_t lsm6dsv32x_fifo_compress_algo_set(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_fifo_compress_algo_t val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret == 0)
  {
    fifo_ctrl2.uncompr_rate = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_compress_algo_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_fifo_compress_algo_t *val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl2.uncompr_rate)
  {
    case 0x00:
      *val = LSM6DSV32X_CMP_DISABLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_CMP_8_TO_1;
      break;

    case 0x02:
      *val = LSM6DSV32X_CMP_16_TO_1;
      break;

    case 0x03:
      *val = LSM6DSV32X_CMP_32_TO_1;
      break;

    default:
      *val = LSM6DSV32X_CMP_DISABLE;
      break;
  }
  return ret;
}


int32_t lsm6dsv32x_fifo_virtual_sens_odr_chg_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret == 0)
  {
    fifo_ctrl2.odr_chg_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_virtual_sens_odr_chg_get(const stmdev_ctx_t *ctx,
                                                 uint8_t *val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fifo_ctrl2.odr_chg_en;

  return ret;
}


int32_t lsm6dsv32x_fifo_compress_algo_real_time_set(const stmdev_ctx_t *ctx,
                                                    uint8_t val)
{
  lsm6dsv32x_emb_func_en_b_t emb_func_en_b;
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;

  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }
  fifo_ctrl2.fifo_compr_rt_en = val;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_func_en_b, 1);
  if (ret == 0)
  {
    emb_func_en_b.fifo_compr_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_func_en_b, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_compress_algo_real_time_get(const stmdev_ctx_t *ctx,
                                                    uint8_t *val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fifo_ctrl2.fifo_compr_rt_en;

  return ret;
}


int32_t lsm6dsv32x_fifo_stop_on_wtm_set(const stmdev_ctx_t *ctx, lsm6dsv32x_fifo_event_t val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret == 0)
  {
    fifo_ctrl2.stop_on_wtm = (val == LSM6DSV32X_FIFO_EV_WTM) ? 1 : 0;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_stop_on_wtm_get(const stmdev_ctx_t *ctx, lsm6dsv32x_fifo_event_t *val)
{
  lsm6dsv32x_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
  if (ret == 0)
  {
    *val = (fifo_ctrl2.stop_on_wtm == 1) ? LSM6DSV32X_FIFO_EV_WTM : LSM6DSV32X_FIFO_EV_FULL;
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_xl_batch_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fifo_xl_batch_t val)
{
  lsm6dsv32x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  if (ret == 0)
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val & 0xFu;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_fifo_xl_batch_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fifo_xl_batch_t *val)
{
  lsm6dsv32x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl3.bdr_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_NOT_BATCHED;
      break;

    case 0x01:
      *val = LSM6DSV32X_XL_BATCHED_AT_1Hz875;
      break;

    case 0x02:
      *val = LSM6DSV32X_XL_BATCHED_AT_7Hz5;
      break;

    case 0x03:
      *val = LSM6DSV32X_XL_BATCHED_AT_15Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_XL_BATCHED_AT_30Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_XL_BATCHED_AT_60Hz;
      break;

    case 0x06:
      *val = LSM6DSV32X_XL_BATCHED_AT_120Hz;
      break;

    case 0x07:
      *val = LSM6DSV32X_XL_BATCHED_AT_240Hz;
      break;

    case 0x08:
      *val = LSM6DSV32X_XL_BATCHED_AT_480Hz;
      break;

    case 0x09:
      *val = LSM6DSV32X_XL_BATCHED_AT_960Hz;
      break;

    case 0x0A:
      *val = LSM6DSV32X_XL_BATCHED_AT_1920Hz;
      break;

    case 0x0B:
      *val = LSM6DSV32X_XL_BATCHED_AT_3840Hz;
      break;

    case 0x0C:
      *val = LSM6DSV32X_XL_BATCHED_AT_7680Hz;
      break;

    default:
      *val = LSM6DSV32X_XL_NOT_BATCHED;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_gy_batch_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fifo_gy_batch_t val)
{
  lsm6dsv32x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  if (ret == 0)
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val & 0x0Fu;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_fifo_gy_batch_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fifo_gy_batch_t *val)
{
  lsm6dsv32x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl3.bdr_gy)
  {
    case 0x00:
      *val = LSM6DSV32X_GY_NOT_BATCHED;
      break;

    case 0x01:
      *val = LSM6DSV32X_GY_BATCHED_AT_1Hz875;
      break;

    case 0x02:
      *val = LSM6DSV32X_GY_BATCHED_AT_7Hz5;
      break;

    case 0x03:
      *val = LSM6DSV32X_GY_BATCHED_AT_15Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_GY_BATCHED_AT_30Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_GY_BATCHED_AT_60Hz;
      break;

    case 0x06:
      *val = LSM6DSV32X_GY_BATCHED_AT_120Hz;
      break;

    case 0x07:
      *val = LSM6DSV32X_GY_BATCHED_AT_240Hz;
      break;

    case 0x08:
      *val = LSM6DSV32X_GY_BATCHED_AT_480Hz;
      break;

    case 0x09:
      *val = LSM6DSV32X_GY_BATCHED_AT_960Hz;
      break;

    case 0x0A:
      *val = LSM6DSV32X_GY_BATCHED_AT_1920Hz;
      break;

    case 0x0B:
      *val = LSM6DSV32X_GY_BATCHED_AT_3840Hz;
      break;

    case 0x0C:
      *val = LSM6DSV32X_GY_BATCHED_AT_7680Hz;
      break;

    default:
      *val = LSM6DSV32X_GY_NOT_BATCHED;
      break;
  }
  return ret;
}



int32_t lsm6dsv32x_fifo_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_fifo_mode_t val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret == 0)
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val & 0x07U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_fifo_mode_t *val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl4.fifo_mode)
  {
    case 0x00:
      *val = LSM6DSV32X_BYPASS_MODE;
      break;

    case 0x01:
      *val = LSM6DSV32X_FIFO_MODE;
      break;

    case 0x02:
      *val = LSM6DSV32X_STREAM_WTM_TO_FULL_MODE;
      break;

    case 0x03:
      *val = LSM6DSV32X_STREAM_TO_FIFO_MODE;
      break;

    case 0x04:
      *val = LSM6DSV32X_BYPASS_TO_STREAM_MODE;
      break;

    case 0x06:
      *val = LSM6DSV32X_STREAM_MODE;
      break;

    case 0x07:
      *val = LSM6DSV32X_BYPASS_TO_FIFO_MODE;
      break;

    default:
      *val = LSM6DSV32X_BYPASS_MODE;
      break;
  }
  return ret;
}


int32_t lsm6dsv32x_fifo_gy_eis_batch_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret == 0)
  {
    fifo_ctrl4.g_eis_fifo_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_gy_eis_batch_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fifo_ctrl4.g_eis_fifo_en;

  return ret;
}

int32_t lsm6dsv32x_fifo_temp_batch_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_fifo_temp_batch_t val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret == 0)
  {
    fifo_ctrl4.odr_t_batch = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_temp_batch_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_fifo_temp_batch_t *val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl4.odr_t_batch)
  {
    case 0x00:
      *val = LSM6DSV32X_TEMP_NOT_BATCHED;
      break;

    case 0x01:
      *val = LSM6DSV32X_TEMP_BATCHED_AT_1Hz875;
      break;

    case 0x02:
      *val = LSM6DSV32X_TEMP_BATCHED_AT_15Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_TEMP_BATCHED_AT_60Hz;
      break;

    default:
      *val = LSM6DSV32X_TEMP_NOT_BATCHED;
      break;
  }
  return ret;
}


int32_t lsm6dsv32x_fifo_timestamp_batch_set(const stmdev_ctx_t *ctx,
                                            lsm6dsv32x_fifo_timestamp_batch_t val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret == 0)
  {
    fifo_ctrl4.dec_ts_batch = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_timestamp_batch_get(const stmdev_ctx_t *ctx,
                                            lsm6dsv32x_fifo_timestamp_batch_t *val)
{
  lsm6dsv32x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (fifo_ctrl4.dec_ts_batch)
  {
    case 0x00:
      *val = LSM6DSV32X_TMSTMP_NOT_BATCHED;
      break;

    case 0x01:
      *val = LSM6DSV32X_TMSTMP_DEC_1;
      break;

    case 0x02:
      *val = LSM6DSV32X_TMSTMP_DEC_8;
      break;

    case 0x03:
      *val = LSM6DSV32X_TMSTMP_DEC_32;
      break;

    default:
      *val = LSM6DSV32X_TMSTMP_NOT_BATCHED;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_batch_counter_threshold_set(const stmdev_ctx_t *ctx,
                                                    uint16_t val)
{
  lsm6dsv32x_counter_bdr_reg1_t counter_bdr_reg1;
  lsm6dsv32x_counter_bdr_reg2_t counter_bdr_reg2;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, (uint8_t *)&counter_bdr_reg1, 1);

  if (ret == 0)
  {
    counter_bdr_reg2.cnt_bdr_th = (uint8_t)val & 0xFFU;
    counter_bdr_reg1.cnt_bdr_th = (uint8_t)(val >> 8) & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, (uint8_t *)&counter_bdr_reg1, 1);
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG2, (uint8_t *)&counter_bdr_reg2, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_batch_counter_threshold_get(const stmdev_ctx_t *ctx,
                                                    uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = (uint16_t)buff[0] & 0x3U;
  *val = (*val * 256U) + (uint16_t)buff[1];

  return ret;
}

int32_t lsm6dsv32x_fifo_batch_cnt_event_set(const stmdev_ctx_t *ctx,
                                            lsm6dsv32x_fifo_batch_cnt_event_t val)
{
  lsm6dsv32x_counter_bdr_reg1_t counter_bdr_reg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, (uint8_t *)&counter_bdr_reg1, 1);
  if (ret == 0)
  {
    counter_bdr_reg1.trig_counter_bdr = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, (uint8_t *)&counter_bdr_reg1, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fifo_batch_cnt_event_get(const stmdev_ctx_t *ctx,
                                            lsm6dsv32x_fifo_batch_cnt_event_t *val)
{
  lsm6dsv32x_counter_bdr_reg1_t counter_bdr_reg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_COUNTER_BDR_REG1, (uint8_t *)&counter_bdr_reg1, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (counter_bdr_reg1.trig_counter_bdr)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_BATCH_EVENT;
      break;

    case 0x01:
      *val = LSM6DSV32X_GY_BATCH_EVENT;
      break;

    case 0x02:
      *val = LSM6DSV32X_GY_EIS_BATCH_EVENT;
      break;

    default:
      *val = LSM6DSV32X_XL_BATCH_EVENT;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_fifo_status_get(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_fifo_status_t *val)
{
  uint8_t buff[2];
  lsm6dsv32x_fifo_status2_t status;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_STATUS1, (uint8_t *)&buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  bytecpy((uint8_t *)&status, &buff[1]);

  val->fifo_bdr = status.counter_bdr_ia;
  val->fifo_ovr = status.fifo_ovr_ia;
  val->fifo_full = status.fifo_full_ia;
  val->fifo_th = status.fifo_wtm_ia;

  val->fifo_level = (uint16_t)buff[1] & 0x01U;
  val->fifo_level = (val->fifo_level * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_fifo_out_raw_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_fifo_out_raw_t *val)
{
  lsm6dsv32x_fifo_data_out_tag_t fifo_data_out_tag;
  uint8_t buff[7];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FIFO_DATA_OUT_TAG, buff, 7);
  if (ret != 0)
  {
    return ret;
  }

  bytecpy((uint8_t *)&fifo_data_out_tag, &buff[0]);

  switch (fifo_data_out_tag.tag_sensor)
  {
    case 0x00:
      val->tag = LSM6DSV32X_FIFO_EMPTY;
      break;

    case 0x01:
      val->tag = LSM6DSV32X_GY_NC_TAG;
      break;

    case 0x02:
      val->tag = LSM6DSV32X_XL_NC_TAG;
      break;

    case 0x03:
      val->tag = LSM6DSV32X_TIMESTAMP_TAG;
      break;

    case 0x04:
      val->tag = LSM6DSV32X_TEMPERATURE_TAG;
      break;

    case 0x05:
      val->tag = LSM6DSV32X_CFG_CHANGE_TAG;
      break;

    case 0x06:
      val->tag = LSM6DSV32X_XL_NC_T_2_TAG;
      break;

    case 0x07:
      val->tag = LSM6DSV32X_XL_NC_T_1_TAG;
      break;

    case 0x08:
      val->tag = LSM6DSV32X_XL_2XC_TAG;
      break;

    case 0x09:
      val->tag = LSM6DSV32X_XL_3XC_TAG;
      break;

    case 0x0A:
      val->tag = LSM6DSV32X_GY_NC_T_2_TAG;
      break;

    case 0x0B:
      val->tag = LSM6DSV32X_GY_NC_T_1_TAG;
      break;

    case 0x0C:
      val->tag = LSM6DSV32X_GY_2XC_TAG;
      break;

    case 0x0D:
      val->tag = LSM6DSV32X_GY_3XC_TAG;
      break;

    case 0x0E:
      val->tag = LSM6DSV32X_SENSORHUB_SLAVE0_TAG;
      break;

    case 0x0F:
      val->tag = LSM6DSV32X_SENSORHUB_SLAVE1_TAG;
      break;

    case 0x10:
      val->tag = LSM6DSV32X_SENSORHUB_SLAVE2_TAG;
      break;

    case 0x11:
      val->tag = LSM6DSV32X_SENSORHUB_SLAVE3_TAG;
      break;

    case 0x12:
      val->tag = LSM6DSV32X_STEP_COUNTER_TAG;
      break;

    case 0x13:
      val->tag = LSM6DSV32X_SFLP_GAME_ROTATION_VECTOR_TAG;
      break;

    case 0x16:
      val->tag = LSM6DSV32X_SFLP_GYROSCOPE_BIAS_TAG;
      break;

    case 0x17:
      val->tag = LSM6DSV32X_SFLP_GRAVITY_VECTOR_TAG;
      break;

    case 0x19:
      val->tag = LSM6DSV32X_SENSORHUB_NACK_TAG;
      break;

    case 0x1A:
      val->tag = LSM6DSV32X_MLC_RESULT_TAG;
      break;

    case 0x1B:
      val->tag = LSM6DSV32X_MLC_FILTER;
      break;

    case 0x1C:
      val->tag = LSM6DSV32X_MLC_FEATURE;
      break;

    case 0x1D:
      val->tag = LSM6DSV32X_XL_DUAL_CORE;
      break;

    case 0x1E:
      val->tag = LSM6DSV32X_GY_ENHANCED_EIS;
      break;

    default:
      val->tag = LSM6DSV32X_FIFO_EMPTY;
      break;
  }

  val->cnt = fifo_data_out_tag.tag_cnt;

  val->data[0] = buff[1];
  val->data[1] = buff[2];
  val->data[2] = buff[3];
  val->data[3] = buff[4];
  val->data[4] = buff[5];
  val->data[5] = buff[6];

  return ret;
}


int32_t lsm6dsv32x_fifo_stpcnt_batch_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  if (ret == 0)
  {
    emb_func_fifo_en_a.step_counter_fifo_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_stpcnt_batch_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  if (ret == 0)
  {
    *val = emb_func_fifo_en_a.step_counter_fifo_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}

int32_t lsm6dsv32x_fifo_mlc_batch_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  if (ret == 0)
  {
    emb_func_fifo_en_a.mlc_fifo_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_mlc_batch_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  if (ret == 0)
  {
    *val = emb_func_fifo_en_a.mlc_fifo_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_mlc_filt_batch_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_fifo_en_b_t emb_func_fifo_en_b;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_B, (uint8_t *)&emb_func_fifo_en_b, 1);
  if (ret == 0)
  {
    emb_func_fifo_en_b.mlc_filter_feature_fifo_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_B, (uint8_t *)&emb_func_fifo_en_b, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_mlc_filt_batch_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_fifo_en_b_t emb_func_fifo_en_b;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_B, (uint8_t *)&emb_func_fifo_en_b, 1);
  if (ret == 0)
  {
    *val = emb_func_fifo_en_b.mlc_filter_feature_fifo_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_sh_batch_slave_set(const stmdev_ctx_t *ctx, uint8_t idx, uint8_t val)
{
  lsm6dsv32x_slv0_config_t slv_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SLV0_CONFIG + idx * 3U, (uint8_t *)&slv_config, 1);
  if (ret == 0)
  {
    slv_config.batch_ext_sens_0_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_CONFIG + idx * 3U, (uint8_t *)&slv_config, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_sh_batch_slave_get(const stmdev_ctx_t *ctx, uint8_t idx, uint8_t *val)
{
  lsm6dsv32x_slv0_config_t slv_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SLV0_CONFIG + idx * 3U, (uint8_t *)&slv_config, 1);
  if (ret == 0)
  {
    *val = slv_config.batch_ext_sens_0_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_sflp_batch_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_fifo_sflp_raw_t val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  }
  if (ret == 0)
  {
    emb_func_fifo_en_a.sflp_game_fifo_en = val.game_rotation;
    emb_func_fifo_en_a.sflp_gravity_fifo_en = val.gravity;
    emb_func_fifo_en_a.sflp_gbias_fifo_en = val.gbias;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A,
                                (uint8_t *)&emb_func_fifo_en_a, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fifo_sflp_batch_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_fifo_sflp_raw_t *val)
{
  lsm6dsv32x_emb_func_fifo_en_a_t emb_func_fifo_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_FIFO_EN_A, (uint8_t *)&emb_func_fifo_en_a, 1);
  }
  if (ret == 0)
  {
    val->game_rotation = emb_func_fifo_en_a.sflp_game_fifo_en;
    val->gravity = emb_func_fifo_en_a.sflp_gravity_fifo_en;
    val->gbias = emb_func_fifo_en_a.sflp_gbias_fifo_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}

int32_t lsm6dsv32x_filt_anti_spike_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_filt_anti_spike_t val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);

  if (ret == 0)
  {
    if_cfg.asf_ctrl = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_anti_spike_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_filt_anti_spike_t *val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (if_cfg.asf_ctrl)
  {
    case 0x00:
      *val = LSM6DSV32X_AUTO;
      break;

    case 0x01:
      *val = LSM6DSV32X_ALWAYS_ACTIVE;
      break;

    default:
      *val = LSM6DSV32X_AUTO;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_settling_mask_set(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_filt_settling_mask_t val)
{
  lsm6dsv32x_emb_func_cfg_t emb_func_cfg;
  lsm6dsv32x_ui_int_ois_t ui_int_ois;
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }
  ctrl4.drdy_mask = val.drdy;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }
  emb_func_cfg.emb_func_irq_mask_xl_settl = val.irq_xl;
  emb_func_cfg.emb_func_irq_mask_g_settl = val.irq_g;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);
  if (ret != 0)
  {
    return ret;
  }
  ui_int_ois.drdy_mask_ois = val.ois_drdy;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);

  return ret;
}


int32_t lsm6dsv32x_filt_settling_mask_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_filt_settling_mask_t *val)
{
  lsm6dsv32x_emb_func_cfg_t emb_func_cfg;
  lsm6dsv32x_ui_int_ois_t ui_int_ois;
  lsm6dsv32x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL4, (uint8_t *)&ctrl4, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_CFG, (uint8_t *)&emb_func_cfg, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_INT_OIS, (uint8_t *)&ui_int_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->irq_xl = emb_func_cfg.emb_func_irq_mask_xl_settl;
  val->irq_g = emb_func_cfg.emb_func_irq_mask_g_settl;
  val->drdy = ctrl4.drdy_mask;

  return ret;
}


int32_t lsm6dsv32x_filt_ois_settling_mask_set(const stmdev_ctx_t *ctx,
                                              lsm6dsv32x_filt_ois_settling_mask_t val)
{
  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);

  if (ret == 0)
  {
    spi2_int_ois.drdy_mask_ois = val.ois_drdy;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_ois_settling_mask_get(const stmdev_ctx_t *ctx,
                                              lsm6dsv32x_filt_ois_settling_mask_t *val)
{

  lsm6dsv32x_spi2_int_ois_t spi2_int_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_INT_OIS, (uint8_t *)&spi2_int_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->ois_drdy = spi2_int_ois.drdy_mask_ois;

  return ret;
}


int32_t lsm6dsv32x_filt_gy_lp1_bandwidth_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_filt_gy_lp1_bandwidth_t val)
{
  lsm6dsv32x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);
  if (ret == 0)
  {
    ctrl6.lpf1_g_bw = (uint8_t)val & 0x0Fu;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_lp1_bandwidth_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_filt_gy_lp1_bandwidth_t *val)
{
  lsm6dsv32x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL6, (uint8_t *)&ctrl6, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl6.lpf1_g_bw)
  {
    case 0x00:
      *val = LSM6DSV32X_GY_ULTRA_LIGHT;
      break;

    case 0x01:
      *val = LSM6DSV32X_GY_VERY_LIGHT;
      break;

    case 0x02:
      *val = LSM6DSV32X_GY_LIGHT;
      break;

    case 0x03:
      *val = LSM6DSV32X_GY_MEDIUM;
      break;

    case 0x04:
      *val = LSM6DSV32X_GY_STRONG;
      break;

    case 0x05:
      *val = LSM6DSV32X_GY_VERY_STRONG;
      break;

    case 0x06:
      *val = LSM6DSV32X_GY_AGGRESSIVE;
      break;

    case 0x07:
      *val = LSM6DSV32X_GY_XTREME;
      break;

    default:
      *val = LSM6DSV32X_GY_ULTRA_LIGHT;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_lp1_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret == 0)
  {
    ctrl7.lpf1_g_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_lp1_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl7.lpf1_g_en;

  return ret;
}


int32_t lsm6dsv32x_filt_xl_lp2_bandwidth_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_filt_xl_lp2_bandwidth_t val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  if (ret == 0)
  {
    ctrl8.hp_lpf2_xl_bw = (uint8_t)val & 0x07U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_lp2_bandwidth_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_filt_xl_lp2_bandwidth_t *val)
{
  lsm6dsv32x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL8, (uint8_t *)&ctrl8, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl8.hp_lpf2_xl_bw)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_ULTRA_LIGHT;
      break;

    case 0x01:
      *val = LSM6DSV32X_XL_VERY_LIGHT;
      break;

    case 0x02:
      *val = LSM6DSV32X_XL_LIGHT;
      break;

    case 0x03:
      *val = LSM6DSV32X_XL_MEDIUM;
      break;

    case 0x04:
      *val = LSM6DSV32X_XL_STRONG;
      break;

    case 0x05:
      *val = LSM6DSV32X_XL_VERY_STRONG;
      break;

    case 0x06:
      *val = LSM6DSV32X_XL_AGGRESSIVE;
      break;

    case 0x07:
      *val = LSM6DSV32X_XL_XTREME;
      break;

    default:
      *val = LSM6DSV32X_XL_ULTRA_LIGHT;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_lp2_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret == 0)
  {
    ctrl9.lpf2_xl_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_lp2_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl9.lpf2_xl_en;

  return ret;
}

int32_t lsm6dsv32x_filt_xl_hp_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret == 0)
  {
    ctrl9.hp_slope_xl_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_hp_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl9.hp_slope_xl_en;

  return ret;
}

int32_t lsm6dsv32x_filt_xl_fast_settling_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret == 0)
  {
    ctrl9.xl_fastsettl_mode = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_fast_settling_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl9.xl_fastsettl_mode;

  return ret;
}

int32_t lsm6dsv32x_filt_xl_hp_mode_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_filt_xl_hp_mode_t val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret == 0)
  {
    ctrl9.hp_ref_mode_xl = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_hp_mode_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_filt_xl_hp_mode_t *val)
{
  lsm6dsv32x_ctrl9_t ctrl9;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL9, (uint8_t *)&ctrl9, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl9.hp_ref_mode_xl)
  {
    case 0x00:
      *val = LSM6DSV32X_HP_MD_NORMAL;
      break;

    case 0x01:
      *val = LSM6DSV32X_HP_MD_REFERENCE;
      break;

    default:
      *val = LSM6DSV32X_HP_MD_NORMAL;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_wkup_act_feed_set(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_filt_wkup_act_feed_t val)
{
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  tap_cfg0.slope_fds = (uint8_t)val & 0x01U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  wake_up_ths.usr_off_on_wu = ((uint8_t)val & 0x02U) >> 1;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);

  return ret;
}


int32_t lsm6dsv32x_filt_wkup_act_feed_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_filt_wkup_act_feed_t *val)
{
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch ((wake_up_ths.usr_off_on_wu << 1) + tap_cfg0.slope_fds)
  {
    case 0x00:
      *val = LSM6DSV32X_WK_FEED_SLOPE;
      break;

    case 0x01:
      *val = LSM6DSV32X_WK_FEED_HIGH_PASS;
      break;

    case 0x02:
      *val = LSM6DSV32X_WK_FEED_LP_WITH_OFFSET;
      break;

    default:
      *val = LSM6DSV32X_WK_FEED_SLOPE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_mask_trigger_xl_settl_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);

  if (ret == 0)
  {
    tap_cfg0.hw_func_mask_xl_settl = val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_mask_trigger_xl_settl_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = tap_cfg0.hw_func_mask_xl_settl;

  return ret;
}


int32_t lsm6dsv32x_filt_sixd_feed_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_filt_sixd_feed_t val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);

  if (ret == 0)
  {
    tap_cfg0.low_pass_on_6d = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_sixd_feed_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_filt_sixd_feed_t *val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (tap_cfg0.low_pass_on_6d)
  {
    case 0x00:
      *val = LSM6DSV32X_SIXD_FEED_ODR_DIV_2;
      break;

    case 0x01:
      *val = LSM6DSV32X_SIXD_FEED_LOW_PASS;
      break;

    default:
      *val = LSM6DSV32X_SIXD_FEED_ODR_DIV_2;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_eis_lp_bandwidth_set(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_gy_eis_lp_bandwidth_t val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);

  if (ret == 0)
  {
    ctrl_eis.lpf_g_eis_bw = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_eis_lp_bandwidth_get(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_gy_eis_lp_bandwidth_t *val)
{
  lsm6dsv32x_ctrl_eis_t ctrl_eis;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_EIS, (uint8_t *)&ctrl_eis, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl_eis.lpf_g_eis_bw)
  {
    case 0x00:
      *val = LSM6DSV32X_EIS_LP_NORMAL;
      break;

    case 0x01:
      *val = LSM6DSV32X_EIS_LP_LIGHT;
      break;

    default:
      *val = LSM6DSV32X_EIS_LP_NORMAL;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_ois_lp_bandwidth_set(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_gy_ois_lp_bandwidth_t val)
{
  lsm6dsv32x_ui_ctrl2_ois_t ui_ctrl2_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);

  if (ret == 0)
  {
    ui_ctrl2_ois.lpf1_g_ois_bw = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_gy_ois_lp_bandwidth_get(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_gy_ois_lp_bandwidth_t *val)
{

  lsm6dsv32x_ui_ctrl2_ois_t ui_ctrl2_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ui_ctrl2_ois.lpf1_g_ois_bw)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_GY_LP_NORMAL;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_GY_LP_STRONG;
      break;

    case 0x02:
      *val = LSM6DSV32X_OIS_GY_LP_AGGRESSIVE;
      break;

    case 0x03:
      *val = LSM6DSV32X_OIS_GY_LP_LIGHT;
      break;

    default:
      *val = LSM6DSV32X_OIS_GY_LP_NORMAL;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_ois_lp_bandwidth_set(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_xl_ois_lp_bandwidth_t val)
{
  lsm6dsv32x_ui_ctrl3_ois_t ui_ctrl3_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);

  if (ret == 0)
  {
    ui_ctrl3_ois.lpf_xl_ois_bw = (uint8_t)val & 0x07U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_filt_xl_ois_lp_bandwidth_get(const stmdev_ctx_t *ctx,
                                                lsm6dsv32x_filt_xl_ois_lp_bandwidth_t *val)
{
  lsm6dsv32x_ui_ctrl3_ois_t ui_ctrl3_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ui_ctrl3_ois.lpf_xl_ois_bw)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_XL_LP_ULTRA_LIGHT;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_XL_LP_VERY_LIGHT;
      break;

    case 0x02:
      *val = LSM6DSV32X_OIS_XL_LP_LIGHT;
      break;

    case 0x03:
      *val = LSM6DSV32X_OIS_XL_LP_NORMAL;
      break;

    case 0x04:
      *val = LSM6DSV32X_OIS_XL_LP_STRONG;
      break;

    case 0x05:
      *val = LSM6DSV32X_OIS_XL_LP_VERY_STRONG;
      break;

    case 0x06:
      *val = LSM6DSV32X_OIS_XL_LP_AGGRESSIVE;
      break;

    case 0x07:
      *val = LSM6DSV32X_OIS_XL_LP_XTREME;
      break;

    default:
      *val = LSM6DSV32X_OIS_XL_LP_ULTRA_LIGHT;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_fsm_permission_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_fsm_permission_t val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
  {
    func_cfg_access.fsm_wr_ctrl_en = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_permission_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_fsm_permission_t *val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (func_cfg_access.fsm_wr_ctrl_en)
  {
    case 0x00:
      *val = LSM6DSV32X_PROTECT_CTRL_REGS;
      break;

    case 0x01:
      *val = LSM6DSV32X_WRITE_CTRL_REG;
      break;

    default:
      *val = LSM6DSV32X_PROTECT_CTRL_REGS;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_permission_status(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl_status_t ctrl_status;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL_STATUS, (uint8_t *)&ctrl_status, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl_status.fsm_wr_ctrl_status;

  return ret;
}


int32_t lsm6dsv32x_fsm_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_fsm_mode_t val)
{
  lsm6dsv32x_emb_func_en_b_t emb_func_en_b;
  lsm6dsv32x_fsm_enable_t fsm_enable;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_func_en_b, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_ENABLE, (uint8_t *)&fsm_enable, 1);
  if (ret != 0)
  {
    goto exit;
  }

  if ((val.fsm1_en | val.fsm2_en | val.fsm3_en | val.fsm4_en
       | val.fsm5_en | val.fsm6_en | val.fsm7_en | val.fsm8_en) == PROPERTY_ENABLE)
  {
    emb_func_en_b.fsm_en = PROPERTY_ENABLE;
  }
  else
  {
    emb_func_en_b.fsm_en = PROPERTY_DISABLE;
  }

  fsm_enable.fsm1_en = val.fsm1_en;
  fsm_enable.fsm2_en = val.fsm2_en;
  fsm_enable.fsm3_en = val.fsm3_en;
  fsm_enable.fsm4_en = val.fsm4_en;
  fsm_enable.fsm5_en = val.fsm5_en;
  fsm_enable.fsm6_en = val.fsm6_en;
  fsm_enable.fsm7_en = val.fsm7_en;
  fsm_enable.fsm8_en = val.fsm8_en;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FSM_ENABLE, (uint8_t *)&fsm_enable, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_func_en_b, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fsm_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_fsm_mode_t *val)
{
  lsm6dsv32x_fsm_enable_t fsm_enable;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_ENABLE, (uint8_t *)&fsm_enable, 1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  val->fsm1_en = fsm_enable.fsm1_en;
  val->fsm2_en = fsm_enable.fsm2_en;
  val->fsm3_en = fsm_enable.fsm3_en;
  val->fsm4_en = fsm_enable.fsm4_en;
  val->fsm5_en = fsm_enable.fsm5_en;
  val->fsm6_en = fsm_enable.fsm6_en;
  val->fsm7_en = fsm_enable.fsm7_en;
  val->fsm8_en = fsm_enable.fsm8_en;

  return ret;
}


int32_t lsm6dsv32x_fsm_long_cnt_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FSM_LONG_COUNTER_L, (uint8_t *)&buff[0], 2);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fsm_long_cnt_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_LONG_COUNTER_L, &buff[0], 2);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_fsm_out_get(const stmdev_ctx_t *ctx, lsm6dsv32x_fsm_out_t *val)
{
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_OUTS1, (uint8_t *)val, 8);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fsm_data_rate_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fsm_data_rate_t val)
{
  lsm6dsv32x_fsm_odr_t fsm_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_ODR, (uint8_t *)&fsm_odr, 1);
  if (ret != 0)
  {
    goto exit;
  }

  fsm_odr.fsm_odr = (uint8_t)val & 0x07U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FSM_ODR, (uint8_t *)&fsm_odr, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_fsm_data_rate_t *val)
{
  lsm6dsv32x_fsm_odr_t fsm_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FSM_ODR, (uint8_t *)&fsm_odr, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (fsm_odr.fsm_odr)
  {
    case 0x00:
      *val = LSM6DSV32X_FSM_15Hz;
      break;

    case 0x01:
      *val = LSM6DSV32X_FSM_30Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_FSM_60Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_FSM_120Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_FSM_240Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_FSM_480Hz;
      break;

    case 0x06:
      *val = LSM6DSV32X_FSM_960Hz;
      break;

    default:
      *val = LSM6DSV32X_FSM_15Hz;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_fsm_ext_sens_sensitivity_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_FSM_EXT_SENSITIVITY_L, (uint8_t *)&buff[0], 2);

  return ret;
}

int32_t lsm6dsv32x_fsm_ext_sens_sensitivity_get(const stmdev_ctx_t *ctx,
                                                uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_FSM_EXT_SENSITIVITY_L, &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_offset_set(const stmdev_ctx_t *ctx,
                                           lsm6dsv32x_xl_fsm_ext_sens_offset_t val)
{
  uint8_t buff[6];
  int32_t ret;

  buff[1] = (uint8_t)(val.x / 256U);
  buff[0] = (uint8_t)(val.x - (buff[1] * 256U));
  buff[3] = (uint8_t)(val.y / 256U);
  buff[2] = (uint8_t)(val.y - (buff[3] * 256U));
  buff[5] = (uint8_t)(val.z / 256U);
  buff[4] = (uint8_t)(val.z - (buff[5] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_FSM_EXT_OFFX_L, (uint8_t *)&buff[0], 6);

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_offset_get(const stmdev_ctx_t *ctx,
                                           lsm6dsv32x_xl_fsm_ext_sens_offset_t *val)
{
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_FSM_EXT_OFFX_L, &buff[0], 6);
  if (ret != 0)
  {
    return ret;
  }

  val->x = buff[1];
  val->x = (val->x * 256U) + buff[0];
  val->y = buff[3];
  val->y = (val->y * 256U) + buff[2];
  val->z = buff[5];
  val->z = (val->z * 256U) + buff[4];

  return ret;
}

int32_t lsm6dsv32x_fsm_ext_sens_matrix_set(const stmdev_ctx_t *ctx,
                                           lsm6dsv32x_xl_fsm_ext_sens_matrix_t val)
{
  uint8_t buff[12];
  int32_t ret;

  buff[1] = (uint8_t)(val.xx / 256U);
  buff[0] = (uint8_t)(val.xx - (buff[1] * 256U));
  buff[3] = (uint8_t)(val.xy / 256U);
  buff[2] = (uint8_t)(val.xy - (buff[3] * 256U));
  buff[5] = (uint8_t)(val.xz / 256U);
  buff[4] = (uint8_t)(val.xz - (buff[5] * 256U));
  buff[7] = (uint8_t)(val.yy / 256U);
  buff[6] = (uint8_t)(val.yy - (buff[7] * 256U));
  buff[9] = (uint8_t)(val.yz / 256U);
  buff[8] = (uint8_t)(val.yz - (buff[9] * 256U));
  buff[11] = (uint8_t)(val.zz / 256U);
  buff[10] = (uint8_t)(val.zz - (buff[11] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_FSM_EXT_MATRIX_XX_L, (uint8_t *)&buff[0], 12);

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_matrix_get(const stmdev_ctx_t *ctx,
                                           lsm6dsv32x_xl_fsm_ext_sens_matrix_t *val)
{
  uint8_t buff[12];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_FSM_EXT_MATRIX_XX_L, &buff[0], 12);
  if (ret != 0)
  {
    return ret;
  }

  val->xx = buff[1];
  val->xx = (val->xx * 256U) + buff[0];
  val->xy = buff[3];
  val->xy = (val->xy * 256U) + buff[2];
  val->xz = buff[5];
  val->xz = (val->xz * 256U) + buff[4];
  val->yy = buff[7];
  val->yy = (val->yy * 256U) + buff[6];
  val->yz = buff[9];
  val->yz = (val->yz * 256U) + buff[8];
  val->zz = buff[11];
  val->zz = (val->zz * 256U) + buff[10];

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_z_orient_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_z_orient_t val)
{
  lsm6dsv32x_ext_cfg_a_t ext_cfg_a;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);
  if (ret != 0)
  {
    return ret;
  }
  ext_cfg_a.ext_z_axis = (uint8_t)val & 0x07U;
  ret += lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_z_orient_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_z_orient_t *val)
{
  lsm6dsv32x_ext_cfg_a_t ext_cfg_a;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ext_cfg_a.ext_z_axis)
  {
    case 0x00:
      *val = LSM6DSV32X_Z_EQ_Y;
      break;

    case 0x01:
      *val = LSM6DSV32X_Z_EQ_MIN_Y;
      break;

    case 0x02:
      *val = LSM6DSV32X_Z_EQ_X;
      break;

    case 0x03:
      *val = LSM6DSV32X_Z_EQ_MIN_X;
      break;

    case 0x04:
      *val = LSM6DSV32X_Z_EQ_MIN_Z;
      break;

    case 0x05:
      *val = LSM6DSV32X_Z_EQ_Z;
      break;

    default:
      *val = LSM6DSV32X_Z_EQ_Y;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_y_orient_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_y_orient_t val)
{
  lsm6dsv32x_ext_cfg_a_t ext_cfg_a;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);
  if (ret == 0)
  {
    ext_cfg_a.ext_y_axis = (uint8_t)val & 0x7U;
    ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_y_orient_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_y_orient_t *val)
{
  lsm6dsv32x_ext_cfg_a_t ext_cfg_a;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_A, (uint8_t *)&ext_cfg_a, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ext_cfg_a.ext_y_axis)
  {
    case 0x00:
      *val = LSM6DSV32X_Y_EQ_Y;
      break;

    case 0x01:
      *val = LSM6DSV32X_Y_EQ_MIN_Y;
      break;

    case 0x02:
      *val = LSM6DSV32X_Y_EQ_X;
      break;

    case 0x03:
      *val = LSM6DSV32X_Y_EQ_MIN_X;
      break;

    case 0x04:
      *val = LSM6DSV32X_Y_EQ_MIN_Z;
      break;

    case 0x05:
      *val = LSM6DSV32X_Y_EQ_Z;
      break;

    default:
      *val = LSM6DSV32X_Y_EQ_Y;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_x_orient_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_x_orient_t val)
{
  lsm6dsv32x_ext_cfg_b_t ext_cfg_b;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_B, (uint8_t *)&ext_cfg_b, 1);
  if (ret == 0)
  {
    ext_cfg_b.ext_x_axis = (uint8_t)val & 0x7U;
    ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EXT_CFG_B, (uint8_t *)&ext_cfg_b, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_ext_sens_x_orient_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_fsm_ext_sens_x_orient_t *val)
{
  lsm6dsv32x_ext_cfg_b_t ext_cfg_b;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EXT_CFG_B, (uint8_t *)&ext_cfg_b, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ext_cfg_b.ext_x_axis)
  {
    case 0x00:
      *val = LSM6DSV32X_X_EQ_Y;
      break;

    case 0x01:
      *val = LSM6DSV32X_X_EQ_MIN_Y;
      break;

    case 0x02:
      *val = LSM6DSV32X_X_EQ_X;
      break;

    case 0x03:
      *val = LSM6DSV32X_X_EQ_MIN_X;
      break;

    case 0x04:
      *val = LSM6DSV32X_X_EQ_MIN_Z;
      break;

    case 0x05:
      *val = LSM6DSV32X_X_EQ_Z;
      break;

    default:
      *val = LSM6DSV32X_X_EQ_Y;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_long_cnt_timeout_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_LC_TIMEOUT_L,
                               (uint8_t *)&buff[0], 2);

  return ret;
}

int32_t lsm6dsv32x_fsm_long_cnt_timeout_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_LC_TIMEOUT_L, &buff[0],
                              2);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_fsm_number_of_programs_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_fsm_programs_t fsm_programs;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_PROGRAMS,
                              (uint8_t *)&fsm_programs, 1);
  if (ret == 0)
  {
    fsm_programs.fsm_n_prog = val;
    ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_PROGRAMS,
                                 (uint8_t *)&fsm_programs, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_fsm_number_of_programs_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_fsm_programs_t fsm_programs;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_PROGRAMS,
                              (uint8_t *)&fsm_programs, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = fsm_programs.fsm_n_prog;

  return ret;
}


int32_t lsm6dsv32x_fsm_start_address_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_START_ADD_L,
                               (uint8_t *)&buff[0], 2);

  return ret;
}


int32_t lsm6dsv32x_fsm_start_address_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_FSM_START_ADD_L, &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_ff_time_windows_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  lsm6dsv32x_free_fall_t free_fall;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  if (ret != 0)
  {
    return ret;
  }
  wake_up_dur.ff_dur = ((uint8_t)val & 0x20U) >> 5;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);

  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);
  if (ret != 0)
  {
    return ret;
  }
  free_fall.ff_dur = (uint8_t)val & 0x1FU;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);

  return ret;
}


int32_t lsm6dsv32x_ff_time_windows_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  lsm6dsv32x_free_fall_t free_fall;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = (wake_up_dur.ff_dur << 5) + free_fall.ff_dur;

  return ret;
}


int32_t lsm6dsv32x_ff_thresholds_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_ff_thresholds_t val)
{
  lsm6dsv32x_free_fall_t free_fall;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);
  if (ret == 0)
  {
    free_fall.ff_ths = (uint8_t)val & 0x7U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ff_thresholds_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_ff_thresholds_t *val)
{
  lsm6dsv32x_free_fall_t free_fall;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FREE_FALL, (uint8_t *)&free_fall, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (free_fall.ff_ths)
  {
    case 0x00:
      *val = LSM6DSV32X_156_mg;
      break;

    case 0x01:
      *val = LSM6DSV32X_219_mg;
      break;

    case 0x02:
      *val = LSM6DSV32X_250_mg;
      break;

    case 0x03:
      *val = LSM6DSV32X_312_mg;
      break;

    case 0x04:
      *val = LSM6DSV32X_344_mg;
      break;

    case 0x05:
      *val = LSM6DSV32X_406_mg;
      break;

    case 0x06:
      *val = LSM6DSV32X_469_mg;
      break;

    case 0x07:
      *val = LSM6DSV32X_500_mg;
      break;

    default:
      *val = LSM6DSV32X_156_mg;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_mlc_set(const stmdev_ctx_t *ctx, lsm6dsv32x_mlc_mode_t val)
{
  lsm6dsv32x_emb_func_en_b_t emb_en_b;
  lsm6dsv32x_emb_func_en_a_t emb_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_en_a, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_en_b, 1);
  if (ret != 0)
  {
    goto exit;
  }

  switch (val)
  {
    case LSM6DSV32X_MLC_OFF:
      emb_en_a.mlc_before_fsm_en = 0;
      emb_en_b.mlc_en = 0;
      break;
    case LSM6DSV32X_MLC_ON:
      emb_en_a.mlc_before_fsm_en = 0;
      emb_en_b.mlc_en = 1;
      break;
    case LSM6DSV32X_MLC_ON_BEFORE_FSM:
      emb_en_a.mlc_before_fsm_en = 1;
      emb_en_b.mlc_en = 0;
      break;
    default:
      break;
  }

  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_en_a, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_en_b, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_mlc_get(const stmdev_ctx_t *ctx, lsm6dsv32x_mlc_mode_t *val)
{
  lsm6dsv32x_emb_func_en_b_t emb_en_b;
  lsm6dsv32x_emb_func_en_a_t emb_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_en_a, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_en_b, 1);
  if (ret != 0)
  {
    goto exit;
  }

  if (emb_en_a.mlc_before_fsm_en == 0U && emb_en_b.mlc_en == 0U)
  {
    *val = LSM6DSV32X_MLC_OFF;
  }
  else if (emb_en_a.mlc_before_fsm_en == 0U && emb_en_b.mlc_en == 1U)
  {
    *val = LSM6DSV32X_MLC_ON;
  }
  else if (emb_en_a.mlc_before_fsm_en == 1U)
  {
    *val = LSM6DSV32X_MLC_ON_BEFORE_FSM;
  }
  else
  {
    /* Do nothing */
  }

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_mlc_data_rate_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_mlc_data_rate_t val)
{
  lsm6dsv32x_mlc_odr_t mlc_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MLC_ODR, (uint8_t *)&mlc_odr, 1);
  if (ret != 0)
  {
    goto exit;
  }

  mlc_odr.mlc_odr = (uint8_t)val & 0x07U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MLC_ODR, (uint8_t *)&mlc_odr, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_mlc_data_rate_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_mlc_data_rate_t *val)
{
  lsm6dsv32x_mlc_odr_t mlc_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MLC_ODR, (uint8_t *)&mlc_odr, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (mlc_odr.mlc_odr)
  {
    case 0x00:
      *val = LSM6DSV32X_MLC_15Hz;
      break;

    case 0x01:
      *val = LSM6DSV32X_MLC_30Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_MLC_60Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_MLC_120Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_MLC_240Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_MLC_480Hz;
      break;

    case 0x06:
      *val = LSM6DSV32X_MLC_960Hz;
      break;

    default:
      *val = LSM6DSV32X_MLC_15Hz;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_mlc_out_get(const stmdev_ctx_t *ctx, lsm6dsv32x_mlc_out_t *val)
{
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MLC1_SRC, (uint8_t *)val, 4);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_mlc_ext_sens_sensitivity_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));

  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_MLC_EXT_SENSITIVITY_L,
                               (uint8_t *)&buff[0], 2);

  return ret;
}

int32_t lsm6dsv32x_mlc_ext_sens_sensitivity_get(const stmdev_ctx_t *ctx,
                                                uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_MLC_EXT_SENSITIVITY_L,
                              &buff[0], 2);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_ois_ctrl_mode_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_ois_ctrl_mode_t val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret == 0)
  {
    func_cfg_access.ois_ctrl_from_ui = (uint8_t)val & 0x1U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_ctrl_mode_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_ois_ctrl_mode_t *val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (func_cfg_access.ois_ctrl_from_ui)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_CTRL_FROM_OIS;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_CTRL_FROM_UI;
      break;

    default:
      *val = LSM6DSV32X_OIS_CTRL_FROM_OIS;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ois_reset_set(const stmdev_ctx_t *ctx, int8_t val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret == 0)
  {
    func_cfg_access.spi2_reset = (uint8_t)val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_reset_get(const stmdev_ctx_t *ctx, int8_t *val)
{
  lsm6dsv32x_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = (int8_t)func_cfg_access.spi2_reset;

  return ret;
}

int32_t lsm6dsv32x_ois_interface_pull_up_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret == 0)
  {
    pin_ctrl.ois_pu_dis = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_interface_pull_up_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = pin_ctrl.ois_pu_dis;

  return ret;
}


int32_t lsm6dsv32x_ois_handshake_from_ui_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_ois_handshake_t val)
{
  lsm6dsv32x_ui_handshake_ctrl_t ui_handshake_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_HANDSHAKE_CTRL, (uint8_t *)&ui_handshake_ctrl, 1);
  if (ret == 0)
  {
    ui_handshake_ctrl.ui_shared_ack = val.ack;
    ui_handshake_ctrl.ui_shared_req = val.req;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_HANDSHAKE_CTRL, (uint8_t *)&ui_handshake_ctrl, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_ois_handshake_from_ui_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_ois_handshake_t *val)
{
  lsm6dsv32x_ui_handshake_ctrl_t ui_handshake_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_HANDSHAKE_CTRL, (uint8_t *)&ui_handshake_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->ack = ui_handshake_ctrl.ui_shared_ack;
  val->req = ui_handshake_ctrl.ui_shared_req;

  return ret;
}


int32_t lsm6dsv32x_ois_handshake_from_ois_set(const stmdev_ctx_t *ctx,
                                              lsm6dsv32x_ois_handshake_t val)
{
  lsm6dsv32x_spi2_handshake_ctrl_t spi2_handshake_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_HANDSHAKE_CTRL, (uint8_t *)&spi2_handshake_ctrl, 1);
  if (ret == 0)
  {
    spi2_handshake_ctrl.spi2_shared_ack = val.ack;
    spi2_handshake_ctrl.spi2_shared_req = val.req;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SPI2_HANDSHAKE_CTRL, (uint8_t *)&spi2_handshake_ctrl, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_ois_handshake_from_ois_get(const stmdev_ctx_t *ctx,
                                              lsm6dsv32x_ois_handshake_t *val)
{
  lsm6dsv32x_spi2_handshake_ctrl_t spi2_handshake_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SPI2_HANDSHAKE_CTRL, (uint8_t *)&spi2_handshake_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->ack = spi2_handshake_ctrl.spi2_shared_ack;
  val->req = spi2_handshake_ctrl.spi2_shared_req;

  return ret;
}


int32_t lsm6dsv32x_ois_shared_set(const stmdev_ctx_t *ctx, uint8_t val[6])
{
  int32_t ret;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_SPI2_SHARED_0, val, 6);

  return ret;
}

int32_t lsm6dsv32x_ois_shared_get(const stmdev_ctx_t *ctx, uint8_t val[6])
{
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_SPI2_SHARED_0, val, 6);

  return ret;
}


int32_t lsm6dsv32x_ois_on_spi2_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret == 0)
  {
    ui_ctrl1_ois.spi2_read_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_ois_on_spi2_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ui_ctrl1_ois.spi2_read_en;

  return ret;
}


int32_t lsm6dsv32x_ois_chain_set(const stmdev_ctx_t *ctx, lsm6dsv32x_ois_chain_t val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret == 0)
  {
    ui_ctrl1_ois.ois_g_en = val.gy;
    ui_ctrl1_ois.ois_xl_en = val.xl;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_chain_get(const stmdev_ctx_t *ctx, lsm6dsv32x_ois_chain_t *val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->gy = ui_ctrl1_ois.ois_g_en;
  val->xl = ui_ctrl1_ois.ois_xl_en;

  return ret;
}


int32_t lsm6dsv32x_ois_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_ois_gy_full_scale_t val)
{
  lsm6dsv32x_ui_ctrl2_ois_t ui_ctrl2_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);
  if (ret == 0)
  {
    ui_ctrl2_ois.fs_g_ois = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_ois_gy_full_scale_t *val)
{
  lsm6dsv32x_ui_ctrl2_ois_t ui_ctrl2_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL2_OIS, (uint8_t *)&ui_ctrl2_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ui_ctrl2_ois.fs_g_ois)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_125dps;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_250dps;
      break;

    case 0x02:
      *val = LSM6DSV32X_OIS_500dps;
      break;

    case 0x03:
      *val = LSM6DSV32X_OIS_1000dps;
      break;

    case 0x04:
      *val = LSM6DSV32X_OIS_2000dps;
      break;

    default:
      *val = LSM6DSV32X_OIS_125dps;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ois_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_ois_xl_full_scale_t val)
{
  lsm6dsv32x_ui_ctrl3_ois_t ui_ctrl3_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);
  if (ret == 0)
  {
    ui_ctrl3_ois.fs_xl_ois = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ois_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_ois_xl_full_scale_t *val)
{
  lsm6dsv32x_ui_ctrl3_ois_t ui_ctrl3_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL3_OIS, (uint8_t *)&ui_ctrl3_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ui_ctrl3_ois.fs_xl_ois)
  {
    case 0x00:
      *val = LSM6DSV32X_OIS_4g;
      break;

    case 0x01:
      *val = LSM6DSV32X_OIS_8g;
      break;

    case 0x02:
      *val = LSM6DSV32X_OIS_16g;
      break;

    case 0x03:
      *val = LSM6DSV32X_OIS_32g;
      break;

    default:
      *val = LSM6DSV32X_OIS_4g;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_6d_threshold_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_6d_threshold_t val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret == 0)
  {
    tap_ths_6d.sixd_ths = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_6d_threshold_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_6d_threshold_t *val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (tap_ths_6d.sixd_ths)
  {
    case 0x00:
      *val = LSM6DSV32X_DEG_80;
      break;

    case 0x01:
      *val = LSM6DSV32X_DEG_70;
      break;

    case 0x02:
      *val = LSM6DSV32X_DEG_60;
      break;

    case 0x03:
      *val = LSM6DSV32X_DEG_50;
      break;

    default:
      *val = LSM6DSV32X_DEG_80;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_4d_mode_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret == 0)
  {
    tap_ths_6d.d4d_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_4d_mode_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = tap_ths_6d.d4d_en;

  return ret;
}

int32_t lsm6dsv32x_ah_qvar_zin_set(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_ah_qvar_zin_t val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret == 0)
  {
    ctrl7.ah_qvar_c_zin = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ah_qvar_zin_get(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_ah_qvar_zin_t *val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl7.ah_qvar_c_zin)
  {
    case 0x00:
      *val = LSM6DSV32X_2400MOhm;
      break;

    case 0x01:
      *val = LSM6DSV32X_730MOhm;
      break;

    case 0x02:
      *val = LSM6DSV32X_300MOhm;
      break;

    case 0x03:
      *val = LSM6DSV32X_255MOhm;
      break;

    default:
      *val = LSM6DSV32X_2400MOhm;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ah_qvar_mode_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_ah_qvar_mode_t val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret == 0)
  {
    ctrl7.ah_qvar_en = val.ah_qvar_en;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_ah_qvar_mode_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_ah_qvar_mode_t *val)
{
  lsm6dsv32x_ctrl7_t ctrl7;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL7, (uint8_t *)&ctrl7, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->ah_qvar_en = ctrl7.ah_qvar_en;

  return ret;
}


int32_t lsm6dsv32x_i3c_reset_mode_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_i3c_reset_mode_t val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret == 0)
  {
    pin_ctrl.ibhr_por_en = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_i3c_reset_mode_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_i3c_reset_mode_t *val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (pin_ctrl.ibhr_por_en)
  {
    case 0x00:
      *val = LSM6DSV32X_SW_RST_DYN_ADDRESS_RST;
      break;

    case 0x01:
      *val = LSM6DSV32X_I3C_GLOBAL_RST;
      break;

    default:
      *val = LSM6DSV32X_SW_RST_DYN_ADDRESS_RST;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_i3c_int_en_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_ctrl5_t ctrl5;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  if (ret == 0)
  {
    ctrl5.int_en_i3c = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_i3c_int_en_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_ctrl5_t ctrl5;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = ctrl5.int_en_i3c;

  return ret;
}


int32_t lsm6dsv32x_i3c_ibi_time_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_i3c_ibi_time_t val)
{
  lsm6dsv32x_ctrl5_t ctrl5;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  if (ret == 0)
  {
    ctrl5.bus_act_sel = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_i3c_ibi_time_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_i3c_ibi_time_t *val)
{
  lsm6dsv32x_ctrl5_t ctrl5;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL5, (uint8_t *)&ctrl5, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ctrl5.bus_act_sel)
  {
    case 0x00:
      *val = LSM6DSV32X_IBI_2us;
      break;

    case 0x01:
      *val = LSM6DSV32X_IBI_50us;
      break;

    case 0x02:
      *val = LSM6DSV32X_IBI_1ms;
      break;

    case 0x03:
      *val = LSM6DSV32X_IBI_25ms;
      break;

    default:
      *val = LSM6DSV32X_IBI_2us;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sh_master_interface_pull_up_set(const stmdev_ctx_t *ctx,
                                                   uint8_t val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret == 0)
  {
    if_cfg.shub_pu_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_sh_master_interface_pull_up_get(const stmdev_ctx_t *ctx,
                                                   uint8_t *val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = if_cfg.shub_pu_en;

  return ret;
}


int32_t lsm6dsv32x_sh_read_data_raw_get(const stmdev_ctx_t *ctx, uint8_t *val,
                                        uint8_t len)
{
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SENSOR_HUB_1, val, len);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_slave_connected_set(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_sh_slave_connected_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.aux_sens_on = (uint8_t)val & 0x3U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_slave_connected_get(const stmdev_ctx_t *ctx,
                                          lsm6dsv32x_sh_slave_connected_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (master_config.aux_sens_on)
  {
    case 0x00:
      *val = LSM6DSV32X_SLV_0;
      break;

    case 0x01:
      *val = LSM6DSV32X_SLV_0_1;
      break;

    case 0x02:
      *val = LSM6DSV32X_SLV_0_1_2;
      break;

    case 0x03:
      *val = LSM6DSV32X_SLV_0_1_2_3;
      break;

    default:
      *val = LSM6DSV32X_SLV_0;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sh_master_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.master_on = val;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_master_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

  if (ret == 0)
  {
    *val = master_config.master_on;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_pass_through_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.pass_through_mode = val;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_pass_through_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
  {
    *val = master_config.pass_through_mode;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_syncro_mode_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_sh_syncro_mode_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.start_config = (uint8_t)val & 0x01U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_syncro_mode_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_sh_syncro_mode_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (master_config.start_config)
  {
    case 0x00:
      *val = LSM6DSV32X_SH_TRG_XL_GY_DRDY;
      break;

    case 0x01:
      *val = LSM6DSV32X_SH_TRIG_INT2;
      break;

    default:
      *val = LSM6DSV32X_SH_TRG_XL_GY_DRDY;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sh_write_mode_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_sh_write_mode_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.write_once = (uint8_t)val & 0x01U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_write_mode_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_sh_write_mode_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (master_config.write_once)
  {
    case 0x00:
      *val = LSM6DSV32X_EACH_SH_CYCLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_ONLY_FIRST_CYCLE;
      break;

    default:
      *val = LSM6DSV32X_EACH_SH_CYCLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sh_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  master_config.rst_master_regs = val;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_master_config_t master_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_MASTER_CONFIG, (uint8_t *)&master_config, 1);

  if (ret == 0)
  {
    *val = master_config.rst_master_regs;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_cfg_write(const stmdev_ctx_t *ctx,
                                lsm6dsv32x_sh_cfg_write_t *val)
{
  lsm6dsv32x_slv0_add_t reg;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  reg.slave0_add = (uint8_t)(val->slv0_add >> 1);
  reg.rw_0 = 0;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_ADD, (uint8_t *)&reg, 1);
  if (ret != 0)
  {
    goto exit;
  }

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_SUBADD,
                             &(val->slv0_subadd), 1);
  if (ret != 0)
  {
    goto exit;
  }

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_DATAWRITE_SLV0,
                             &(val->slv0_data), 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_data_rate_set(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_sh_data_rate_t val)
{
  lsm6dsv32x_slv0_config_t slv0_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SLV0_CONFIG, (uint8_t *)&slv0_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  slv0_config.shub_odr = (uint8_t)val & 0x07U;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_CONFIG, (uint8_t *)&slv0_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_data_rate_get(const stmdev_ctx_t *ctx,
                                    lsm6dsv32x_sh_data_rate_t *val)
{
  lsm6dsv32x_slv0_config_t slv0_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SLV0_CONFIG, (uint8_t *)&slv0_config, 1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (slv0_config.shub_odr)
  {
    case 0x01:
      *val = LSM6DSV32X_SH_15Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_SH_30Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_SH_60Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_SH_120Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_SH_240Hz;
      break;

    case 0x06:
      *val = LSM6DSV32X_SH_480Hz;
      break;

    default:
      *val = LSM6DSV32X_SH_15Hz;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sh_slv_cfg_read(const stmdev_ctx_t *ctx, uint8_t idx,
                                   lsm6dsv32x_sh_cfg_read_t *val)
{
  lsm6dsv32x_slv0_add_t slv_add;
  lsm6dsv32x_slv0_config_t slv_config;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  slv_add.slave0_add = (uint8_t)(val->slv_add >> 1);
  slv_add.rw_0 = 1;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_ADD + idx * 3U,
                             (uint8_t *)&slv_add, 1);
  if (ret != 0)
  {
    goto exit;
  }

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_SUBADD + idx * 3U,
                             &(val->slv_subadd), 1);
  if (ret != 0)
  {
    goto exit;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SLV0_CONFIG + idx * 3U,
                            (uint8_t *)&slv_config, 1);
  if (ret != 0)
  {
    goto exit;
  }

  slv_config.slave0_numop = val->slv_len;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SLV0_CONFIG + idx * 3U,
                             (uint8_t *)&slv_config, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sh_status_get(const stmdev_ctx_t *ctx,
                                 lsm6dsv32x_status_master_t *val)
{
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_STATUS_MASTER_MAINPAGE, (uint8_t *) val, 1);

  return ret;
}


int32_t lsm6dsv32x_ui_sdo_pull_up_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret == 0)
  {
    pin_ctrl.sdo_pu_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ui_sdo_pull_up_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_pin_ctrl_t pin_ctrl;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_PIN_CTRL, (uint8_t *)&pin_ctrl, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = pin_ctrl.sdo_pu_en;

  return ret;
}

int32_t lsm6dsv32x_ui_i2c_i3c_mode_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_ui_i2c_i3c_mode_t val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret == 0)
  {
    if_cfg.i2c_i3c_disable = (uint8_t)val & 0x1U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ui_i2c_i3c_mode_get(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_ui_i2c_i3c_mode_t *val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (if_cfg.i2c_i3c_disable)
  {
    case 0x00:
      *val = LSM6DSV32X_I2C_I3C_ENABLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_I2C_I3C_DISABLE;
      break;

    default:
      *val = LSM6DSV32X_I2C_I3C_ENABLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_spi_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_spi_mode_t val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret == 0)
  {
    if_cfg.sim = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_spi_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_spi_mode_t *val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (if_cfg.sim)
  {
    case 0x00:
      *val = LSM6DSV32X_SPI_4_WIRE;
      break;

    case 0x01:
      *val = LSM6DSV32X_SPI_3_WIRE;
      break;

    default:
      *val = LSM6DSV32X_SPI_4_WIRE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_ui_sda_pull_up_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret == 0)
  {
    if_cfg.sda_pu_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_ui_sda_pull_up_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_IF_CFG, (uint8_t *)&if_cfg, 1);
  if (ret != 0)
  {
    return ret;
  }

  *val = if_cfg.sda_pu_en;

  return ret;
}


int32_t lsm6dsv32x_spi2_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_spi2_mode_t val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret == 0)
  {
    ui_ctrl1_ois.sim_ois = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_spi2_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_spi2_mode_t *val)
{
  lsm6dsv32x_ui_ctrl1_ois_t ui_ctrl1_ois;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_UI_CTRL1_OIS, (uint8_t *)&ui_ctrl1_ois, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (ui_ctrl1_ois.sim_ois)
  {
    case 0x00:
      *val = LSM6DSV32X_SPI2_4_WIRE;
      break;

    case 0x01:
      *val = LSM6DSV32X_SPI2_3_WIRE;
      break;

    default:
      *val = LSM6DSV32X_SPI2_4_WIRE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_sigmot_mode_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret == 0)
  {
    emb_func_en_a.sign_motion_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sigmot_mode_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret == 0)
  {
    *val = emb_func_en_a.sign_motion_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}

int32_t lsm6dsv32x_stpcnt_mode_set(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_stpcnt_mode_t val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  lsm6dsv32x_emb_func_en_b_t emb_func_en_b;
  lsm6dsv32x_pedo_cmd_reg_t pedo_cmd_reg;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_B, (uint8_t *)&emb_func_en_b, 1);
  if (ret != 0)
  {
    goto exit;
  }

  if ((val.false_step_rej == PROPERTY_ENABLE)
      && ((emb_func_en_a.mlc_before_fsm_en & emb_func_en_b.mlc_en) ==
          PROPERTY_DISABLE))
  {
    emb_func_en_a.mlc_before_fsm_en = PROPERTY_ENABLE;
  }

  emb_func_en_a.pedo_en = val.step_counter_enable;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  if (ret == 0)
  {
    ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_CMD_REG,
                                (uint8_t *)&pedo_cmd_reg, 1);
  }
  if (ret == 0)
  {
    pedo_cmd_reg.fp_rejection_en = val.false_step_rej;
    ret += lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_CMD_REG,
                                  (uint8_t *)&pedo_cmd_reg, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_stpcnt_mode_get(const stmdev_ctx_t *ctx,
                                   lsm6dsv32x_stpcnt_mode_t *val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  lsm6dsv32x_pedo_cmd_reg_t pedo_cmd_reg;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_CMD_REG,
                              (uint8_t *)&pedo_cmd_reg, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->false_step_rej = pedo_cmd_reg.fp_rejection_en;
  val->step_counter_enable = emb_func_en_a.pedo_en;

  return ret;
}


int32_t lsm6dsv32x_stpcnt_steps_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_STEP_COUNTER_L, &buff[0], 2);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_stpcnt_rst_step_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_src_t emb_func_src;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
  if (ret != 0)
  {
    goto exit;
  }

  emb_func_src.pedo_rst_step = val;
  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_stpcnt_rst_step_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_src_t emb_func_src;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_SRC, (uint8_t *)&emb_func_src, 1);
  if (ret == 0)
  {
    *val = emb_func_src.pedo_rst_step;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_stpcnt_debounce_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_pedo_deb_steps_conf_t pedo_deb_steps_conf;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_DEB_STEPS_CONF,
                              (uint8_t *)&pedo_deb_steps_conf, 1);
  if (ret == 0)
  {
    pedo_deb_steps_conf.deb_step = val;
    ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_DEB_STEPS_CONF,
                                 (uint8_t *)&pedo_deb_steps_conf, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_stpcnt_debounce_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_pedo_deb_steps_conf_t pedo_deb_steps_conf;
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_DEB_STEPS_CONF,
                              (uint8_t *)&pedo_deb_steps_conf, 1);
  if (ret == 0)
  {
    *val = pedo_deb_steps_conf.deb_step;
  }

  return ret;
}


int32_t lsm6dsv32x_stpcnt_period_set(const stmdev_ctx_t *ctx, uint16_t val)
{
  uint8_t buff[2];
  int32_t ret;

  buff[1] = (uint8_t)(val / 256U);
  buff[0] = (uint8_t)(val - (buff[1] * 256U));
  ret = lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_SC_DELTAT_L,
                               (uint8_t *)&buff[0], 2);

  return ret;
}


int32_t lsm6dsv32x_stpcnt_period_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsv32x_ln_pg_read(ctx, LSM6DSV32X_EMB_ADV_PG_1 + LSM6DSV32X_PEDO_SC_DELTAT_L, &buff[0],
                              2);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}

int32_t lsm6dsv32x_sflp_game_rotation_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret != 0)
  {
    goto exit;
  }

  emb_func_en_a.sflp_game_en = val;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A,
                              (uint8_t *)&emb_func_en_a, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sflp_game_rotation_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret == 0)
  {
    *val = emb_func_en_a.sflp_game_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}

/*
 * Original conversion routines taken from: https://github.com/numpy/numpy
 *
 * uint16_t npy_floatbits_to_halfbits(uint32_t f);
 * uint16_t npy_float_to_half(float_t f);
 *
 * Released under BSD-3-Clause License
 */

#define NPY_HALF_GENERATE_OVERFLOW  0 /* do not trigger FP overflow */
#define NPY_HALF_GENERATE_UNDERFLOW 0 /* do not trigger FP underflow */
#ifndef NPY_HALF_ROUND_TIES_TO_EVEN
#define NPY_HALF_ROUND_TIES_TO_EVEN 1
#endif

static uint16_t npy_floatbits_to_halfbits(uint32_t f)
{
  uint32_t f_exp, f_sig;
  uint16_t h_sgn, h_exp, h_sig;

  h_sgn = (uint16_t)((f & 0x80000000u) >> 16);
  f_exp = (f & 0x7f800000u);

  /* Exponent overflow/NaN converts to signed inf/NaN */
  if (f_exp >= 0x47800000u)
  {
    if (f_exp == 0x7f800000u)
    {
      /* Inf or NaN */
      f_sig = (f & 0x007fffffu);
      if (f_sig != 0U)
      {
        /* NaN - propagate the flag in the significand... */
        uint16_t ret = (uint16_t)(0x7c00u + (f_sig >> 13));
        /* ...but make sure it stays a NaN */
        if (ret == 0x7c00u)
        {
          ret++;
        }
        return h_sgn + ret;
      }
      else
      {
        /* signed inf */
        return (uint16_t)(h_sgn + 0x7c00u);
      }
    }
    else
    {
      /* overflow to signed inf */
#if NPY_HALF_GENERATE_OVERFLOW
      npy_set_floatstatus_overflow();
#endif
      return (uint16_t)(h_sgn + 0x7c00u);
    }
  }

  /* Exponent underflow converts to a subnormal half or signed zero */
  if (f_exp <= 0x38000000u)
  {
    /*
     * Signed zeros, subnormal floats, and floats with small
     * exponents all convert to signed zero half-floats.
     */
    if (f_exp < 0x33000000u)
    {
#if NPY_HALF_GENERATE_UNDERFLOW
      /* If f != 0, it underflowed to 0 */
      if ((f & 0x7fffffff) != 0)
      {
        npy_set_floatstatus_underflow();
      }
#endif
      return h_sgn;
    }
    /* Make the subnormal significand */
    f_exp >>= 23;
    f_sig = (0x00800000u + (f & 0x007fffffu));
#if NPY_HALF_GENERATE_UNDERFLOW
    /* If it's not exactly represented, it underflowed */
    if ((f_sig & (((uint32_t)1 << (126 - f_exp)) - 1)) != 0)
    {
      npy_set_floatstatus_underflow();
    }
#endif
    /*
     * Usually the significand is shifted by 13. For subnormals an
     * additional shift needs to occur. This shift is one for the largest
     * exponent giving a subnormal `f_exp = 0x38000000 >> 23 = 112`, which
     * offsets the new first bit. At most the shift can be 1+10 bits.
     */
    f_sig >>= (113U - f_exp);
    /* Handle rounding by adding 1 to the bit beyond half precision */
#if NPY_HALF_ROUND_TIES_TO_EVEN
    /*
     * If the last bit in the half significand is 0 (already even), and
     * the remaining bit pattern is 1000...0, then we do not add one
     * to the bit after the half significand. However, the (113 - f_exp)
     * shift can lose up to 11 bits, so the || checks them in the original.
     * In all other cases, we can just add one.
     */
    if (((f_sig & 0x00003fffu) != 0x00001000u) || (f & 0x000007ffu))
    {
      f_sig += 0x00001000u;
    }
#else
    f_sig += 0x00001000u;
#endif
    h_sig = (uint16_t)(f_sig >> 13);
    /*
     * If the rounding causes a bit to spill into h_exp, it will
     * increment h_exp from zero to one and h_sig will be zero.
     * This is the correct result.
     */
    return (uint16_t)(h_sgn + h_sig);
  }

  /* Regular case with no overflow or underflow */
  h_exp = (uint16_t)((f_exp - 0x38000000u) >> 13);
  /* Handle rounding by adding 1 to the bit beyond half precision */
  f_sig = (f & 0x007fffffu);
#if NPY_HALF_ROUND_TIES_TO_EVEN
  /*
   * If the last bit in the half significand is 0 (already even), and
   * the remaining bit pattern is 1000...0, then we do not add one
   * to the bit after the half significand.  In all other cases, we do.
   */
  if ((f_sig & 0x00003fffu) != 0x00001000u)
  {
    f_sig += 0x00001000u;
  }
#else
  f_sig += 0x00001000u;
#endif
  h_sig = (uint16_t)(f_sig >> 13);
  /*
   * If the rounding causes a bit to spill into h_exp, it will
   * increment h_exp by one and h_sig will be zero.  This is the
   * correct result.  h_exp may increment to 15, at greatest, in
   * which case the result overflows to a signed inf.
   */
#if NPY_HALF_GENERATE_OVERFLOW
  h_sig += h_exp;
  if (h_sig == 0x7c00u)
  {
    npy_set_floatstatus_overflow();
  }
  return h_sgn + h_sig;
#else
  return h_sgn + h_exp + h_sig;
#endif
}

static uint16_t npy_float_to_half(float_t f)
{
  union
  {
    float_t f;
    uint32_t fbits;
  } conv;
  conv.f = f;
  return npy_floatbits_to_halfbits(conv.fbits);
}


int32_t lsm6dsv32x_sflp_game_gbias_set(const stmdev_ctx_t *ctx,
                                       lsm6dsv32x_sflp_gbias_t *val)
{
  lsm6dsv32x_sflp_data_rate_t sflp_odr;
  lsm6dsv32x_emb_func_exec_status_t emb_func_sts;
  lsm6dsv32x_data_ready_t drdy;
  lsm6dsv32x_xl_full_scale_t xl_fs;
  lsm6dsv32x_ctrl10_t ctrl10;
  uint8_t master_config;
  uint8_t emb_func_en_saved[2];
  uint8_t conf_saved[2];
  uint8_t reg_zero[2] = {0x0, 0x0};
  uint16_t gbias_hf[3];
  float_t k = 0.005f;
  int16_t xl_data[3];
  int32_t data_tmp;
  uint8_t *data_ptr = (uint8_t *)&data_tmp;
  uint8_t i, j;
  int32_t ret;

  ret = lsm6dsv32x_sflp_data_rate_get(ctx, &sflp_odr);
  if (ret != 0)
  {
    return ret;
  }

  /* Calculate k factor */
  switch (sflp_odr)
  {
    default:
    case LSM6DSV32X_SFLP_15Hz:
      k = 0.04f;
      break;
    case LSM6DSV32X_SFLP_30Hz:
      k = 0.02f;
      break;
    case LSM6DSV32X_SFLP_60Hz:
      k = 0.01f;
      break;
    case LSM6DSV32X_SFLP_120Hz:
      k = 0.005f;
      break;
    case LSM6DSV32X_SFLP_240Hz:
      k = 0.0025f;
      break;
    case LSM6DSV32X_SFLP_480Hz:
      k = 0.00125f;
      break;
  }

  /* compute gbias as half precision float in order to be put in embedded advanced feature register */
  gbias_hf[0] = npy_float_to_half(val->gbias_x * (3.14159265358979323846f / 180.0f) / k);
  gbias_hf[1] = npy_float_to_half(val->gbias_y * (3.14159265358979323846f / 180.0f) / k);
  gbias_hf[2] = npy_float_to_half(val->gbias_z * (3.14159265358979323846f / 180.0f) / k);

  /* Save sensor configuration and set high-performance mode (if the sensor is in power-down mode, turn it on) */
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL1, conf_saved, 2);
  if (ret != 0)
  {
    return ret;
  }

  ret += lsm6dsv32x_xl_mode_set(ctx, LSM6DSV32X_XL_HIGH_PERFORMANCE_MD);
  ret += lsm6dsv32x_gy_mode_set(ctx, LSM6DSV32X_GY_HIGH_PERFORMANCE_MD);
  if (((uint8_t)conf_saved[0] & 0x0FU) == (uint8_t)LSM6DSV32X_ODR_OFF)
  {
    ret += lsm6dsv32x_xl_data_rate_set(ctx, LSM6DSV32X_ODR_AT_120Hz);
  }

  /* Make sure to turn the sensor-hub master off */
  ret += lsm6dsv32x_sh_master_get(ctx, &master_config);
  if (ret != 0)
  {
    goto exit;
  }
  ret += lsm6dsv32x_sh_master_set(ctx, 0);
  if (ret != 0)
  {
    goto exit;
  }

  /* disable algos */
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, emb_func_en_saved, 2);
  if (ret == 0)
  {
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, reg_zero, 2);
  }
  if (ret == 0)
  {
    do
    {
      ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EXEC_STATUS,
                                 (uint8_t *)&emb_func_sts, 1);
    } while (emb_func_sts.emb_func_endop != 1U);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }

  // enable gbias setting
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  if (ret == 0)
  {
    ctrl10.emb_func_debug = 1;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);
  }
  if (ret != 0)
  {
    goto exit;
  }

  /* enable algos */
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    emb_func_en_saved[0] |= 0x02U; /* force SFLP GAME en */
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, emb_func_en_saved,
                                2);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }

  ret += lsm6dsv32x_xl_full_scale_get(ctx, &xl_fs);
  if (ret != 0)
  {
    goto exit;
  }

  /* Read XL data */
  do
  {
    ret += lsm6dsv32x_flag_data_ready_get(ctx, &drdy);
  } while (drdy.drdy_xl != 1U);
  ret += lsm6dsv32x_acceleration_raw_get(ctx, xl_data);
  if (ret != 0)
  {
    goto exit;
  }

  /* force sflp initialization */
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_SENSOR_HUB_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }
  for (i = 0; i < 3U; i++)
  {
    j = 0;
    data_tmp = (int32_t)xl_data[i];
    data_tmp <<= xl_fs; // shift based on current fs
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_1 + 3U * i,
                                &data_ptr[j++], 1);
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_2 + 3U * i,
                                &data_ptr[j++], 1);
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_3 + 3U * i, &data_ptr[j],
                                1);
  }
  for (i = 0; i < 3U; i++)
  {
    j = 0;
    data_tmp = 0;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_10 + 3U * i,
                                &data_ptr[j++], 1);
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_11 + 3U * i,
                                &data_ptr[j++], 1);
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SENSOR_HUB_12 + 3U * i, &data_ptr[j],
                                1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }

  // wait end_op (and at least 30 us)
  ctx->mdelay(1);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }
  do
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EXEC_STATUS,
                               (uint8_t *)&emb_func_sts, 1);
  } while (emb_func_sts.emb_func_endop != 1U);
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    goto exit;
  }

  /* write gbias in embedded advanced features registers */
  ret += lsm6dsv32x_ln_pg_write(ctx, LSM6DSV32X_SFLP_GAME_GBIASX_L,
                                (uint8_t *)gbias_hf, 6);

exit:
  /* reload previous sensor configuration */
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL1, conf_saved, 2);

  // disable gbias setting
  ctrl10.emb_func_debug = 0;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_CTRL10, (uint8_t *)&ctrl10, 1);

  /* reload previous master configuration */
  ret += lsm6dsv32x_sh_master_set(ctx, master_config);

  return ret;
}



int32_t lsm6dsv32x_sflp_data_rate_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_sflp_data_rate_t val)
{
  lsm6dsv32x_sflp_odr_t sflp_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SFLP_ODR, (uint8_t *)&sflp_odr, 1);
  if (ret != 0)
  {
    goto exit;
  }

  sflp_odr.sflp_game_odr = (uint8_t)val & 0x07U;
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_SFLP_ODR, (uint8_t *)&sflp_odr, 1);

exit:
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_sflp_data_rate_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_sflp_data_rate_t *val)
{
  lsm6dsv32x_sflp_odr_t sflp_odr;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret == 0)
  {
    ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_SFLP_ODR, (uint8_t *)&sflp_odr, 1);
  }
  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  switch (sflp_odr.sflp_game_odr)
  {
    case 0x00:
      *val = LSM6DSV32X_SFLP_15Hz;
      break;

    case 0x01:
      *val = LSM6DSV32X_SFLP_30Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_SFLP_60Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_SFLP_120Hz;
      break;

    case 0x04:
      *val = LSM6DSV32X_SFLP_240Hz;
      break;

    case 0x05:
      *val = LSM6DSV32X_SFLP_480Hz;
      break;

    default:
      *val = LSM6DSV32X_SFLP_15Hz;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_tap_detection_set(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_tap_detection_t val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret == 0)
  {
    tap_cfg0.tap_x_en = val.tap_x_en;
    tap_cfg0.tap_y_en = val.tap_y_en;
    tap_cfg0.tap_z_en = val.tap_z_en;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_tap_detection_get(const stmdev_ctx_t *ctx,
                                     lsm6dsv32x_tap_detection_t *val)
{
  lsm6dsv32x_tap_cfg0_t tap_cfg0;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG0, (uint8_t *)&tap_cfg0, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->tap_x_en = tap_cfg0.tap_x_en;
  val->tap_y_en = tap_cfg0.tap_y_en;
  val->tap_z_en = tap_cfg0.tap_z_en;

  return ret;
}


int32_t lsm6dsv32x_tap_thresholds_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_tap_thresholds_t val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  lsm6dsv32x_tap_cfg2_t tap_cfg2;
  lsm6dsv32x_tap_cfg1_t tap_cfg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG2, (uint8_t *)&tap_cfg2, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret != 0)
  {
    return ret;
  }

  tap_cfg1.tap_ths_x = val.x;
  tap_cfg2.tap_ths_y = val.y;
  tap_ths_6d.tap_ths_z = val.z;

  ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG2, (uint8_t *)&tap_cfg2, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);

  return ret;
}


int32_t lsm6dsv32x_tap_thresholds_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_tap_thresholds_t *val)
{
  lsm6dsv32x_tap_ths_6d_t tap_ths_6d;
  lsm6dsv32x_tap_cfg2_t tap_cfg2;
  lsm6dsv32x_tap_cfg1_t tap_cfg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG2, (uint8_t *)&tap_cfg2, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_THS_6D, (uint8_t *)&tap_ths_6d, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->x  = tap_cfg1.tap_ths_x;
  val->y = tap_cfg2.tap_ths_y;
  val->z = tap_ths_6d.tap_ths_z;

  return ret;
}


int32_t lsm6dsv32x_tap_axis_priority_set(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_tap_axis_priority_t val)
{
  lsm6dsv32x_tap_cfg1_t tap_cfg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);
  if (ret == 0)
  {
    tap_cfg1.tap_priority = (uint8_t)val & 0x7U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_tap_axis_priority_get(const stmdev_ctx_t *ctx,
                                         lsm6dsv32x_tap_axis_priority_t *val)
{
  lsm6dsv32x_tap_cfg1_t tap_cfg1;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_CFG1, (uint8_t *)&tap_cfg1, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (tap_cfg1.tap_priority)
  {
    case 0x00:
      *val = LSM6DSV32X_XYZ;
      break;

    case 0x01:
      *val = LSM6DSV32X_YXZ;
      break;

    case 0x02:
      *val = LSM6DSV32X_XZY;
      break;

    case 0x03:
      *val = LSM6DSV32X_ZYX;
      break;

    case 0x04:
      *val = LSM6DSV32X_XYZ;
      break;

    case 0x05:
      *val = LSM6DSV32X_YZX;
      break;

    case 0x06:
      *val = LSM6DSV32X_ZXY;
      break;

    case 0x07:
      *val = LSM6DSV32X_ZYX;
      break;

    default:
      *val = LSM6DSV32X_XYZ;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_tap_time_windows_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_tap_time_windows_t val)
{
  lsm6dsv32x_tap_dur_t tap_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_DUR, (uint8_t *)&tap_dur, 1);
  if (ret == 0)
  {
    tap_dur.shock = val.shock;
    tap_dur.quiet = val.quiet;
    tap_dur.dur = val.tap_gap;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_TAP_DUR, (uint8_t *)&tap_dur, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_tap_time_windows_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_tap_time_windows_t *val)
{
  lsm6dsv32x_tap_dur_t tap_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TAP_DUR, (uint8_t *)&tap_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->shock = tap_dur.shock;
  val->quiet = tap_dur.quiet;
  val->tap_gap = tap_dur.dur;

  return ret;
}


int32_t lsm6dsv32x_tap_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_tap_mode_t val)
{
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  if (ret == 0)
  {
    wake_up_ths.single_double_tap = (uint8_t)val & 0x01U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_tap_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_tap_mode_t *val)
{
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (wake_up_ths.single_double_tap)
  {
    case 0x00:
      *val = LSM6DSV32X_ONLY_SINGLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_BOTH_SINGLE_DOUBLE;
      break;

    default:
      *val = LSM6DSV32X_ONLY_SINGLE;
      break;
  }

  return ret;
}

int32_t lsm6dsv32x_tilt_mode_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret == 0)
  {
    emb_func_en_a.tilt_en = val;
    ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}


int32_t lsm6dsv32x_tilt_mode_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_emb_func_en_a_t emb_func_en_a;
  int32_t ret;

  ret = lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_EMBED_FUNC_MEM_BANK);
  if (ret != 0)
  {
    return ret;
  }

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_EMB_FUNC_EN_A, (uint8_t *)&emb_func_en_a, 1);
  if (ret == 0)
  {
    *val = emb_func_en_a.tilt_en;
  }

  ret += lsm6dsv32x_mem_bank_set(ctx, LSM6DSV32X_MAIN_MEM_BANK);

  return ret;
}

int32_t lsm6dsv32x_timestamp_raw_get(const stmdev_ctx_t *ctx, uint32_t *val)
{
  uint8_t buff[4];
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_TIMESTAMP0, &buff[0], 4);
  if (ret != 0)
  {
    return ret;
  }

  *val = buff[3];
  *val = (*val * 256U) + buff[2];
  *val = (*val * 256U) + buff[1];
  *val = (*val * 256U) + buff[0];

  return ret;
}


int32_t lsm6dsv32x_timestamp_set(const stmdev_ctx_t *ctx, uint8_t val)
{
  lsm6dsv32x_functions_enable_t functions_enable;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret == 0)
  {
    functions_enable.timestamp_en = val;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_timestamp_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
  lsm6dsv32x_functions_enable_t functions_enable;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret == 0)
  {
    *val = functions_enable.timestamp_en;
  }

  return ret;
}

int32_t lsm6dsv32x_act_mode_set(const stmdev_ctx_t *ctx, lsm6dsv32x_act_mode_t val)
{
  lsm6dsv32x_functions_enable_t functions_enable;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret == 0)
  {
    functions_enable.inact_en = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_act_mode_get(const stmdev_ctx_t *ctx, lsm6dsv32x_act_mode_t *val)
{
  lsm6dsv32x_functions_enable_t functions_enable;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_FUNCTIONS_ENABLE, (uint8_t *)&functions_enable, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (functions_enable.inact_en)
  {
    case 0x00:
      *val = LSM6DSV32X_XL_AND_GY_NOT_AFFECTED;
      break;

    case 0x01:
      *val = LSM6DSV32X_XL_LOW_POWER_GY_NOT_AFFECTED;
      break;

    case 0x02:
      *val = LSM6DSV32X_XL_LOW_POWER_GY_SLEEP;
      break;

    case 0x03:
      *val = LSM6DSV32X_XL_LOW_POWER_GY_POWER_DOWN;
      break;

    default:
      *val = LSM6DSV32X_XL_AND_GY_NOT_AFFECTED;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_act_from_sleep_to_act_dur_set(const stmdev_ctx_t *ctx,
                                                 lsm6dsv32x_act_from_sleep_to_act_dur_t val)
{
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  if (ret == 0)
  {
    inactivity_dur.inact_dur = (uint8_t)val & 0x3U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_act_from_sleep_to_act_dur_get(const stmdev_ctx_t *ctx,
                                                 lsm6dsv32x_act_from_sleep_to_act_dur_t *val)
{
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (inactivity_dur.inact_dur)
  {
    case 0x00:
      *val = LSM6DSV32X_SLEEP_TO_ACT_AT_1ST_SAMPLE;
      break;

    case 0x01:
      *val = LSM6DSV32X_SLEEP_TO_ACT_AT_2ND_SAMPLE;
      break;

    case 0x02:
      *val = LSM6DSV32X_SLEEP_TO_ACT_AT_3RD_SAMPLE;
      break;

    case 0x03:
      *val = LSM6DSV32X_SLEEP_TO_ACT_AT_4th_SAMPLE;
      break;

    default:
      *val = LSM6DSV32X_SLEEP_TO_ACT_AT_1ST_SAMPLE;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_act_sleep_xl_odr_set(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_act_sleep_xl_odr_t val)
{
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  if (ret == 0)
  {
    inactivity_dur.xl_inact_odr = (uint8_t)val & 0x03U;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  }

  return ret;
}


int32_t lsm6dsv32x_act_sleep_xl_odr_get(const stmdev_ctx_t *ctx,
                                        lsm6dsv32x_act_sleep_xl_odr_t *val)
{
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  switch (inactivity_dur.xl_inact_odr)
  {
    case 0x00:
      *val = LSM6DSV32X_1Hz875;
      break;

    case 0x01:
      *val = LSM6DSV32X_15Hz;
      break;

    case 0x02:
      *val = LSM6DSV32X_30Hz;
      break;

    case 0x03:
      *val = LSM6DSV32X_60Hz;
      break;

    default:
      *val = LSM6DSV32X_1Hz875;
      break;
  }

  return ret;
}


int32_t lsm6dsv32x_act_thresholds_set(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_act_thresholds_t *val)
{
  lsm6dsv32x_inactivity_ths_t inactivity_ths;
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_THS, (uint8_t *)&inactivity_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  inactivity_dur.wu_inact_ths_w = val->inactivity_cfg.wu_inact_ths_w;
  inactivity_dur.xl_inact_odr = val->inactivity_cfg.xl_inact_odr;
  inactivity_dur.inact_dur = val->inactivity_cfg.inact_dur;

  inactivity_ths.inact_ths = val->inactivity_ths;
  wake_up_ths.wk_ths = val->threshold;
  wake_up_dur.wake_dur = val->duration;

  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_INACTIVITY_THS, (uint8_t *)&inactivity_ths, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  ret += lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);

  return ret;
}


int32_t lsm6dsv32x_act_thresholds_get(const stmdev_ctx_t *ctx,
                                      lsm6dsv32x_act_thresholds_t *val)
{
  lsm6dsv32x_inactivity_dur_t inactivity_dur;
  lsm6dsv32x_inactivity_ths_t inactivity_ths;
  lsm6dsv32x_wake_up_ths_t wake_up_ths;
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_DUR, (uint8_t *)&inactivity_dur, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_INACTIVITY_THS, (uint8_t *)&inactivity_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_THS, (uint8_t *)&wake_up_ths, 1);
  ret += lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->inactivity_cfg.wu_inact_ths_w = inactivity_dur.wu_inact_ths_w;
  val->inactivity_cfg.xl_inact_odr = inactivity_dur.xl_inact_odr;
  val->inactivity_cfg.inact_dur = inactivity_dur.inact_dur;

  val->inactivity_ths = inactivity_ths.inact_ths;
  val->threshold = wake_up_ths.wk_ths;
  val->duration = wake_up_dur.wake_dur;

  return ret;
}


int32_t lsm6dsv32x_act_wkup_time_windows_set(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_act_wkup_time_windows_t val)
{
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  if (ret == 0)
  {
    wake_up_dur.wake_dur = val.shock;
    wake_up_dur.sleep_dur = val.quiet;
    ret = lsm6dsv32x_write_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  }

  return ret;
}

int32_t lsm6dsv32x_act_wkup_time_windows_get(const stmdev_ctx_t *ctx,
                                             lsm6dsv32x_act_wkup_time_windows_t *val)
{
  lsm6dsv32x_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lsm6dsv32x_read_reg(ctx, LSM6DSV32X_WAKE_UP_DUR, (uint8_t *)&wake_up_dur, 1);
  if (ret != 0)
  {
    return ret;
  }

  val->shock = wake_up_dur.wake_dur;
  val->quiet = wake_up_dur.sleep_dur;

  return ret;
}
