--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.928ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X50Y205.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 8)
  Clock Path Skew:      -0.229ns (0.288 - 0.517)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y198.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y198.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (1.933ns logic, 0.578ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 6)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y200.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y200.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y200.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.770ns logic, 0.575ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y201.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y201.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y201.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.666ns logic, 0.578ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X50Y205.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 8)
  Clock Path Skew:      -0.229ns (0.288 - 0.517)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y198.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y198.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.878ns logic, 0.578ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 6)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y200.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y200.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y200.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (1.715ns logic, 0.575ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 5)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y201.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y201.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y201.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X50Y205.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (1.611ns logic, 0.578ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X50Y204.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.229ns (0.288 - 0.517)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X50Y198.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<1>
    SLICE_X50Y198.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X50Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X50Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.844ns logic, 0.578ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 5)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y200.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y200.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y200.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X50Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (1.681ns logic, 0.575ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.388ns (0.115 - 0.503)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y201.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y201.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y201.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X50Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X50Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X50Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.577ns logic, 0.578ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X50Y205.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_15 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_15 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y205.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count_15
    SLICE_X50Y205.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<15>
    SLICE_X50Y205.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count<15>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_0 (SLICE_X50Y198.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X50Y198.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<0>
    SLICE_X50Y198.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/TimingCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_8 (SLICE_X50Y202.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_8 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_8 to PhaseSwitch/TimingCnt/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y202.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count_8
    SLICE_X50Y202.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<8>
    SLICE_X50Y202.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count<8>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<8>
                                                       PhaseSwitch/TimingCnt/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X50Y198.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X50Y198.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X50Y199.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.657ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X51Y191.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y184.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X51Y184.G1     net (fanout=2)        0.575   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X51Y184.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.894ns logic, 0.575ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.331ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X51Y185.G2     net (fanout=2)        0.523   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X51Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (1.808ns logic, 0.523ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X51Y186.G1     net (fanout=3)        0.600   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X51Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.722ns logic, 0.600ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X51Y191.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y184.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X51Y184.G1     net (fanout=2)        0.575   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X51Y184.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (1.842ns logic, 0.575ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X51Y185.G2     net (fanout=2)        0.523   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X51Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (1.756ns logic, 0.523ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X51Y186.G1     net (fanout=3)        0.600   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X51Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X51Y191.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (1.670ns logic, 0.600ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X51Y190.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y184.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X51Y184.G1     net (fanout=2)        0.575   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X51Y184.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X51Y185.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.808ns logic, 0.575ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X51Y185.G2     net (fanout=2)        0.523   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X51Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X51Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.722ns logic, 0.523ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_5 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_5
    SLICE_X51Y186.G1     net (fanout=3)        0.600   PhaseSwitch/SysClkCnt/count<5>
    SLICE_X51Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<5>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X51Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X51Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X51Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X51Y190.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (1.636ns logic, 0.600ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_0 (SLICE_X51Y184.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y184.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X51Y184.F4     net (fanout=2)        0.319   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X51Y184.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_12 (SLICE_X51Y190.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_12 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_12 to PhaseSwitch/SysClkCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y190.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/count_12
    SLICE_X51Y190.F4     net (fanout=3)        0.325   PhaseSwitch/SysClkCnt/count<12>
    SLICE_X51Y190.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/count<12>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/SysClkCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.477ns logic, 0.325ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_2 (SLICE_X51Y185.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y185.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X51Y185.F3     net (fanout=2)        0.382   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X51Y185.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.477ns logic, 0.382ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_0/CK
  Location pin: SLICE_X51Y184.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_1/CK
  Location pin: SLICE_X51Y184.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_2/CK
  Location pin: SLICE_X51Y185.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   3.111ns.
--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X86Y190.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y95.XQ      Tcko                  0.360   DataP_1
                                                       DataP_1
    SLICE_X86Y190.BY     net (fanout=2)        2.471   DataP_1
    SLICE_X86Y190.CLK    Tdick                 0.280   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.640ns logic, 2.471ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X86Y95.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X86Y95.BY      net (fanout=1)        2.175   Data_p
    SLICE_X86Y95.CLK     Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (0.890ns logic, 2.175ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X54Y148.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X54Y148.BY     net (fanout=1)        2.134   Data_n
    SLICE_X54Y148.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.871ns logic, 2.134ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_2 (SLICE_X87Y194.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_1 (FF)
  Destination:          DataN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 0)
  Clock Path Skew:      3.283ns (3.388 - 0.105)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_1 to DataN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y148.XQ     Tcko                  0.331   DataN_1
                                                       DataN_1
    SLICE_X87Y194.BY     net (fanout=2)        1.504   DataN_1
    SLICE_X87Y194.CLK    Tckdi       (-Th)     0.068   DataN_2
                                                       DataN_2
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.263ns logic, 1.504ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X86Y190.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 0)
  Clock Path Skew:      2.436ns (4.354 - 1.918)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y95.XQ      Tcko                  0.331   DataP_1
                                                       DataP_1
    SLICE_X86Y190.BY     net (fanout=2)        2.273   DataP_1
    SLICE_X86Y190.CLK    Tckdi       (-Th)     0.081   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.250ns logic, 2.273ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X86Y95.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Clock Path Skew:      2.340ns (3.421 - 1.081)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.547   Data_p
                                                       IDDR_inst/FF2
    SLICE_X86Y95.BY      net (fanout=1)        2.001   Data_p
    SLICE_X86Y95.CLK     Tdh         (-Th)     0.042   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (0.505ns logic, 2.001ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X54Y148.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X86Y95.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X54Y148.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.536ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X93Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.651ns (Levels of Logic = 0)
  Clock Path Skew:      -1.729ns (5.858 - 7.587)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y162.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X93Y145.SR     net (fanout=6)        1.320   FastTrigDes_o
    SLICE_X93Y145.CLK    Tsrck                 0.971   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.331ns logic, 1.320ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_6 (SLICE_X93Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.651ns (Levels of Logic = 0)
  Clock Path Skew:      -1.729ns (5.858 - 7.587)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y162.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X93Y145.SR     net (fanout=6)        1.320   FastTrigDes_o
    SLICE_X93Y145.CLK    Tsrck                 0.971   TriggerData_7
                                                       TriggerData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.331ns logic, 1.320ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X92Y148.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.556ns (Levels of Logic = 0)
  Clock Path Skew:      -1.722ns (5.865 - 7.587)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y162.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X92Y148.SR     net (fanout=6)        1.105   FastTrigDes_o
    SLICE_X92Y148.CLK    Tsrck                 1.091   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (1.451ns logic, 1.105ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X93Y145.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_7 (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      -1.647ns (5.858 - 7.505)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_7 to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.XQ     Tcko                  0.313   GroupAmp<7>
                                                       GroupAmp_7
    SLICE_X93Y145.BX     net (fanout=1)        0.289   GroupAmp<7>
    SLICE_X93Y145.CLK    Tckdi       (-Th)     0.079   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X92Y148.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      -1.646ns (5.865 - 7.511)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y148.XQ     Tcko                  0.331   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X92Y148.BX     net (fanout=1)        0.289   GroupAmp<5>
    SLICE_X92Y148.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.249ns logic, 0.289ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_6 (SLICE_X93Y145.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_6 (FF)
  Destination:          TriggerData_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 0)
  Clock Path Skew:      -1.647ns (5.858 - 7.505)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_6 to TriggerData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.313   GroupAmp<7>
                                                       GroupAmp_6
    SLICE_X93Y145.BY     net (fanout=1)        0.321   GroupAmp<6>
    SLICE_X93Y145.CLK    Tckdi       (-Th)     0.068   TriggerData_7
                                                       TriggerData_6
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.245ns logic, 0.321ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X103Y164.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_10/CK
  Location pin: SLICE_X103Y164.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X94Y150.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 608 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.359ns.
--------------------------------------------------------------------------------

Paths for end point AverData_med_8 (SLICE_X80Y159.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.111ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA0    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y155.F1     net (fanout=2)        0.925   Sub_Ped<0>
    SLICE_X80Y155.COUT   Topcyf                0.576   AverData_med<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
    SLICE_X80Y156.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
    SLICE_X80Y156.COUT   Tbyp                  0.089   AverData_med<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.COUT   Tbyp                  0.089   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.COUT   Tbyp                  0.089   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CLK    Tcinck                0.423   AverData_med<8>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>_rt
                                                       AverData_med_8
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (2.186ns logic, 0.925ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA4    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y157.F1     net (fanout=2)        0.935   Sub_Ped<4>
    SLICE_X80Y157.COUT   Topcyf                0.576   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.COUT   Tbyp                  0.089   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CLK    Tcinck                0.423   AverData_med<8>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>_rt
                                                       AverData_med_8
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (2.008ns logic, 0.935ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.911ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA2    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y156.F2     net (fanout=2)        0.814   Sub_Ped<2>
    SLICE_X80Y156.COUT   Topcyf                0.576   AverData_med<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.COUT   Tbyp                  0.089   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.COUT   Tbyp                  0.089   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>
    SLICE_X80Y159.CLK    Tcinck                0.423   AverData_med<8>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<7>_rt
                                                       AverData_med_8
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.097ns logic, 0.814ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point AverData_med_7 (SLICE_X80Y158.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA0    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y155.F1     net (fanout=2)        0.925   Sub_Ped<0>
    SLICE_X80Y155.COUT   Topcyf                0.576   AverData_med<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
    SLICE_X80Y156.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
    SLICE_X80Y156.COUT   Tbyp                  0.089   AverData_med<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.COUT   Tbyp                  0.089   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CLK    Tcinck                0.478   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<7>
                                                       AverData_med_7
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (2.152ns logic, 0.925ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.909ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA4    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y157.F1     net (fanout=2)        0.935   Sub_Ped<4>
    SLICE_X80Y157.COUT   Topcyf                0.576   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CLK    Tcinck                0.478   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<7>
                                                       AverData_med_7
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.974ns logic, 0.935ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_RamData (RAM)
  Destination:          AverData_med_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mram_RamData to AverData_med_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOA2    Trcko_DOA             0.920   Mram_RamData
                                                       Mram_RamData
    SLICE_X80Y156.F2     net (fanout=2)        0.814   Sub_Ped<2>
    SLICE_X80Y156.COUT   Topcyf                0.576   AverData_med<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<2>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<3>
    SLICE_X80Y157.COUT   Tbyp                  0.089   AverData_med<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<4>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CIN    net (fanout=1)        0.000   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<5>
    SLICE_X80Y158.CLK    Tcinck                0.478   AverData_med<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<6>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<7>
                                                       AverData_med_7
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (2.063ns logic, 0.814ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point GroupValue_Amp_Done (SLICE_X88Y156.G3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DelayGroupAmp_mid_4 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.068ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DelayGroupAmp_mid_4 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y152.YQ     Tcko                  0.360   DelayGroupAmp_mid<5>
                                                       DelayGroupAmp_mid_4
    SLICE_X85Y152.F1     net (fanout=2)        0.765   DelayGroupAmp_mid<4>
    SLICE_X85Y152.COUT   Topcyf                0.573   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.G3     net (fanout=1)        0.985   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.318ns logic, 1.750ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_4 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.010ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_4 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y152.YQ     Tcko                  0.360   GroupSum<5>
                                                       GroupSum_4
    SLICE_X85Y152.F3     net (fanout=2)        0.707   GroupSum<4>
    SLICE_X85Y152.COUT   Topcyf                0.573   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_lut<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.G3     net (fanout=1)        0.985   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.318ns logic, 1.692ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_4 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_4 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y152.YQ     Tcko                  0.360   GroupSum<5>
                                                       GroupSum_4
    SLICE_X85Y152.F3     net (fanout=2)        0.707   GroupSum<4>
    SLICE_X85Y152.COUT   Topcyf                0.568   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<3>
    SLICE_X85Y153.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<5>
    SLICE_X85Y154.COUT   Tbyp                  0.086   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.G3     net (fanout=1)        0.985   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_14_o_cy<7>
    SLICE_X88Y156.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupSum[9]_GroupLT_Trig_AND_43_o1
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.313ns logic, 1.692ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X82Y154.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Up_LT (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Up_LT to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y155.XQ     Tcko                  0.331   GroupValue_Up_LT
                                                       GroupValue_Up_LT
    SLICE_X82Y154.G4     net (fanout=2)        0.331   GroupValue_Up_LT
    SLICE_X82Y154.CLK    Tckg        (-Th)     0.143   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.188ns logic, 0.331ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_3 (SLICE_X90Y150.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DelayGroupAmp_3 (FF)
  Destination:          GroupAmp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.883 - 0.880)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DelayGroupAmp_3 to GroupAmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y150.XQ     Tcko                  0.331   DelayGroupAmp<3>
                                                       DelayGroupAmp_3
    SLICE_X90Y150.BX     net (fanout=1)        0.289   DelayGroupAmp<3>
    SLICE_X90Y150.CLK    Tckdi       (-Th)     0.082   GroupAmp<3>
                                                       GroupAmp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.249ns logic, 0.289ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_5 (SLICE_X90Y148.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DelayGroupAmp_5 (FF)
  Destination:          GroupAmp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.880 - 0.878)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DelayGroupAmp_5 to GroupAmp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y149.XQ     Tcko                  0.331   DelayGroupAmp<5>
                                                       DelayGroupAmp_5
    SLICE_X90Y148.BX     net (fanout=1)        0.289   DelayGroupAmp<5>
    SLICE_X90Y148.CLK    Tckdi       (-Th)     0.082   GroupAmp<5>
                                                       GroupAmp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.249ns logic, 0.289ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: Mram_RamData/CLKA
  Logical resource: Mram_RamData/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X86Y154.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X86Y154.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|      9.536ns|            0|            0|            0|          627|
| TS_DLL_CLK0_BUF               |     25.000ns|      9.536ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.359ns|          N/A|            0|            0|          608|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    3.111|         |         |         |
ADC_DCO_LVDS_n<0>|    3.111|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    3.111|         |         |         |
ADC_DCO_LVDS_n<0>|    3.111|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.657|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    4.768|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.928|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 1516  (Setup/Max: 0, Hold: 1516)

Constraints cover 939 paths, 0 nets, and 377 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 08 10:12:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



