
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549834 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242349 heartbeat IPC: 3.714 cumulative IPC: 3.81508 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005874 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 1 min 45 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005874 (Simulation time: 0 hr 1 min 45 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 59202610 heartbeat IPC: 0.195325 cumulative IPC: 0.195325 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 110016694 heartbeat IPC: 0.196796 cumulative IPC: 0.196058 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 159494704 heartbeat IPC: 0.20211 cumulative IPC: 0.198034 (Simulation time: 0 hr 5 min 5 sec) 
Finished CPU 0 instructions: 30000004 cycles: 151488831 cumulative IPC: 0.198034 (Simulation time: 0 hr 5 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.198034 instructions: 30000004 cycles: 151488831
cpu0_DTLB TOTAL     ACCESS:    7980464  HIT:    6402710  MISS:    1577754
cpu0_DTLB LOAD      ACCESS:    7873909  HIT:    6296155  MISS:    1577754
cpu0_DTLB RFO       ACCESS:     106555  HIT:     106555  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74511 cycles
cpu0_ITLB TOTAL     ACCESS:    3220259  HIT:    3220259  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3220259  HIT:    3220259  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1577754  HIT:    1575416  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577754  HIT:    1575416  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.669 cycles
cpu0_L1D TOTAL     ACCESS:    6571547  HIT:    4184520  MISS:    2387027
cpu0_L1D LOAD      ACCESS:    6462277  HIT:    4077427  MISS:    2384850
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 84.2242 cycles
cpu0_L2C TOTAL     ACCESS:    2474986  HIT:     819044  MISS:    1655942
cpu0_L2C LOAD      ACCESS:    2384850  HIT:     729046  MISS:    1655804
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2058  MISS:        119
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 105.227 cycles
LLC TOTAL     ACCESS:    1743623  HIT:     971142  MISS:     772481
LLC LOAD      ACCESS:    1655804  HIT:     898767  MISS:     757037
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87700  HIT:      72261  MISS:      15439
LLC TRANSLATION ACCESS:        119  HIT:        114  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 180.556 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18253  ROW_BUFFER_MISS:     738774
 DBUS AVG_CONGESTED_CYCLE:    3.74653
 WQ ROW_BUFFER_HIT:      44817  ROW_BUFFER_MISS:      36166  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6413
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

