# File saved with Nlview 7.8.2 2024-10-15 e829bb9aa0 VDI=44 GEI=38 GUI=QT:6.5.7
#  -curmodule
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #7b7b7b
property autobundle 129
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #7a875b
property boxcolor2 #0088c7
property boxcolor7 #9749a9
property boxhierpins 3
property boxinstcolor #0088c7
property boxpincolor #7b7b7b
property boxpinfontsize 8
property buscolor #000000
property buswidthlimit 0
property createnetattrdsp 1024
property createvconn 65
property decorate 1
property elidetext 1
property fillcolor1 #b1d272
property fillcolor2 #7ce3ff
property fillcolor3 #b4f0ff
property fillcolor5 #c0c0c0
property fillcolor6 #5b69ff
property fillcolor7 #cc94da
property fillcolor8 #86b3ca
property fillcolor9 #98a1ff
property fillcolor10 #548fad
property fillcolor11 #aeaeae
property instattrmax -1
property netcolor #000000
property nohiernegpins 0
property overlaycolor #000000
property pbuscolor #7b7b7b
property pbusnamecolor #0088c7
property pinattrmax -1
property portcolor #7b7b7b
property portnamecolor #0088c7
property ripattrmax -1
property rippercolor #000000
property rubberbandcolor #00aaff
property selectionappearance 6
property selectioncolor #ff183a
property sheetheight 34
property sheetwidth 44
property showmarks 9
property showpagenumbers 1
property showripindex 1
property showvconn 1
#
module new soc_top {}
load symbol clock_gate {} HIERBOX pin clk input.left pin clk_en input.left pin gated_clk output.right boxcolor 2 fillcolor 2 fillregion 3 linewidth 2
load symbol dma_axi_slave {} HIERBOX pin clk input.left pin rst_n input.left pin s_axi_awvalid input.left pin s_axi_wvalid input.left pin s_axi_arvalid input.left pin s_axi_awready output.right pin s_axi_wready output.right pin s_axi_bvalid output.right pin s_axi_arready output.right pin s_axi_rvalid output.right pin start_dma output.right pinBus s_axi_wdata input.left [31:0] pinBus s_axi_araddr input.left [31:0] pinBus src_addr output.right [31:0] pinBus s_axi_rdata output.right [31:0] pinBus s_axi_awaddr input.left [31:0] pinBus dest_addr output.right [31:0] pinBus transfer_len output.right [31:0] boxcolor 2 fillcolor 2 fillregion 3 linewidth 2
load symbol soc_top|LessThan_0 {} RTL(<) pin o output.right pin cin input.left pinBus b input.left [15:0] pinBus a input.left [15:0] boxcolor 1 fillcolor 1 linewidth 2
load symbol soc_top|LessThan_1 {} RTL(<) pin o output.right pin cin input.left pinBus b input.left [15:0] pinBus a input.left [15:0] boxcolor 1 fillcolor 1 linewidth 2
load symbol soc_top|add_0 {} RTL(+) pin cin input.left pinBus a input.left [15:0] pinBus b input.left [15:0] pinBus o output.right [15:0] boxcolor 1 fillcolor 1 linewidth 2
load symbol dma_core {} HIERBOX pin clk input.left pin rst_n input.left pin clk_en input.left pin power_on input.left pin start_dma input.left pin dma_done output.right pin axi_arvalid output.right pin axi_arready input.left pin axi_rvalid input.left pin axi_rready output.right pin axi_awvalid output.right pin axi_awready input.left pin axi_wvalid output.right pin axi_wready input.left pin axi_bvalid input.left pin axi_bready output.right pinBus src_addr input.left [31:0] pinBus axi_rdata input.left [31:0] pinBus axi_araddr output.right [31:0] pinBus axi_wdata output.right [31:0] pinBus axi_awaddr output.right [31:0] pinBus transfer_len input.left [31:0] pinBus dest_addr input.left [31:0] boxcolor 2 fillcolor 2 fillregion 3 linewidth 2
load symbol soc_top|i8 {} MUX pinBus d0 input.left 16 i8|d0 i9|d0 i10|d0 i11|d0 i12|d0 i13|d0 i14|d0 i15|d0 i16|d0 i17|d0 i18|d0 i19|d0 i20|d0 i21|d0 i22|d0 i23|d0 pinBus d1 input.left 16 i8|d1 i9|d1 i10|d1 i11|d1 i12|d1 i13|d1 i14|d1 i15|d1 i16|d1 i17|d1 i18|d1 i19|d1 i20|d1 i21|d1 i22|d1 i23|d1 pinBus o output.right 16 i8|o i9|o i10|o i11|o i12|o i13|o i14|o i15|o i16|o i17|o i18|o i19|o i20|o i21|o i22|o i23|o pinBus sel input.top 16 i8|sel i9|sel i10|sel i11|sel i12|sel i13|sel i14|sel i15|sel i16|sel i17|sel i18|sel i19|sel i20|sel i21|sel i22|sel i23|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol soc_top|i24 {} MUX pinBus d0 input.left 16 i24|d0 i25|d0 i26|d0 i27|d0 i28|d0 i29|d0 i30|d0 i31|d0 i32|d0 i33|d0 i34|d0 i35|d0 i36|d0 i37|d0 i38|d0 i39|d0 pinBus d1 input.left 16 i24|d1 i25|d1 i26|d1 i27|d1 i28|d1 i29|d1 i30|d1 i31|d1 i32|d1 i33|d1 i34|d1 i35|d1 i36|d1 i37|d1 i38|d1 i39|d1 pinBus o output.right 16 i24|o i25|o i26|o i27|o i28|o i29|o i30|o i31|o i32|o i33|o i34|o i35|o i36|o i37|o i38|o i39|o pinBus sel input.top 16 i24|sel i25|sel i26|sel i27|sel i28|sel i29|sel i30|sel i31|sel i32|sel i33|sel i34|sel i35|sel i36|sel i37|sel i38|sel i39|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol soc_top|idle_counter {} GEN pinBus clk input.clk.left 16 idle_counter[15]|clk idle_counter[14]|clk idle_counter[13]|clk idle_counter[12]|clk idle_counter[11]|clk idle_counter[10]|clk idle_counter[9]|clk idle_counter[8]|clk idle_counter[7]|clk idle_counter[6]|clk idle_counter[5]|clk idle_counter[4]|clk idle_counter[3]|clk idle_counter[2]|clk idle_counter[1]|clk idle_counter[0]|clk pinBus clr input.bot 16 idle_counter[15]|clr idle_counter[14]|clr idle_counter[13]|clr idle_counter[12]|clr idle_counter[11]|clr idle_counter[10]|clr idle_counter[9]|clr idle_counter[8]|clr idle_counter[7]|clr idle_counter[6]|clr idle_counter[5]|clr idle_counter[4]|clr idle_counter[3]|clr idle_counter[2]|clr idle_counter[1]|clr idle_counter[0]|clr pinBus d input.left 16 idle_counter[15]|d idle_counter[14]|d idle_counter[13]|d idle_counter[12]|d idle_counter[11]|d idle_counter[10]|d idle_counter[9]|d idle_counter[8]|d idle_counter[7]|d idle_counter[6]|d idle_counter[5]|d idle_counter[4]|d idle_counter[3]|d idle_counter[2]|d idle_counter[1]|d idle_counter[0]|d pinBus q output.right 16 idle_counter[15]|q idle_counter[14]|q idle_counter[13]|q idle_counter[12]|q idle_counter[11]|q idle_counter[10]|q idle_counter[9]|q idle_counter[8]|q idle_counter[7]|q idle_counter[6]|q idle_counter[5]|q idle_counter[4]|q idle_counter[3]|q idle_counter[2]|q idle_counter[1]|q idle_counter[0]|q boxcolor 7 fillcolor 7 sandwich 2 linewidth 2
load port clk input -attr @name clk -pg 1 -lvl 0 -x 0 -y 210
load port rst_n input -attr @name rst_n -pg 1 -lvl 0 -x 0 -y 270
load port s_axi_awvalid input -attr @name s_axi_awvalid -pg 1 -lvl 0 -x 0 -y 590
load port s_axi_wvalid input -attr @name s_axi_wvalid -pg 1 -lvl 0 -x 0 -y 630
load port s_axi_arvalid input -attr @name s_axi_arvalid -pg 1 -lvl 0 -x 0 -y 550
load port s_axi_awready output -attr @name s_axi_awready -pg 1 -lvl 8 -x 1640 -y 510
load port s_axi_wready output -attr @name s_axi_wready -pg 1 -lvl 8 -x 1640 -y 590
load port s_axi_bvalid output -attr @name s_axi_bvalid -pg 1 -lvl 8 -x 1640 -y 530
load port s_axi_arready output -attr @name s_axi_arready -pg 1 -lvl 8 -x 1640 -y 490
load port s_axi_rvalid output -attr @name s_axi_rvalid -pg 1 -lvl 8 -x 1640 -y 570
load port axi_arvalid output -attr @name axi_arvalid -pg 1 -lvl 8 -x 1640 -y 120
load port axi_arready input -attr @name axi_arready -pg 1 -lvl 0 -x 0 -y 60
load port axi_rvalid input -attr @name axi_rvalid -pg 1 -lvl 0 -x 0 -y 140
load port axi_rready output -attr @name axi_rready -pg 1 -lvl 8 -x 1640 -y 200
load port axi_awvalid output -attr @name axi_awvalid -pg 1 -lvl 8 -x 1640 -y 160
load port axi_awready input -attr @name axi_awready -pg 1 -lvl 0 -x 0 -y 80
load port axi_wvalid output -attr @name axi_wvalid -pg 1 -lvl 8 -x 1640 -y 240
load port axi_wready input -attr @name axi_wready -pg 1 -lvl 0 -x 0 -y 160
load port axi_bvalid input -attr @name axi_bvalid -pg 1 -lvl 0 -x 0 -y 100
load port axi_bready output -attr @name axi_bready -pg 1 -lvl 8 -x 1640 -y 180
load portBus axi_wdata output [31:0] -attr @name axi_wdata[31:0] -portAttr axi_wdata[31] @name axi_wdata[31] -portAttr axi_wdata[30] @name axi_wdata[30] -portAttr axi_wdata[29] @name axi_wdata[29] -portAttr axi_wdata[28] @name axi_wdata[28] -portAttr axi_wdata[27] @name axi_wdata[27] -portAttr axi_wdata[26] @name axi_wdata[26] -portAttr axi_wdata[25] @name axi_wdata[25] -portAttr axi_wdata[24] @name axi_wdata[24] -portAttr axi_wdata[23] @name axi_wdata[23] -portAttr axi_wdata[22] @name axi_wdata[22] -portAttr axi_wdata[21] @name axi_wdata[21] -portAttr axi_wdata[20] @name axi_wdata[20] -portAttr axi_wdata[19] @name axi_wdata[19] -portAttr axi_wdata[18] @name axi_wdata[18] -portAttr axi_wdata[17] @name axi_wdata[17] -portAttr axi_wdata[16] @name axi_wdata[16] -portAttr axi_wdata[15] @name axi_wdata[15] -portAttr axi_wdata[14] @name axi_wdata[14] -portAttr axi_wdata[13] @name axi_wdata[13] -portAttr axi_wdata[12] @name axi_wdata[12] -portAttr axi_wdata[11] @name axi_wdata[11] -portAttr axi_wdata[10] @name axi_wdata[10] -portAttr axi_wdata[9] @name axi_wdata[9] -portAttr axi_wdata[8] @name axi_wdata[8] -portAttr axi_wdata[7] @name axi_wdata[7] -portAttr axi_wdata[6] @name axi_wdata[6] -portAttr axi_wdata[5] @name axi_wdata[5] -portAttr axi_wdata[4] @name axi_wdata[4] -portAttr axi_wdata[3] @name axi_wdata[3] -portAttr axi_wdata[2] @name axi_wdata[2] -portAttr axi_wdata[1] @name axi_wdata[1] -portAttr axi_wdata[0] @name axi_wdata[0] -pg 1 -lvl 8 -x 1640 -y 220
load portBus axi_awaddr output [31:0] -attr @name axi_awaddr[31:0] -portAttr axi_awaddr[31] @name axi_awaddr[31] -portAttr axi_awaddr[30] @name axi_awaddr[30] -portAttr axi_awaddr[29] @name axi_awaddr[29] -portAttr axi_awaddr[28] @name axi_awaddr[28] -portAttr axi_awaddr[27] @name axi_awaddr[27] -portAttr axi_awaddr[26] @name axi_awaddr[26] -portAttr axi_awaddr[25] @name axi_awaddr[25] -portAttr axi_awaddr[24] @name axi_awaddr[24] -portAttr axi_awaddr[23] @name axi_awaddr[23] -portAttr axi_awaddr[22] @name axi_awaddr[22] -portAttr axi_awaddr[21] @name axi_awaddr[21] -portAttr axi_awaddr[20] @name axi_awaddr[20] -portAttr axi_awaddr[19] @name axi_awaddr[19] -portAttr axi_awaddr[18] @name axi_awaddr[18] -portAttr axi_awaddr[17] @name axi_awaddr[17] -portAttr axi_awaddr[16] @name axi_awaddr[16] -portAttr axi_awaddr[15] @name axi_awaddr[15] -portAttr axi_awaddr[14] @name axi_awaddr[14] -portAttr axi_awaddr[13] @name axi_awaddr[13] -portAttr axi_awaddr[12] @name axi_awaddr[12] -portAttr axi_awaddr[11] @name axi_awaddr[11] -portAttr axi_awaddr[10] @name axi_awaddr[10] -portAttr axi_awaddr[9] @name axi_awaddr[9] -portAttr axi_awaddr[8] @name axi_awaddr[8] -portAttr axi_awaddr[7] @name axi_awaddr[7] -portAttr axi_awaddr[6] @name axi_awaddr[6] -portAttr axi_awaddr[5] @name axi_awaddr[5] -portAttr axi_awaddr[4] @name axi_awaddr[4] -portAttr axi_awaddr[3] @name axi_awaddr[3] -portAttr axi_awaddr[2] @name axi_awaddr[2] -portAttr axi_awaddr[1] @name axi_awaddr[1] -portAttr axi_awaddr[0] @name axi_awaddr[0] -pg 1 -lvl 8 -x 1640 -y 140
load portBus axi_rdata input [31:0] -attr @name axi_rdata[31:0] -portAttr axi_rdata[31] @name axi_rdata[31] -portAttr axi_rdata[30] @name axi_rdata[30] -portAttr axi_rdata[29] @name axi_rdata[29] -portAttr axi_rdata[28] @name axi_rdata[28] -portAttr axi_rdata[27] @name axi_rdata[27] -portAttr axi_rdata[26] @name axi_rdata[26] -portAttr axi_rdata[25] @name axi_rdata[25] -portAttr axi_rdata[24] @name axi_rdata[24] -portAttr axi_rdata[23] @name axi_rdata[23] -portAttr axi_rdata[22] @name axi_rdata[22] -portAttr axi_rdata[21] @name axi_rdata[21] -portAttr axi_rdata[20] @name axi_rdata[20] -portAttr axi_rdata[19] @name axi_rdata[19] -portAttr axi_rdata[18] @name axi_rdata[18] -portAttr axi_rdata[17] @name axi_rdata[17] -portAttr axi_rdata[16] @name axi_rdata[16] -portAttr axi_rdata[15] @name axi_rdata[15] -portAttr axi_rdata[14] @name axi_rdata[14] -portAttr axi_rdata[13] @name axi_rdata[13] -portAttr axi_rdata[12] @name axi_rdata[12] -portAttr axi_rdata[11] @name axi_rdata[11] -portAttr axi_rdata[10] @name axi_rdata[10] -portAttr axi_rdata[9] @name axi_rdata[9] -portAttr axi_rdata[8] @name axi_rdata[8] -portAttr axi_rdata[7] @name axi_rdata[7] -portAttr axi_rdata[6] @name axi_rdata[6] -portAttr axi_rdata[5] @name axi_rdata[5] -portAttr axi_rdata[4] @name axi_rdata[4] -portAttr axi_rdata[3] @name axi_rdata[3] -portAttr axi_rdata[2] @name axi_rdata[2] -portAttr axi_rdata[1] @name axi_rdata[1] -portAttr axi_rdata[0] @name axi_rdata[0] -pg 1 -lvl 0 -x 0 -y 120
load portBus axi_araddr output [31:0] -attr @name axi_araddr[31:0] -portAttr axi_araddr[31] @name axi_araddr[31] -portAttr axi_araddr[30] @name axi_araddr[30] -portAttr axi_araddr[29] @name axi_araddr[29] -portAttr axi_araddr[28] @name axi_araddr[28] -portAttr axi_araddr[27] @name axi_araddr[27] -portAttr axi_araddr[26] @name axi_araddr[26] -portAttr axi_araddr[25] @name axi_araddr[25] -portAttr axi_araddr[24] @name axi_araddr[24] -portAttr axi_araddr[23] @name axi_araddr[23] -portAttr axi_araddr[22] @name axi_araddr[22] -portAttr axi_araddr[21] @name axi_araddr[21] -portAttr axi_araddr[20] @name axi_araddr[20] -portAttr axi_araddr[19] @name axi_araddr[19] -portAttr axi_araddr[18] @name axi_araddr[18] -portAttr axi_araddr[17] @name axi_araddr[17] -portAttr axi_araddr[16] @name axi_araddr[16] -portAttr axi_araddr[15] @name axi_araddr[15] -portAttr axi_araddr[14] @name axi_araddr[14] -portAttr axi_araddr[13] @name axi_araddr[13] -portAttr axi_araddr[12] @name axi_araddr[12] -portAttr axi_araddr[11] @name axi_araddr[11] -portAttr axi_araddr[10] @name axi_araddr[10] -portAttr axi_araddr[9] @name axi_araddr[9] -portAttr axi_araddr[8] @name axi_araddr[8] -portAttr axi_araddr[7] @name axi_araddr[7] -portAttr axi_araddr[6] @name axi_araddr[6] -portAttr axi_araddr[5] @name axi_araddr[5] -portAttr axi_araddr[4] @name axi_araddr[4] -portAttr axi_araddr[3] @name axi_araddr[3] -portAttr axi_araddr[2] @name axi_araddr[2] -portAttr axi_araddr[1] @name axi_araddr[1] -portAttr axi_araddr[0] @name axi_araddr[0] -pg 1 -lvl 8 -x 1640 -y 100
load portBus s_axi_rdata output [31:0] -attr @name s_axi_rdata[31:0] -portAttr s_axi_rdata[31] @name s_axi_rdata[31] -portAttr s_axi_rdata[30] @name s_axi_rdata[30] -portAttr s_axi_rdata[29] @name s_axi_rdata[29] -portAttr s_axi_rdata[28] @name s_axi_rdata[28] -portAttr s_axi_rdata[27] @name s_axi_rdata[27] -portAttr s_axi_rdata[26] @name s_axi_rdata[26] -portAttr s_axi_rdata[25] @name s_axi_rdata[25] -portAttr s_axi_rdata[24] @name s_axi_rdata[24] -portAttr s_axi_rdata[23] @name s_axi_rdata[23] -portAttr s_axi_rdata[22] @name s_axi_rdata[22] -portAttr s_axi_rdata[21] @name s_axi_rdata[21] -portAttr s_axi_rdata[20] @name s_axi_rdata[20] -portAttr s_axi_rdata[19] @name s_axi_rdata[19] -portAttr s_axi_rdata[18] @name s_axi_rdata[18] -portAttr s_axi_rdata[17] @name s_axi_rdata[17] -portAttr s_axi_rdata[16] @name s_axi_rdata[16] -portAttr s_axi_rdata[15] @name s_axi_rdata[15] -portAttr s_axi_rdata[14] @name s_axi_rdata[14] -portAttr s_axi_rdata[13] @name s_axi_rdata[13] -portAttr s_axi_rdata[12] @name s_axi_rdata[12] -portAttr s_axi_rdata[11] @name s_axi_rdata[11] -portAttr s_axi_rdata[10] @name s_axi_rdata[10] -portAttr s_axi_rdata[9] @name s_axi_rdata[9] -portAttr s_axi_rdata[8] @name s_axi_rdata[8] -portAttr s_axi_rdata[7] @name s_axi_rdata[7] -portAttr s_axi_rdata[6] @name s_axi_rdata[6] -portAttr s_axi_rdata[5] @name s_axi_rdata[5] -portAttr s_axi_rdata[4] @name s_axi_rdata[4] -portAttr s_axi_rdata[3] @name s_axi_rdata[3] -portAttr s_axi_rdata[2] @name s_axi_rdata[2] -portAttr s_axi_rdata[1] @name s_axi_rdata[1] -portAttr s_axi_rdata[0] @name s_axi_rdata[0] -pg 1 -lvl 8 -x 1640 -y 550
load portBus s_axi_araddr input [31:0] -attr @name s_axi_araddr[31:0] -portAttr s_axi_araddr[31] @name s_axi_araddr[31] -portAttr s_axi_araddr[30] @name s_axi_araddr[30] -portAttr s_axi_araddr[29] @name s_axi_araddr[29] -portAttr s_axi_araddr[28] @name s_axi_araddr[28] -portAttr s_axi_araddr[27] @name s_axi_araddr[27] -portAttr s_axi_araddr[26] @name s_axi_araddr[26] -portAttr s_axi_araddr[25] @name s_axi_araddr[25] -portAttr s_axi_araddr[24] @name s_axi_araddr[24] -portAttr s_axi_araddr[23] @name s_axi_araddr[23] -portAttr s_axi_araddr[22] @name s_axi_araddr[22] -portAttr s_axi_araddr[21] @name s_axi_araddr[21] -portAttr s_axi_araddr[20] @name s_axi_araddr[20] -portAttr s_axi_araddr[19] @name s_axi_araddr[19] -portAttr s_axi_araddr[18] @name s_axi_araddr[18] -portAttr s_axi_araddr[17] @name s_axi_araddr[17] -portAttr s_axi_araddr[16] @name s_axi_araddr[16] -portAttr s_axi_araddr[15] @name s_axi_araddr[15] -portAttr s_axi_araddr[14] @name s_axi_araddr[14] -portAttr s_axi_araddr[13] @name s_axi_araddr[13] -portAttr s_axi_araddr[12] @name s_axi_araddr[12] -portAttr s_axi_araddr[11] @name s_axi_araddr[11] -portAttr s_axi_araddr[10] @name s_axi_araddr[10] -portAttr s_axi_araddr[9] @name s_axi_araddr[9] -portAttr s_axi_araddr[8] @name s_axi_araddr[8] -portAttr s_axi_araddr[7] @name s_axi_araddr[7] -portAttr s_axi_araddr[6] @name s_axi_araddr[6] -portAttr s_axi_araddr[5] @name s_axi_araddr[5] -portAttr s_axi_araddr[4] @name s_axi_araddr[4] -portAttr s_axi_araddr[3] @name s_axi_araddr[3] -portAttr s_axi_araddr[2] @name s_axi_araddr[2] -portAttr s_axi_araddr[1] @name s_axi_araddr[1] -portAttr s_axi_araddr[0] @name s_axi_araddr[0] -pg 1 -lvl 0 -x 0 -y 530
load portBus s_axi_wdata input [31:0] -attr @name s_axi_wdata[31:0] -portAttr s_axi_wdata[31] @name s_axi_wdata[31] -portAttr s_axi_wdata[30] @name s_axi_wdata[30] -portAttr s_axi_wdata[29] @name s_axi_wdata[29] -portAttr s_axi_wdata[28] @name s_axi_wdata[28] -portAttr s_axi_wdata[27] @name s_axi_wdata[27] -portAttr s_axi_wdata[26] @name s_axi_wdata[26] -portAttr s_axi_wdata[25] @name s_axi_wdata[25] -portAttr s_axi_wdata[24] @name s_axi_wdata[24] -portAttr s_axi_wdata[23] @name s_axi_wdata[23] -portAttr s_axi_wdata[22] @name s_axi_wdata[22] -portAttr s_axi_wdata[21] @name s_axi_wdata[21] -portAttr s_axi_wdata[20] @name s_axi_wdata[20] -portAttr s_axi_wdata[19] @name s_axi_wdata[19] -portAttr s_axi_wdata[18] @name s_axi_wdata[18] -portAttr s_axi_wdata[17] @name s_axi_wdata[17] -portAttr s_axi_wdata[16] @name s_axi_wdata[16] -portAttr s_axi_wdata[15] @name s_axi_wdata[15] -portAttr s_axi_wdata[14] @name s_axi_wdata[14] -portAttr s_axi_wdata[13] @name s_axi_wdata[13] -portAttr s_axi_wdata[12] @name s_axi_wdata[12] -portAttr s_axi_wdata[11] @name s_axi_wdata[11] -portAttr s_axi_wdata[10] @name s_axi_wdata[10] -portAttr s_axi_wdata[9] @name s_axi_wdata[9] -portAttr s_axi_wdata[8] @name s_axi_wdata[8] -portAttr s_axi_wdata[7] @name s_axi_wdata[7] -portAttr s_axi_wdata[6] @name s_axi_wdata[6] -portAttr s_axi_wdata[5] @name s_axi_wdata[5] -portAttr s_axi_wdata[4] @name s_axi_wdata[4] -portAttr s_axi_wdata[3] @name s_axi_wdata[3] -portAttr s_axi_wdata[2] @name s_axi_wdata[2] -portAttr s_axi_wdata[1] @name s_axi_wdata[1] -portAttr s_axi_wdata[0] @name s_axi_wdata[0] -pg 1 -lvl 0 -x 0 -y 610
load portBus s_axi_awaddr input [31:0] -attr @name s_axi_awaddr[31:0] -portAttr s_axi_awaddr[31] @name s_axi_awaddr[31] -portAttr s_axi_awaddr[30] @name s_axi_awaddr[30] -portAttr s_axi_awaddr[29] @name s_axi_awaddr[29] -portAttr s_axi_awaddr[28] @name s_axi_awaddr[28] -portAttr s_axi_awaddr[27] @name s_axi_awaddr[27] -portAttr s_axi_awaddr[26] @name s_axi_awaddr[26] -portAttr s_axi_awaddr[25] @name s_axi_awaddr[25] -portAttr s_axi_awaddr[24] @name s_axi_awaddr[24] -portAttr s_axi_awaddr[23] @name s_axi_awaddr[23] -portAttr s_axi_awaddr[22] @name s_axi_awaddr[22] -portAttr s_axi_awaddr[21] @name s_axi_awaddr[21] -portAttr s_axi_awaddr[20] @name s_axi_awaddr[20] -portAttr s_axi_awaddr[19] @name s_axi_awaddr[19] -portAttr s_axi_awaddr[18] @name s_axi_awaddr[18] -portAttr s_axi_awaddr[17] @name s_axi_awaddr[17] -portAttr s_axi_awaddr[16] @name s_axi_awaddr[16] -portAttr s_axi_awaddr[15] @name s_axi_awaddr[15] -portAttr s_axi_awaddr[14] @name s_axi_awaddr[14] -portAttr s_axi_awaddr[13] @name s_axi_awaddr[13] -portAttr s_axi_awaddr[12] @name s_axi_awaddr[12] -portAttr s_axi_awaddr[11] @name s_axi_awaddr[11] -portAttr s_axi_awaddr[10] @name s_axi_awaddr[10] -portAttr s_axi_awaddr[9] @name s_axi_awaddr[9] -portAttr s_axi_awaddr[8] @name s_axi_awaddr[8] -portAttr s_axi_awaddr[7] @name s_axi_awaddr[7] -portAttr s_axi_awaddr[6] @name s_axi_awaddr[6] -portAttr s_axi_awaddr[5] @name s_axi_awaddr[5] -portAttr s_axi_awaddr[4] @name s_axi_awaddr[4] -portAttr s_axi_awaddr[3] @name s_axi_awaddr[3] -portAttr s_axi_awaddr[2] @name s_axi_awaddr[2] -portAttr s_axi_awaddr[1] @name s_axi_awaddr[1] -portAttr s_axi_awaddr[0] @name s_axi_awaddr[0] -pg 1 -lvl 0 -x 0 -y 570
load inst u_clk_gate clock_gate {} -autohide -attr @name u_clk_gate -attr @cell clock_gate -pinAttr clk @name clk -pinAttr clk_en @name clk_en -pinAttr gated_clk @name gated_clk -hierPinAttr clk @name clk -hierPinAttr clk_en @name clk_en -hierPinAttr gated_clk @name gated_clk -pg 1 -lvl 6 -x 1070 -y 280
load inst u_axi_slave dma_axi_slave {} -autohide -attr @name u_axi_slave -attr @cell dma_axi_slave -pinAttr clk @name clk -pinAttr rst_n @name rst_n -pinAttr s_axi_awvalid @name s_axi_awvalid -pinAttr s_axi_wvalid @name s_axi_wvalid -pinAttr s_axi_arvalid @name s_axi_arvalid -pinAttr s_axi_awready @name s_axi_awready -pinAttr s_axi_wready @name s_axi_wready -pinAttr s_axi_bvalid @name s_axi_bvalid -pinAttr s_axi_arready @name s_axi_arready -pinAttr s_axi_rvalid @name s_axi_rvalid -pinAttr start_dma @name start_dma -pinBusAttr s_axi_wdata @name s_axi_wdata[31:0] -pinAttr s_axi_wdata[31] @name s_axi_wdata[31] -pinAttr s_axi_wdata[30] @name s_axi_wdata[30] -pinAttr s_axi_wdata[29] @name s_axi_wdata[29] -pinAttr s_axi_wdata[28] @name s_axi_wdata[28] -pinAttr s_axi_wdata[27] @name s_axi_wdata[27] -pinAttr s_axi_wdata[26] @name s_axi_wdata[26] -pinAttr s_axi_wdata[25] @name s_axi_wdata[25] -pinAttr s_axi_wdata[24] @name s_axi_wdata[24] -pinAttr s_axi_wdata[23] @name s_axi_wdata[23] -pinAttr s_axi_wdata[22] @name s_axi_wdata[22] -pinAttr s_axi_wdata[21] @name s_axi_wdata[21] -pinAttr s_axi_wdata[20] @name s_axi_wdata[20] -pinAttr s_axi_wdata[19] @name s_axi_wdata[19] -pinAttr s_axi_wdata[18] @name s_axi_wdata[18] -pinAttr s_axi_wdata[17] @name s_axi_wdata[17] -pinAttr s_axi_wdata[16] @name s_axi_wdata[16] -pinAttr s_axi_wdata[15] @name s_axi_wdata[15] -pinAttr s_axi_wdata[14] @name s_axi_wdata[14] -pinAttr s_axi_wdata[13] @name s_axi_wdata[13] -pinAttr s_axi_wdata[12] @name s_axi_wdata[12] -pinAttr s_axi_wdata[11] @name s_axi_wdata[11] -pinAttr s_axi_wdata[10] @name s_axi_wdata[10] -pinAttr s_axi_wdata[9] @name s_axi_wdata[9] -pinAttr s_axi_wdata[8] @name s_axi_wdata[8] -pinAttr s_axi_wdata[7] @name s_axi_wdata[7] -pinAttr s_axi_wdata[6] @name s_axi_wdata[6] -pinAttr s_axi_wdata[5] @name s_axi_wdata[5] -pinAttr s_axi_wdata[4] @name s_axi_wdata[4] -pinAttr s_axi_wdata[3] @name s_axi_wdata[3] -pinAttr s_axi_wdata[2] @name s_axi_wdata[2] -pinAttr s_axi_wdata[1] @name s_axi_wdata[1] -pinAttr s_axi_wdata[0] @name s_axi_wdata[0] -pinBusAttr s_axi_araddr @name s_axi_araddr[31:0] -pinAttr s_axi_araddr[31] @name s_axi_araddr[31] -pinAttr s_axi_araddr[30] @name s_axi_araddr[30] -pinAttr s_axi_araddr[29] @name s_axi_araddr[29] -pinAttr s_axi_araddr[28] @name s_axi_araddr[28] -pinAttr s_axi_araddr[27] @name s_axi_araddr[27] -pinAttr s_axi_araddr[26] @name s_axi_araddr[26] -pinAttr s_axi_araddr[25] @name s_axi_araddr[25] -pinAttr s_axi_araddr[24] @name s_axi_araddr[24] -pinAttr s_axi_araddr[23] @name s_axi_araddr[23] -pinAttr s_axi_araddr[22] @name s_axi_araddr[22] -pinAttr s_axi_araddr[21] @name s_axi_araddr[21] -pinAttr s_axi_araddr[20] @name s_axi_araddr[20] -pinAttr s_axi_araddr[19] @name s_axi_araddr[19] -pinAttr s_axi_araddr[18] @name s_axi_araddr[18] -pinAttr s_axi_araddr[17] @name s_axi_araddr[17] -pinAttr s_axi_araddr[16] @name s_axi_araddr[16] -pinAttr s_axi_araddr[15] @name s_axi_araddr[15] -pinAttr s_axi_araddr[14] @name s_axi_araddr[14] -pinAttr s_axi_araddr[13] @name s_axi_araddr[13] -pinAttr s_axi_araddr[12] @name s_axi_araddr[12] -pinAttr s_axi_araddr[11] @name s_axi_araddr[11] -pinAttr s_axi_araddr[10] @name s_axi_araddr[10] -pinAttr s_axi_araddr[9] @name s_axi_araddr[9] -pinAttr s_axi_araddr[8] @name s_axi_araddr[8] -pinAttr s_axi_araddr[7] @name s_axi_araddr[7] -pinAttr s_axi_araddr[6] @name s_axi_araddr[6] -pinAttr s_axi_araddr[5] @name s_axi_araddr[5] -pinAttr s_axi_araddr[4] @name s_axi_araddr[4] -pinAttr s_axi_araddr[3] @name s_axi_araddr[3] -pinAttr s_axi_araddr[2] @name s_axi_araddr[2] -pinAttr s_axi_araddr[1] @name s_axi_araddr[1] -pinAttr s_axi_araddr[0] @name s_axi_araddr[0] -pinBusAttr src_addr @name src_addr[31:0] -pinAttr src_addr[31] @name src_addr[31] -pinAttr src_addr[30] @name src_addr[30] -pinAttr src_addr[29] @name src_addr[29] -pinAttr src_addr[28] @name src_addr[28] -pinAttr src_addr[27] @name src_addr[27] -pinAttr src_addr[26] @name src_addr[26] -pinAttr src_addr[25] @name src_addr[25] -pinAttr src_addr[24] @name src_addr[24] -pinAttr src_addr[23] @name src_addr[23] -pinAttr src_addr[22] @name src_addr[22] -pinAttr src_addr[21] @name src_addr[21] -pinAttr src_addr[20] @name src_addr[20] -pinAttr src_addr[19] @name src_addr[19] -pinAttr src_addr[18] @name src_addr[18] -pinAttr src_addr[17] @name src_addr[17] -pinAttr src_addr[16] @name src_addr[16] -pinAttr src_addr[15] @name src_addr[15] -pinAttr src_addr[14] @name src_addr[14] -pinAttr src_addr[13] @name src_addr[13] -pinAttr src_addr[12] @name src_addr[12] -pinAttr src_addr[11] @name src_addr[11] -pinAttr src_addr[10] @name src_addr[10] -pinAttr src_addr[9] @name src_addr[9] -pinAttr src_addr[8] @name src_addr[8] -pinAttr src_addr[7] @name src_addr[7] -pinAttr src_addr[6] @name src_addr[6] -pinAttr src_addr[5] @name src_addr[5] -pinAttr src_addr[4] @name src_addr[4] -pinAttr src_addr[3] @name src_addr[3] -pinAttr src_addr[2] @name src_addr[2] -pinAttr src_addr[1] @name src_addr[1] -pinAttr src_addr[0] @name src_addr[0] -pinBusAttr s_axi_rdata @name s_axi_rdata[31:0] -pinAttr s_axi_rdata[31] @name s_axi_rdata[31] -pinAttr s_axi_rdata[30] @name s_axi_rdata[30] -pinAttr s_axi_rdata[29] @name s_axi_rdata[29] -pinAttr s_axi_rdata[28] @name s_axi_rdata[28] -pinAttr s_axi_rdata[27] @name s_axi_rdata[27] -pinAttr s_axi_rdata[26] @name s_axi_rdata[26] -pinAttr s_axi_rdata[25] @name s_axi_rdata[25] -pinAttr s_axi_rdata[24] @name s_axi_rdata[24] -pinAttr s_axi_rdata[23] @name s_axi_rdata[23] -pinAttr s_axi_rdata[22] @name s_axi_rdata[22] -pinAttr s_axi_rdata[21] @name s_axi_rdata[21] -pinAttr s_axi_rdata[20] @name s_axi_rdata[20] -pinAttr s_axi_rdata[19] @name s_axi_rdata[19] -pinAttr s_axi_rdata[18] @name s_axi_rdata[18] -pinAttr s_axi_rdata[17] @name s_axi_rdata[17] -pinAttr s_axi_rdata[16] @name s_axi_rdata[16] -pinAttr s_axi_rdata[15] @name s_axi_rdata[15] -pinAttr s_axi_rdata[14] @name s_axi_rdata[14] -pinAttr s_axi_rdata[13] @name s_axi_rdata[13] -pinAttr s_axi_rdata[12] @name s_axi_rdata[12] -pinAttr s_axi_rdata[11] @name s_axi_rdata[11] -pinAttr s_axi_rdata[10] @name s_axi_rdata[10] -pinAttr s_axi_rdata[9] @name s_axi_rdata[9] -pinAttr s_axi_rdata[8] @name s_axi_rdata[8] -pinAttr s_axi_rdata[7] @name s_axi_rdata[7] -pinAttr s_axi_rdata[6] @name s_axi_rdata[6] -pinAttr s_axi_rdata[5] @name s_axi_rdata[5] -pinAttr s_axi_rdata[4] @name s_axi_rdata[4] -pinAttr s_axi_rdata[3] @name s_axi_rdata[3] -pinAttr s_axi_rdata[2] @name s_axi_rdata[2] -pinAttr s_axi_rdata[1] @name s_axi_rdata[1] -pinAttr s_axi_rdata[0] @name s_axi_rdata[0] -pinBusAttr s_axi_awaddr @name s_axi_awaddr[31:0] -pinAttr s_axi_awaddr[31] @name s_axi_awaddr[31] -pinAttr s_axi_awaddr[30] @name s_axi_awaddr[30] -pinAttr s_axi_awaddr[29] @name s_axi_awaddr[29] -pinAttr s_axi_awaddr[28] @name s_axi_awaddr[28] -pinAttr s_axi_awaddr[27] @name s_axi_awaddr[27] -pinAttr s_axi_awaddr[26] @name s_axi_awaddr[26] -pinAttr s_axi_awaddr[25] @name s_axi_awaddr[25] -pinAttr s_axi_awaddr[24] @name s_axi_awaddr[24] -pinAttr s_axi_awaddr[23] @name s_axi_awaddr[23] -pinAttr s_axi_awaddr[22] @name s_axi_awaddr[22] -pinAttr s_axi_awaddr[21] @name s_axi_awaddr[21] -pinAttr s_axi_awaddr[20] @name s_axi_awaddr[20] -pinAttr s_axi_awaddr[19] @name s_axi_awaddr[19] -pinAttr s_axi_awaddr[18] @name s_axi_awaddr[18] -pinAttr s_axi_awaddr[17] @name s_axi_awaddr[17] -pinAttr s_axi_awaddr[16] @name s_axi_awaddr[16] -pinAttr s_axi_awaddr[15] @name s_axi_awaddr[15] -pinAttr s_axi_awaddr[14] @name s_axi_awaddr[14] -pinAttr s_axi_awaddr[13] @name s_axi_awaddr[13] -pinAttr s_axi_awaddr[12] @name s_axi_awaddr[12] -pinAttr s_axi_awaddr[11] @name s_axi_awaddr[11] -pinAttr s_axi_awaddr[10] @name s_axi_awaddr[10] -pinAttr s_axi_awaddr[9] @name s_axi_awaddr[9] -pinAttr s_axi_awaddr[8] @name s_axi_awaddr[8] -pinAttr s_axi_awaddr[7] @name s_axi_awaddr[7] -pinAttr s_axi_awaddr[6] @name s_axi_awaddr[6] -pinAttr s_axi_awaddr[5] @name s_axi_awaddr[5] -pinAttr s_axi_awaddr[4] @name s_axi_awaddr[4] -pinAttr s_axi_awaddr[3] @name s_axi_awaddr[3] -pinAttr s_axi_awaddr[2] @name s_axi_awaddr[2] -pinAttr s_axi_awaddr[1] @name s_axi_awaddr[1] -pinAttr s_axi_awaddr[0] @name s_axi_awaddr[0] -pinBusAttr dest_addr @name dest_addr[31:0] -pinAttr dest_addr[31] @name dest_addr[31] -pinAttr dest_addr[30] @name dest_addr[30] -pinAttr dest_addr[29] @name dest_addr[29] -pinAttr dest_addr[28] @name dest_addr[28] -pinAttr dest_addr[27] @name dest_addr[27] -pinAttr dest_addr[26] @name dest_addr[26] -pinAttr dest_addr[25] @name dest_addr[25] -pinAttr dest_addr[24] @name dest_addr[24] -pinAttr dest_addr[23] @name dest_addr[23] -pinAttr dest_addr[22] @name dest_addr[22] -pinAttr dest_addr[21] @name dest_addr[21] -pinAttr dest_addr[20] @name dest_addr[20] -pinAttr dest_addr[19] @name dest_addr[19] -pinAttr dest_addr[18] @name dest_addr[18] -pinAttr dest_addr[17] @name dest_addr[17] -pinAttr dest_addr[16] @name dest_addr[16] -pinAttr dest_addr[15] @name dest_addr[15] -pinAttr dest_addr[14] @name dest_addr[14] -pinAttr dest_addr[13] @name dest_addr[13] -pinAttr dest_addr[12] @name dest_addr[12] -pinAttr dest_addr[11] @name dest_addr[11] -pinAttr dest_addr[10] @name dest_addr[10] -pinAttr dest_addr[9] @name dest_addr[9] -pinAttr dest_addr[8] @name dest_addr[8] -pinAttr dest_addr[7] @name dest_addr[7] -pinAttr dest_addr[6] @name dest_addr[6] -pinAttr dest_addr[5] @name dest_addr[5] -pinAttr dest_addr[4] @name dest_addr[4] -pinAttr dest_addr[3] @name dest_addr[3] -pinAttr dest_addr[2] @name dest_addr[2] -pinAttr dest_addr[1] @name dest_addr[1] -pinAttr dest_addr[0] @name dest_addr[0] -pinBusAttr transfer_len @name transfer_len[31:0] -pinAttr transfer_len[31] @name transfer_len[31] -pinAttr transfer_len[30] @name transfer_len[30] -pinAttr transfer_len[29] @name transfer_len[29] -pinAttr transfer_len[28] @name transfer_len[28] -pinAttr transfer_len[27] @name transfer_len[27] -pinAttr transfer_len[26] @name transfer_len[26] -pinAttr transfer_len[25] @name transfer_len[25] -pinAttr transfer_len[24] @name transfer_len[24] -pinAttr transfer_len[23] @name transfer_len[23] -pinAttr transfer_len[22] @name transfer_len[22] -pinAttr transfer_len[21] @name transfer_len[21] -pinAttr transfer_len[20] @name transfer_len[20] -pinAttr transfer_len[19] @name transfer_len[19] -pinAttr transfer_len[18] @name transfer_len[18] -pinAttr transfer_len[17] @name transfer_len[17] -pinAttr transfer_len[16] @name transfer_len[16] -pinAttr transfer_len[15] @name transfer_len[15] -pinAttr transfer_len[14] @name transfer_len[14] -pinAttr transfer_len[13] @name transfer_len[13] -pinAttr transfer_len[12] @name transfer_len[12] -pinAttr transfer_len[11] @name transfer_len[11] -pinAttr transfer_len[10] @name transfer_len[10] -pinAttr transfer_len[9] @name transfer_len[9] -pinAttr transfer_len[8] @name transfer_len[8] -pinAttr transfer_len[7] @name transfer_len[7] -pinAttr transfer_len[6] @name transfer_len[6] -pinAttr transfer_len[5] @name transfer_len[5] -pinAttr transfer_len[4] @name transfer_len[4] -pinAttr transfer_len[3] @name transfer_len[3] -pinAttr transfer_len[2] @name transfer_len[2] -pinAttr transfer_len[1] @name transfer_len[1] -pinAttr transfer_len[0] @name transfer_len[0] -hierPinAttr clk @name clk -hierPinAttr rst_n @name rst_n -hierPinAttr s_axi_awvalid @name s_axi_awvalid -hierPinAttr s_axi_wvalid @name s_axi_wvalid -hierPinAttr s_axi_arvalid @name s_axi_arvalid -hierPinAttr s_axi_awready @name s_axi_awready -hierPinAttr s_axi_wready @name s_axi_wready -hierPinAttr s_axi_bvalid @name s_axi_bvalid -hierPinAttr s_axi_arready @name s_axi_arready -hierPinAttr s_axi_rvalid @name s_axi_rvalid -hierPinAttr start_dma @name start_dma -hierPinBusAttr s_axi_wdata @name s_axi_wdata[31:0] -hierPinAttr s_axi_wdata[31] @name s_axi_wdata[31] -hierPinAttr s_axi_wdata[30] @name s_axi_wdata[30] -hierPinAttr s_axi_wdata[29] @name s_axi_wdata[29] -hierPinAttr s_axi_wdata[28] @name s_axi_wdata[28] -hierPinAttr s_axi_wdata[27] @name s_axi_wdata[27] -hierPinAttr s_axi_wdata[26] @name s_axi_wdata[26] -hierPinAttr s_axi_wdata[25] @name s_axi_wdata[25] -hierPinAttr s_axi_wdata[24] @name s_axi_wdata[24] -hierPinAttr s_axi_wdata[23] @name s_axi_wdata[23] -hierPinAttr s_axi_wdata[22] @name s_axi_wdata[22] -hierPinAttr s_axi_wdata[21] @name s_axi_wdata[21] -hierPinAttr s_axi_wdata[20] @name s_axi_wdata[20] -hierPinAttr s_axi_wdata[19] @name s_axi_wdata[19] -hierPinAttr s_axi_wdata[18] @name s_axi_wdata[18] -hierPinAttr s_axi_wdata[17] @name s_axi_wdata[17] -hierPinAttr s_axi_wdata[16] @name s_axi_wdata[16] -hierPinAttr s_axi_wdata[15] @name s_axi_wdata[15] -hierPinAttr s_axi_wdata[14] @name s_axi_wdata[14] -hierPinAttr s_axi_wdata[13] @name s_axi_wdata[13] -hierPinAttr s_axi_wdata[12] @name s_axi_wdata[12] -hierPinAttr s_axi_wdata[11] @name s_axi_wdata[11] -hierPinAttr s_axi_wdata[10] @name s_axi_wdata[10] -hierPinAttr s_axi_wdata[9] @name s_axi_wdata[9] -hierPinAttr s_axi_wdata[8] @name s_axi_wdata[8] -hierPinAttr s_axi_wdata[7] @name s_axi_wdata[7] -hierPinAttr s_axi_wdata[6] @name s_axi_wdata[6] -hierPinAttr s_axi_wdata[5] @name s_axi_wdata[5] -hierPinAttr s_axi_wdata[4] @name s_axi_wdata[4] -hierPinAttr s_axi_wdata[3] @name s_axi_wdata[3] -hierPinAttr s_axi_wdata[2] @name s_axi_wdata[2] -hierPinAttr s_axi_wdata[1] @name s_axi_wdata[1] -hierPinAttr s_axi_wdata[0] @name s_axi_wdata[0] -hierPinBusAttr s_axi_araddr @name s_axi_araddr[31:0] -hierPinAttr s_axi_araddr[31] @name s_axi_araddr[31] -hierPinAttr s_axi_araddr[30] @name s_axi_araddr[30] -hierPinAttr s_axi_araddr[29] @name s_axi_araddr[29] -hierPinAttr s_axi_araddr[28] @name s_axi_araddr[28] -hierPinAttr s_axi_araddr[27] @name s_axi_araddr[27] -hierPinAttr s_axi_araddr[26] @name s_axi_araddr[26] -hierPinAttr s_axi_araddr[25] @name s_axi_araddr[25] -hierPinAttr s_axi_araddr[24] @name s_axi_araddr[24] -hierPinAttr s_axi_araddr[23] @name s_axi_araddr[23] -hierPinAttr s_axi_araddr[22] @name s_axi_araddr[22] -hierPinAttr s_axi_araddr[21] @name s_axi_araddr[21] -hierPinAttr s_axi_araddr[20] @name s_axi_araddr[20] -hierPinAttr s_axi_araddr[19] @name s_axi_araddr[19] -hierPinAttr s_axi_araddr[18] @name s_axi_araddr[18] -hierPinAttr s_axi_araddr[17] @name s_axi_araddr[17] -hierPinAttr s_axi_araddr[16] @name s_axi_araddr[16] -hierPinAttr s_axi_araddr[15] @name s_axi_araddr[15] -hierPinAttr s_axi_araddr[14] @name s_axi_araddr[14] -hierPinAttr s_axi_araddr[13] @name s_axi_araddr[13] -hierPinAttr s_axi_araddr[12] @name s_axi_araddr[12] -hierPinAttr s_axi_araddr[11] @name s_axi_araddr[11] -hierPinAttr s_axi_araddr[10] @name s_axi_araddr[10] -hierPinAttr s_axi_araddr[9] @name s_axi_araddr[9] -hierPinAttr s_axi_araddr[8] @name s_axi_araddr[8] -hierPinAttr s_axi_araddr[7] @name s_axi_araddr[7] -hierPinAttr s_axi_araddr[6] @name s_axi_araddr[6] -hierPinAttr s_axi_araddr[5] @name s_axi_araddr[5] -hierPinAttr s_axi_araddr[4] @name s_axi_araddr[4] -hierPinAttr s_axi_araddr[3] @name s_axi_araddr[3] -hierPinAttr s_axi_araddr[2] @name s_axi_araddr[2] -hierPinAttr s_axi_araddr[1] @name s_axi_araddr[1] -hierPinAttr s_axi_araddr[0] @name s_axi_araddr[0] -hierPinBusAttr src_addr @name src_addr[31:0] -hierPinAttr src_addr[31] @name src_addr[31] -hierPinAttr src_addr[30] @name src_addr[30] -hierPinAttr src_addr[29] @name src_addr[29] -hierPinAttr src_addr[28] @name src_addr[28] -hierPinAttr src_addr[27] @name src_addr[27] -hierPinAttr src_addr[26] @name src_addr[26] -hierPinAttr src_addr[25] @name src_addr[25] -hierPinAttr src_addr[24] @name src_addr[24] -hierPinAttr src_addr[23] @name src_addr[23] -hierPinAttr src_addr[22] @name src_addr[22] -hierPinAttr src_addr[21] @name src_addr[21] -hierPinAttr src_addr[20] @name src_addr[20] -hierPinAttr src_addr[19] @name src_addr[19] -hierPinAttr src_addr[18] @name src_addr[18] -hierPinAttr src_addr[17] @name src_addr[17] -hierPinAttr src_addr[16] @name src_addr[16] -hierPinAttr src_addr[15] @name src_addr[15] -hierPinAttr src_addr[14] @name src_addr[14] -hierPinAttr src_addr[13] @name src_addr[13] -hierPinAttr src_addr[12] @name src_addr[12] -hierPinAttr src_addr[11] @name src_addr[11] -hierPinAttr src_addr[10] @name src_addr[10] -hierPinAttr src_addr[9] @name src_addr[9] -hierPinAttr src_addr[8] @name src_addr[8] -hierPinAttr src_addr[7] @name src_addr[7] -hierPinAttr src_addr[6] @name src_addr[6] -hierPinAttr src_addr[5] @name src_addr[5] -hierPinAttr src_addr[4] @name src_addr[4] -hierPinAttr src_addr[3] @name src_addr[3] -hierPinAttr src_addr[2] @name src_addr[2] -hierPinAttr src_addr[1] @name src_addr[1] -hierPinAttr src_addr[0] @name src_addr[0] -hierPinBusAttr s_axi_rdata @name s_axi_rdata[31:0] -hierPinAttr s_axi_rdata[31] @name s_axi_rdata[31] -hierPinAttr s_axi_rdata[30] @name s_axi_rdata[30] -hierPinAttr s_axi_rdata[29] @name s_axi_rdata[29] -hierPinAttr s_axi_rdata[28] @name s_axi_rdata[28] -hierPinAttr s_axi_rdata[27] @name s_axi_rdata[27] -hierPinAttr s_axi_rdata[26] @name s_axi_rdata[26] -hierPinAttr s_axi_rdata[25] @name s_axi_rdata[25] -hierPinAttr s_axi_rdata[24] @name s_axi_rdata[24] -hierPinAttr s_axi_rdata[23] @name s_axi_rdata[23] -hierPinAttr s_axi_rdata[22] @name s_axi_rdata[22] -hierPinAttr s_axi_rdata[21] @name s_axi_rdata[21] -hierPinAttr s_axi_rdata[20] @name s_axi_rdata[20] -hierPinAttr s_axi_rdata[19] @name s_axi_rdata[19] -hierPinAttr s_axi_rdata[18] @name s_axi_rdata[18] -hierPinAttr s_axi_rdata[17] @name s_axi_rdata[17] -hierPinAttr s_axi_rdata[16] @name s_axi_rdata[16] -hierPinAttr s_axi_rdata[15] @name s_axi_rdata[15] -hierPinAttr s_axi_rdata[14] @name s_axi_rdata[14] -hierPinAttr s_axi_rdata[13] @name s_axi_rdata[13] -hierPinAttr s_axi_rdata[12] @name s_axi_rdata[12] -hierPinAttr s_axi_rdata[11] @name s_axi_rdata[11] -hierPinAttr s_axi_rdata[10] @name s_axi_rdata[10] -hierPinAttr s_axi_rdata[9] @name s_axi_rdata[9] -hierPinAttr s_axi_rdata[8] @name s_axi_rdata[8] -hierPinAttr s_axi_rdata[7] @name s_axi_rdata[7] -hierPinAttr s_axi_rdata[6] @name s_axi_rdata[6] -hierPinAttr s_axi_rdata[5] @name s_axi_rdata[5] -hierPinAttr s_axi_rdata[4] @name s_axi_rdata[4] -hierPinAttr s_axi_rdata[3] @name s_axi_rdata[3] -hierPinAttr s_axi_rdata[2] @name s_axi_rdata[2] -hierPinAttr s_axi_rdata[1] @name s_axi_rdata[1] -hierPinAttr s_axi_rdata[0] @name s_axi_rdata[0] -hierPinBusAttr s_axi_awaddr @name s_axi_awaddr[31:0] -hierPinAttr s_axi_awaddr[31] @name s_axi_awaddr[31] -hierPinAttr s_axi_awaddr[30] @name s_axi_awaddr[30] -hierPinAttr s_axi_awaddr[29] @name s_axi_awaddr[29] -hierPinAttr s_axi_awaddr[28] @name s_axi_awaddr[28] -hierPinAttr s_axi_awaddr[27] @name s_axi_awaddr[27] -hierPinAttr s_axi_awaddr[26] @name s_axi_awaddr[26] -hierPinAttr s_axi_awaddr[25] @name s_axi_awaddr[25] -hierPinAttr s_axi_awaddr[24] @name s_axi_awaddr[24] -hierPinAttr s_axi_awaddr[23] @name s_axi_awaddr[23] -hierPinAttr s_axi_awaddr[22] @name s_axi_awaddr[22] -hierPinAttr s_axi_awaddr[21] @name s_axi_awaddr[21] -hierPinAttr s_axi_awaddr[20] @name s_axi_awaddr[20] -hierPinAttr s_axi_awaddr[19] @name s_axi_awaddr[19] -hierPinAttr s_axi_awaddr[18] @name s_axi_awaddr[18] -hierPinAttr s_axi_awaddr[17] @name s_axi_awaddr[17] -hierPinAttr s_axi_awaddr[16] @name s_axi_awaddr[16] -hierPinAttr s_axi_awaddr[15] @name s_axi_awaddr[15] -hierPinAttr s_axi_awaddr[14] @name s_axi_awaddr[14] -hierPinAttr s_axi_awaddr[13] @name s_axi_awaddr[13] -hierPinAttr s_axi_awaddr[12] @name s_axi_awaddr[12] -hierPinAttr s_axi_awaddr[11] @name s_axi_awaddr[11] -hierPinAttr s_axi_awaddr[10] @name s_axi_awaddr[10] -hierPinAttr s_axi_awaddr[9] @name s_axi_awaddr[9] -hierPinAttr s_axi_awaddr[8] @name s_axi_awaddr[8] -hierPinAttr s_axi_awaddr[7] @name s_axi_awaddr[7] -hierPinAttr s_axi_awaddr[6] @name s_axi_awaddr[6] -hierPinAttr s_axi_awaddr[5] @name s_axi_awaddr[5] -hierPinAttr s_axi_awaddr[4] @name s_axi_awaddr[4] -hierPinAttr s_axi_awaddr[3] @name s_axi_awaddr[3] -hierPinAttr s_axi_awaddr[2] @name s_axi_awaddr[2] -hierPinAttr s_axi_awaddr[1] @name s_axi_awaddr[1] -hierPinAttr s_axi_awaddr[0] @name s_axi_awaddr[0] -hierPinBusAttr dest_addr @name dest_addr[31:0] -hierPinAttr dest_addr[31] @name dest_addr[31] -hierPinAttr dest_addr[30] @name dest_addr[30] -hierPinAttr dest_addr[29] @name dest_addr[29] -hierPinAttr dest_addr[28] @name dest_addr[28] -hierPinAttr dest_addr[27] @name dest_addr[27] -hierPinAttr dest_addr[26] @name dest_addr[26] -hierPinAttr dest_addr[25] @name dest_addr[25] -hierPinAttr dest_addr[24] @name dest_addr[24] -hierPinAttr dest_addr[23] @name dest_addr[23] -hierPinAttr dest_addr[22] @name dest_addr[22] -hierPinAttr dest_addr[21] @name dest_addr[21] -hierPinAttr dest_addr[20] @name dest_addr[20] -hierPinAttr dest_addr[19] @name dest_addr[19] -hierPinAttr dest_addr[18] @name dest_addr[18] -hierPinAttr dest_addr[17] @name dest_addr[17] -hierPinAttr dest_addr[16] @name dest_addr[16] -hierPinAttr dest_addr[15] @name dest_addr[15] -hierPinAttr dest_addr[14] @name dest_addr[14] -hierPinAttr dest_addr[13] @name dest_addr[13] -hierPinAttr dest_addr[12] @name dest_addr[12] -hierPinAttr dest_addr[11] @name dest_addr[11] -hierPinAttr dest_addr[10] @name dest_addr[10] -hierPinAttr dest_addr[9] @name dest_addr[9] -hierPinAttr dest_addr[8] @name dest_addr[8] -hierPinAttr dest_addr[7] @name dest_addr[7] -hierPinAttr dest_addr[6] @name dest_addr[6] -hierPinAttr dest_addr[5] @name dest_addr[5] -hierPinAttr dest_addr[4] @name dest_addr[4] -hierPinAttr dest_addr[3] @name dest_addr[3] -hierPinAttr dest_addr[2] @name dest_addr[2] -hierPinAttr dest_addr[1] @name dest_addr[1] -hierPinAttr dest_addr[0] @name dest_addr[0] -hierPinBusAttr transfer_len @name transfer_len[31:0] -hierPinAttr transfer_len[31] @name transfer_len[31] -hierPinAttr transfer_len[30] @name transfer_len[30] -hierPinAttr transfer_len[29] @name transfer_len[29] -hierPinAttr transfer_len[28] @name transfer_len[28] -hierPinAttr transfer_len[27] @name transfer_len[27] -hierPinAttr transfer_len[26] @name transfer_len[26] -hierPinAttr transfer_len[25] @name transfer_len[25] -hierPinAttr transfer_len[24] @name transfer_len[24] -hierPinAttr transfer_len[23] @name transfer_len[23] -hierPinAttr transfer_len[22] @name transfer_len[22] -hierPinAttr transfer_len[21] @name transfer_len[21] -hierPinAttr transfer_len[20] @name transfer_len[20] -hierPinAttr transfer_len[19] @name transfer_len[19] -hierPinAttr transfer_len[18] @name transfer_len[18] -hierPinAttr transfer_len[17] @name transfer_len[17] -hierPinAttr transfer_len[16] @name transfer_len[16] -hierPinAttr transfer_len[15] @name transfer_len[15] -hierPinAttr transfer_len[14] @name transfer_len[14] -hierPinAttr transfer_len[13] @name transfer_len[13] -hierPinAttr transfer_len[12] @name transfer_len[12] -hierPinAttr transfer_len[11] @name transfer_len[11] -hierPinAttr transfer_len[10] @name transfer_len[10] -hierPinAttr transfer_len[9] @name transfer_len[9] -hierPinAttr transfer_len[8] @name transfer_len[8] -hierPinAttr transfer_len[7] @name transfer_len[7] -hierPinAttr transfer_len[6] @name transfer_len[6] -hierPinAttr transfer_len[5] @name transfer_len[5] -hierPinAttr transfer_len[4] @name transfer_len[4] -hierPinAttr transfer_len[3] @name transfer_len[3] -hierPinAttr transfer_len[2] @name transfer_len[2] -hierPinAttr transfer_len[1] @name transfer_len[1] -hierPinAttr transfer_len[0] @name transfer_len[0] -pg 1 -lvl 6 -x 1070 -y 460
load inst LessThan_0 soc_top|LessThan_0 {} -attr @name LessThan_0 -attr @cell {} -pinAttr o @name o -pinAttr cin @name cin -pinAttr cin @vconn 1'h0 -pinBusAttr b @name b[15:0] -pinBusAttr b @vconn 16'h32 -pinAttr b[15] @name b[15] -pinAttr b[14] @name b[14] -pinAttr b[13] @name b[13] -pinAttr b[12] @name b[12] -pinAttr b[11] @name b[11] -pinAttr b[10] @name b[10] -pinAttr b[9] @name b[9] -pinAttr b[8] @name b[8] -pinAttr b[7] @name b[7] -pinAttr b[6] @name b[6] -pinAttr b[5] @name b[5] -pinAttr b[4] @name b[4] -pinAttr b[3] @name b[3] -pinAttr b[2] @name b[2] -pinAttr b[1] @name b[1] -pinAttr b[0] @name b[0] -pinBusAttr a @name a[15:0] -pinAttr a[15] @name a[15] -pinAttr a[14] @name a[14] -pinAttr a[13] @name a[13] -pinAttr a[12] @name a[12] -pinAttr a[11] @name a[11] -pinAttr a[10] @name a[10] -pinAttr a[9] @name a[9] -pinAttr a[8] @name a[8] -pinAttr a[7] @name a[7] -pinAttr a[6] @name a[6] -pinAttr a[5] @name a[5] -pinAttr a[4] @name a[4] -pinAttr a[3] @name a[3] -pinAttr a[2] @name a[2] -pinAttr a[1] @name a[1] -pinAttr a[0] @name a[0] -pg 1 -lvl 5 -x 820 -y 330
load inst LessThan_1 soc_top|LessThan_1 {} -attr @name LessThan_1 -attr @cell {} -pinAttr o @name o -pinAttr cin @name cin -pinAttr cin @vconn 1'h0 -pinBusAttr b @name b[15:0] -pinBusAttr b @vconn 16'hc8 -pinAttr b[15] @name b[15] -pinAttr b[14] @name b[14] -pinAttr b[13] @name b[13] -pinAttr b[12] @name b[12] -pinAttr b[11] @name b[11] -pinAttr b[10] @name b[10] -pinAttr b[9] @name b[9] -pinAttr b[8] @name b[8] -pinAttr b[7] @name b[7] -pinAttr b[6] @name b[6] -pinAttr b[5] @name b[5] -pinAttr b[4] @name b[4] -pinAttr b[3] @name b[3] -pinAttr b[2] @name b[2] -pinAttr b[1] @name b[1] -pinAttr b[0] @name b[0] -pinBusAttr a @name a[15:0] -pinAttr a[15] @name a[15] -pinAttr a[14] @name a[14] -pinAttr a[13] @name a[13] -pinAttr a[12] @name a[12] -pinAttr a[11] @name a[11] -pinAttr a[10] @name a[10] -pinAttr a[9] @name a[9] -pinAttr a[8] @name a[8] -pinAttr a[7] @name a[7] -pinAttr a[6] @name a[6] -pinAttr a[5] @name a[5] -pinAttr a[4] @name a[4] -pinAttr a[3] @name a[3] -pinAttr a[2] @name a[2] -pinAttr a[1] @name a[1] -pinAttr a[0] @name a[0] -pg 1 -lvl 6 -x 1070 -y 210
load inst add_0 soc_top|add_0 {} -attr @name add_0 -attr @cell {} -pinAttr cin @name cin -pinAttr cin @vconn 1'h0 -pinBusAttr a @name a[15:0] -pinAttr a[15] @name a[15] -pinAttr a[14] @name a[14] -pinAttr a[13] @name a[13] -pinAttr a[12] @name a[12] -pinAttr a[11] @name a[11] -pinAttr a[10] @name a[10] -pinAttr a[9] @name a[9] -pinAttr a[8] @name a[8] -pinAttr a[7] @name a[7] -pinAttr a[6] @name a[6] -pinAttr a[5] @name a[5] -pinAttr a[4] @name a[4] -pinAttr a[3] @name a[3] -pinAttr a[2] @name a[2] -pinAttr a[1] @name a[1] -pinAttr a[0] @name a[0] -pinBusAttr b @name b[15:0] -pinBusAttr b @vconn 16'h1 -pinAttr b[15] @name b[15] -pinAttr b[14] @name b[14] -pinAttr b[13] @name b[13] -pinAttr b[12] @name b[12] -pinAttr b[11] @name b[11] -pinAttr b[10] @name b[10] -pinAttr b[9] @name b[9] -pinAttr b[8] @name b[8] -pinAttr b[7] @name b[7] -pinAttr b[6] @name b[6] -pinAttr b[5] @name b[5] -pinAttr b[4] @name b[4] -pinAttr b[3] @name b[3] -pinAttr b[2] @name b[2] -pinAttr b[1] @name b[1] -pinAttr b[0] @name b[0] -pinBusAttr o @name o[15:0] -pinAttr o[15] @name o[15] -pinAttr o[14] @name o[14] -pinAttr o[13] @name o[13] -pinAttr o[12] @name o[12] -pinAttr o[11] @name o[11] -pinAttr o[10] @name o[10] -pinAttr o[9] @name o[9] -pinAttr o[8] @name o[8] -pinAttr o[7] @name o[7] -pinAttr o[6] @name o[6] -pinAttr o[5] @name o[5] -pinAttr o[4] @name o[4] -pinAttr o[3] @name o[3] -pinAttr o[2] @name o[2] -pinAttr o[1] @name o[1] -pinAttr o[0] @name o[0] -pg 1 -lvl 1 -x 110 -y 410
load inst u_dma dma_core {} -autohide -attr @name u_dma -attr @cell dma_core -pinAttr clk @name clk -pinAttr rst_n @name rst_n -pinAttr clk_en @name clk_en -pinAttr power_on @name power_on -pinAttr start_dma @name start_dma -pinAttr dma_done @name dma_done -pinAttr axi_arvalid @name axi_arvalid -pinAttr axi_arready @name axi_arready -pinAttr axi_rvalid @name axi_rvalid -pinAttr axi_rready @name axi_rready -pinAttr axi_awvalid @name axi_awvalid -pinAttr axi_awready @name axi_awready -pinAttr axi_wvalid @name axi_wvalid -pinAttr axi_wready @name axi_wready -pinAttr axi_bvalid @name axi_bvalid -pinAttr axi_bready @name axi_bready -pinBusAttr src_addr @name src_addr[31:0] -pinAttr src_addr[31] @name src_addr[31] -pinAttr src_addr[30] @name src_addr[30] -pinAttr src_addr[29] @name src_addr[29] -pinAttr src_addr[28] @name src_addr[28] -pinAttr src_addr[27] @name src_addr[27] -pinAttr src_addr[26] @name src_addr[26] -pinAttr src_addr[25] @name src_addr[25] -pinAttr src_addr[24] @name src_addr[24] -pinAttr src_addr[23] @name src_addr[23] -pinAttr src_addr[22] @name src_addr[22] -pinAttr src_addr[21] @name src_addr[21] -pinAttr src_addr[20] @name src_addr[20] -pinAttr src_addr[19] @name src_addr[19] -pinAttr src_addr[18] @name src_addr[18] -pinAttr src_addr[17] @name src_addr[17] -pinAttr src_addr[16] @name src_addr[16] -pinAttr src_addr[15] @name src_addr[15] -pinAttr src_addr[14] @name src_addr[14] -pinAttr src_addr[13] @name src_addr[13] -pinAttr src_addr[12] @name src_addr[12] -pinAttr src_addr[11] @name src_addr[11] -pinAttr src_addr[10] @name src_addr[10] -pinAttr src_addr[9] @name src_addr[9] -pinAttr src_addr[8] @name src_addr[8] -pinAttr src_addr[7] @name src_addr[7] -pinAttr src_addr[6] @name src_addr[6] -pinAttr src_addr[5] @name src_addr[5] -pinAttr src_addr[4] @name src_addr[4] -pinAttr src_addr[3] @name src_addr[3] -pinAttr src_addr[2] @name src_addr[2] -pinAttr src_addr[1] @name src_addr[1] -pinAttr src_addr[0] @name src_addr[0] -pinBusAttr axi_rdata @name axi_rdata[31:0] -pinAttr axi_rdata[31] @name axi_rdata[31] -pinAttr axi_rdata[30] @name axi_rdata[30] -pinAttr axi_rdata[29] @name axi_rdata[29] -pinAttr axi_rdata[28] @name axi_rdata[28] -pinAttr axi_rdata[27] @name axi_rdata[27] -pinAttr axi_rdata[26] @name axi_rdata[26] -pinAttr axi_rdata[25] @name axi_rdata[25] -pinAttr axi_rdata[24] @name axi_rdata[24] -pinAttr axi_rdata[23] @name axi_rdata[23] -pinAttr axi_rdata[22] @name axi_rdata[22] -pinAttr axi_rdata[21] @name axi_rdata[21] -pinAttr axi_rdata[20] @name axi_rdata[20] -pinAttr axi_rdata[19] @name axi_rdata[19] -pinAttr axi_rdata[18] @name axi_rdata[18] -pinAttr axi_rdata[17] @name axi_rdata[17] -pinAttr axi_rdata[16] @name axi_rdata[16] -pinAttr axi_rdata[15] @name axi_rdata[15] -pinAttr axi_rdata[14] @name axi_rdata[14] -pinAttr axi_rdata[13] @name axi_rdata[13] -pinAttr axi_rdata[12] @name axi_rdata[12] -pinAttr axi_rdata[11] @name axi_rdata[11] -pinAttr axi_rdata[10] @name axi_rdata[10] -pinAttr axi_rdata[9] @name axi_rdata[9] -pinAttr axi_rdata[8] @name axi_rdata[8] -pinAttr axi_rdata[7] @name axi_rdata[7] -pinAttr axi_rdata[6] @name axi_rdata[6] -pinAttr axi_rdata[5] @name axi_rdata[5] -pinAttr axi_rdata[4] @name axi_rdata[4] -pinAttr axi_rdata[3] @name axi_rdata[3] -pinAttr axi_rdata[2] @name axi_rdata[2] -pinAttr axi_rdata[1] @name axi_rdata[1] -pinAttr axi_rdata[0] @name axi_rdata[0] -pinBusAttr axi_araddr @name axi_araddr[31:0] -pinAttr axi_araddr[31] @name axi_araddr[31] -pinAttr axi_araddr[30] @name axi_araddr[30] -pinAttr axi_araddr[29] @name axi_araddr[29] -pinAttr axi_araddr[28] @name axi_araddr[28] -pinAttr axi_araddr[27] @name axi_araddr[27] -pinAttr axi_araddr[26] @name axi_araddr[26] -pinAttr axi_araddr[25] @name axi_araddr[25] -pinAttr axi_araddr[24] @name axi_araddr[24] -pinAttr axi_araddr[23] @name axi_araddr[23] -pinAttr axi_araddr[22] @name axi_araddr[22] -pinAttr axi_araddr[21] @name axi_araddr[21] -pinAttr axi_araddr[20] @name axi_araddr[20] -pinAttr axi_araddr[19] @name axi_araddr[19] -pinAttr axi_araddr[18] @name axi_araddr[18] -pinAttr axi_araddr[17] @name axi_araddr[17] -pinAttr axi_araddr[16] @name axi_araddr[16] -pinAttr axi_araddr[15] @name axi_araddr[15] -pinAttr axi_araddr[14] @name axi_araddr[14] -pinAttr axi_araddr[13] @name axi_araddr[13] -pinAttr axi_araddr[12] @name axi_araddr[12] -pinAttr axi_araddr[11] @name axi_araddr[11] -pinAttr axi_araddr[10] @name axi_araddr[10] -pinAttr axi_araddr[9] @name axi_araddr[9] -pinAttr axi_araddr[8] @name axi_araddr[8] -pinAttr axi_araddr[7] @name axi_araddr[7] -pinAttr axi_araddr[6] @name axi_araddr[6] -pinAttr axi_araddr[5] @name axi_araddr[5] -pinAttr axi_araddr[4] @name axi_araddr[4] -pinAttr axi_araddr[3] @name axi_araddr[3] -pinAttr axi_araddr[2] @name axi_araddr[2] -pinAttr axi_araddr[1] @name axi_araddr[1] -pinAttr axi_araddr[0] @name axi_araddr[0] -pinBusAttr axi_wdata @name axi_wdata[31:0] -pinAttr axi_wdata[31] @name axi_wdata[31] -pinAttr axi_wdata[30] @name axi_wdata[30] -pinAttr axi_wdata[29] @name axi_wdata[29] -pinAttr axi_wdata[28] @name axi_wdata[28] -pinAttr axi_wdata[27] @name axi_wdata[27] -pinAttr axi_wdata[26] @name axi_wdata[26] -pinAttr axi_wdata[25] @name axi_wdata[25] -pinAttr axi_wdata[24] @name axi_wdata[24] -pinAttr axi_wdata[23] @name axi_wdata[23] -pinAttr axi_wdata[22] @name axi_wdata[22] -pinAttr axi_wdata[21] @name axi_wdata[21] -pinAttr axi_wdata[20] @name axi_wdata[20] -pinAttr axi_wdata[19] @name axi_wdata[19] -pinAttr axi_wdata[18] @name axi_wdata[18] -pinAttr axi_wdata[17] @name axi_wdata[17] -pinAttr axi_wdata[16] @name axi_wdata[16] -pinAttr axi_wdata[15] @name axi_wdata[15] -pinAttr axi_wdata[14] @name axi_wdata[14] -pinAttr axi_wdata[13] @name axi_wdata[13] -pinAttr axi_wdata[12] @name axi_wdata[12] -pinAttr axi_wdata[11] @name axi_wdata[11] -pinAttr axi_wdata[10] @name axi_wdata[10] -pinAttr axi_wdata[9] @name axi_wdata[9] -pinAttr axi_wdata[8] @name axi_wdata[8] -pinAttr axi_wdata[7] @name axi_wdata[7] -pinAttr axi_wdata[6] @name axi_wdata[6] -pinAttr axi_wdata[5] @name axi_wdata[5] -pinAttr axi_wdata[4] @name axi_wdata[4] -pinAttr axi_wdata[3] @name axi_wdata[3] -pinAttr axi_wdata[2] @name axi_wdata[2] -pinAttr axi_wdata[1] @name axi_wdata[1] -pinAttr axi_wdata[0] @name axi_wdata[0] -pinBusAttr axi_awaddr @name axi_awaddr[31:0] -pinAttr axi_awaddr[31] @name axi_awaddr[31] -pinAttr axi_awaddr[30] @name axi_awaddr[30] -pinAttr axi_awaddr[29] @name axi_awaddr[29] -pinAttr axi_awaddr[28] @name axi_awaddr[28] -pinAttr axi_awaddr[27] @name axi_awaddr[27] -pinAttr axi_awaddr[26] @name axi_awaddr[26] -pinAttr axi_awaddr[25] @name axi_awaddr[25] -pinAttr axi_awaddr[24] @name axi_awaddr[24] -pinAttr axi_awaddr[23] @name axi_awaddr[23] -pinAttr axi_awaddr[22] @name axi_awaddr[22] -pinAttr axi_awaddr[21] @name axi_awaddr[21] -pinAttr axi_awaddr[20] @name axi_awaddr[20] -pinAttr axi_awaddr[19] @name axi_awaddr[19] -pinAttr axi_awaddr[18] @name axi_awaddr[18] -pinAttr axi_awaddr[17] @name axi_awaddr[17] -pinAttr axi_awaddr[16] @name axi_awaddr[16] -pinAttr axi_awaddr[15] @name axi_awaddr[15] -pinAttr axi_awaddr[14] @name axi_awaddr[14] -pinAttr axi_awaddr[13] @name axi_awaddr[13] -pinAttr axi_awaddr[12] @name axi_awaddr[12] -pinAttr axi_awaddr[11] @name axi_awaddr[11] -pinAttr axi_awaddr[10] @name axi_awaddr[10] -pinAttr axi_awaddr[9] @name axi_awaddr[9] -pinAttr axi_awaddr[8] @name axi_awaddr[8] -pinAttr axi_awaddr[7] @name axi_awaddr[7] -pinAttr axi_awaddr[6] @name axi_awaddr[6] -pinAttr axi_awaddr[5] @name axi_awaddr[5] -pinAttr axi_awaddr[4] @name axi_awaddr[4] -pinAttr axi_awaddr[3] @name axi_awaddr[3] -pinAttr axi_awaddr[2] @name axi_awaddr[2] -pinAttr axi_awaddr[1] @name axi_awaddr[1] -pinAttr axi_awaddr[0] @name axi_awaddr[0] -pinBusAttr transfer_len @name transfer_len[31:0] -pinAttr transfer_len[31] @name transfer_len[31] -pinAttr transfer_len[30] @name transfer_len[30] -pinAttr transfer_len[29] @name transfer_len[29] -pinAttr transfer_len[28] @name transfer_len[28] -pinAttr transfer_len[27] @name transfer_len[27] -pinAttr transfer_len[26] @name transfer_len[26] -pinAttr transfer_len[25] @name transfer_len[25] -pinAttr transfer_len[24] @name transfer_len[24] -pinAttr transfer_len[23] @name transfer_len[23] -pinAttr transfer_len[22] @name transfer_len[22] -pinAttr transfer_len[21] @name transfer_len[21] -pinAttr transfer_len[20] @name transfer_len[20] -pinAttr transfer_len[19] @name transfer_len[19] -pinAttr transfer_len[18] @name transfer_len[18] -pinAttr transfer_len[17] @name transfer_len[17] -pinAttr transfer_len[16] @name transfer_len[16] -pinAttr transfer_len[15] @name transfer_len[15] -pinAttr transfer_len[14] @name transfer_len[14] -pinAttr transfer_len[13] @name transfer_len[13] -pinAttr transfer_len[12] @name transfer_len[12] -pinAttr transfer_len[11] @name transfer_len[11] -pinAttr transfer_len[10] @name transfer_len[10] -pinAttr transfer_len[9] @name transfer_len[9] -pinAttr transfer_len[8] @name transfer_len[8] -pinAttr transfer_len[7] @name transfer_len[7] -pinAttr transfer_len[6] @name transfer_len[6] -pinAttr transfer_len[5] @name transfer_len[5] -pinAttr transfer_len[4] @name transfer_len[4] -pinAttr transfer_len[3] @name transfer_len[3] -pinAttr transfer_len[2] @name transfer_len[2] -pinAttr transfer_len[1] @name transfer_len[1] -pinAttr transfer_len[0] @name transfer_len[0] -pinBusAttr dest_addr @name dest_addr[31:0] -pinAttr dest_addr[31] @name dest_addr[31] -pinAttr dest_addr[30] @name dest_addr[30] -pinAttr dest_addr[29] @name dest_addr[29] -pinAttr dest_addr[28] @name dest_addr[28] -pinAttr dest_addr[27] @name dest_addr[27] -pinAttr dest_addr[26] @name dest_addr[26] -pinAttr dest_addr[25] @name dest_addr[25] -pinAttr dest_addr[24] @name dest_addr[24] -pinAttr dest_addr[23] @name dest_addr[23] -pinAttr dest_addr[22] @name dest_addr[22] -pinAttr dest_addr[21] @name dest_addr[21] -pinAttr dest_addr[20] @name dest_addr[20] -pinAttr dest_addr[19] @name dest_addr[19] -pinAttr dest_addr[18] @name dest_addr[18] -pinAttr dest_addr[17] @name dest_addr[17] -pinAttr dest_addr[16] @name dest_addr[16] -pinAttr dest_addr[15] @name dest_addr[15] -pinAttr dest_addr[14] @name dest_addr[14] -pinAttr dest_addr[13] @name dest_addr[13] -pinAttr dest_addr[12] @name dest_addr[12] -pinAttr dest_addr[11] @name dest_addr[11] -pinAttr dest_addr[10] @name dest_addr[10] -pinAttr dest_addr[9] @name dest_addr[9] -pinAttr dest_addr[8] @name dest_addr[8] -pinAttr dest_addr[7] @name dest_addr[7] -pinAttr dest_addr[6] @name dest_addr[6] -pinAttr dest_addr[5] @name dest_addr[5] -pinAttr dest_addr[4] @name dest_addr[4] -pinAttr dest_addr[3] @name dest_addr[3] -pinAttr dest_addr[2] @name dest_addr[2] -pinAttr dest_addr[1] @name dest_addr[1] -pinAttr dest_addr[0] @name dest_addr[0] -hierPinAttr clk @name clk -hierPinAttr rst_n @name rst_n -hierPinAttr clk_en @name clk_en -hierPinAttr power_on @name power_on -hierPinAttr start_dma @name start_dma -hierPinAttr dma_done @name dma_done -hierPinAttr axi_arvalid @name axi_arvalid -hierPinAttr axi_arready @name axi_arready -hierPinAttr axi_rvalid @name axi_rvalid -hierPinAttr axi_rready @name axi_rready -hierPinAttr axi_awvalid @name axi_awvalid -hierPinAttr axi_awready @name axi_awready -hierPinAttr axi_wvalid @name axi_wvalid -hierPinAttr axi_wready @name axi_wready -hierPinAttr axi_bvalid @name axi_bvalid -hierPinAttr axi_bready @name axi_bready -hierPinBusAttr src_addr @name src_addr[31:0] -hierPinAttr src_addr[31] @name src_addr[31] -hierPinAttr src_addr[30] @name src_addr[30] -hierPinAttr src_addr[29] @name src_addr[29] -hierPinAttr src_addr[28] @name src_addr[28] -hierPinAttr src_addr[27] @name src_addr[27] -hierPinAttr src_addr[26] @name src_addr[26] -hierPinAttr src_addr[25] @name src_addr[25] -hierPinAttr src_addr[24] @name src_addr[24] -hierPinAttr src_addr[23] @name src_addr[23] -hierPinAttr src_addr[22] @name src_addr[22] -hierPinAttr src_addr[21] @name src_addr[21] -hierPinAttr src_addr[20] @name src_addr[20] -hierPinAttr src_addr[19] @name src_addr[19] -hierPinAttr src_addr[18] @name src_addr[18] -hierPinAttr src_addr[17] @name src_addr[17] -hierPinAttr src_addr[16] @name src_addr[16] -hierPinAttr src_addr[15] @name src_addr[15] -hierPinAttr src_addr[14] @name src_addr[14] -hierPinAttr src_addr[13] @name src_addr[13] -hierPinAttr src_addr[12] @name src_addr[12] -hierPinAttr src_addr[11] @name src_addr[11] -hierPinAttr src_addr[10] @name src_addr[10] -hierPinAttr src_addr[9] @name src_addr[9] -hierPinAttr src_addr[8] @name src_addr[8] -hierPinAttr src_addr[7] @name src_addr[7] -hierPinAttr src_addr[6] @name src_addr[6] -hierPinAttr src_addr[5] @name src_addr[5] -hierPinAttr src_addr[4] @name src_addr[4] -hierPinAttr src_addr[3] @name src_addr[3] -hierPinAttr src_addr[2] @name src_addr[2] -hierPinAttr src_addr[1] @name src_addr[1] -hierPinAttr src_addr[0] @name src_addr[0] -hierPinBusAttr axi_rdata @name axi_rdata[31:0] -hierPinAttr axi_rdata[31] @name axi_rdata[31] -hierPinAttr axi_rdata[30] @name axi_rdata[30] -hierPinAttr axi_rdata[29] @name axi_rdata[29] -hierPinAttr axi_rdata[28] @name axi_rdata[28] -hierPinAttr axi_rdata[27] @name axi_rdata[27] -hierPinAttr axi_rdata[26] @name axi_rdata[26] -hierPinAttr axi_rdata[25] @name axi_rdata[25] -hierPinAttr axi_rdata[24] @name axi_rdata[24] -hierPinAttr axi_rdata[23] @name axi_rdata[23] -hierPinAttr axi_rdata[22] @name axi_rdata[22] -hierPinAttr axi_rdata[21] @name axi_rdata[21] -hierPinAttr axi_rdata[20] @name axi_rdata[20] -hierPinAttr axi_rdata[19] @name axi_rdata[19] -hierPinAttr axi_rdata[18] @name axi_rdata[18] -hierPinAttr axi_rdata[17] @name axi_rdata[17] -hierPinAttr axi_rdata[16] @name axi_rdata[16] -hierPinAttr axi_rdata[15] @name axi_rdata[15] -hierPinAttr axi_rdata[14] @name axi_rdata[14] -hierPinAttr axi_rdata[13] @name axi_rdata[13] -hierPinAttr axi_rdata[12] @name axi_rdata[12] -hierPinAttr axi_rdata[11] @name axi_rdata[11] -hierPinAttr axi_rdata[10] @name axi_rdata[10] -hierPinAttr axi_rdata[9] @name axi_rdata[9] -hierPinAttr axi_rdata[8] @name axi_rdata[8] -hierPinAttr axi_rdata[7] @name axi_rdata[7] -hierPinAttr axi_rdata[6] @name axi_rdata[6] -hierPinAttr axi_rdata[5] @name axi_rdata[5] -hierPinAttr axi_rdata[4] @name axi_rdata[4] -hierPinAttr axi_rdata[3] @name axi_rdata[3] -hierPinAttr axi_rdata[2] @name axi_rdata[2] -hierPinAttr axi_rdata[1] @name axi_rdata[1] -hierPinAttr axi_rdata[0] @name axi_rdata[0] -hierPinBusAttr axi_araddr @name axi_araddr[31:0] -hierPinAttr axi_araddr[31] @name axi_araddr[31] -hierPinAttr axi_araddr[30] @name axi_araddr[30] -hierPinAttr axi_araddr[29] @name axi_araddr[29] -hierPinAttr axi_araddr[28] @name axi_araddr[28] -hierPinAttr axi_araddr[27] @name axi_araddr[27] -hierPinAttr axi_araddr[26] @name axi_araddr[26] -hierPinAttr axi_araddr[25] @name axi_araddr[25] -hierPinAttr axi_araddr[24] @name axi_araddr[24] -hierPinAttr axi_araddr[23] @name axi_araddr[23] -hierPinAttr axi_araddr[22] @name axi_araddr[22] -hierPinAttr axi_araddr[21] @name axi_araddr[21] -hierPinAttr axi_araddr[20] @name axi_araddr[20] -hierPinAttr axi_araddr[19] @name axi_araddr[19] -hierPinAttr axi_araddr[18] @name axi_araddr[18] -hierPinAttr axi_araddr[17] @name axi_araddr[17] -hierPinAttr axi_araddr[16] @name axi_araddr[16] -hierPinAttr axi_araddr[15] @name axi_araddr[15] -hierPinAttr axi_araddr[14] @name axi_araddr[14] -hierPinAttr axi_araddr[13] @name axi_araddr[13] -hierPinAttr axi_araddr[12] @name axi_araddr[12] -hierPinAttr axi_araddr[11] @name axi_araddr[11] -hierPinAttr axi_araddr[10] @name axi_araddr[10] -hierPinAttr axi_araddr[9] @name axi_araddr[9] -hierPinAttr axi_araddr[8] @name axi_araddr[8] -hierPinAttr axi_araddr[7] @name axi_araddr[7] -hierPinAttr axi_araddr[6] @name axi_araddr[6] -hierPinAttr axi_araddr[5] @name axi_araddr[5] -hierPinAttr axi_araddr[4] @name axi_araddr[4] -hierPinAttr axi_araddr[3] @name axi_araddr[3] -hierPinAttr axi_araddr[2] @name axi_araddr[2] -hierPinAttr axi_araddr[1] @name axi_araddr[1] -hierPinAttr axi_araddr[0] @name axi_araddr[0] -hierPinBusAttr axi_wdata @name axi_wdata[31:0] -hierPinAttr axi_wdata[31] @name axi_wdata[31] -hierPinAttr axi_wdata[30] @name axi_wdata[30] -hierPinAttr axi_wdata[29] @name axi_wdata[29] -hierPinAttr axi_wdata[28] @name axi_wdata[28] -hierPinAttr axi_wdata[27] @name axi_wdata[27] -hierPinAttr axi_wdata[26] @name axi_wdata[26] -hierPinAttr axi_wdata[25] @name axi_wdata[25] -hierPinAttr axi_wdata[24] @name axi_wdata[24] -hierPinAttr axi_wdata[23] @name axi_wdata[23] -hierPinAttr axi_wdata[22] @name axi_wdata[22] -hierPinAttr axi_wdata[21] @name axi_wdata[21] -hierPinAttr axi_wdata[20] @name axi_wdata[20] -hierPinAttr axi_wdata[19] @name axi_wdata[19] -hierPinAttr axi_wdata[18] @name axi_wdata[18] -hierPinAttr axi_wdata[17] @name axi_wdata[17] -hierPinAttr axi_wdata[16] @name axi_wdata[16] -hierPinAttr axi_wdata[15] @name axi_wdata[15] -hierPinAttr axi_wdata[14] @name axi_wdata[14] -hierPinAttr axi_wdata[13] @name axi_wdata[13] -hierPinAttr axi_wdata[12] @name axi_wdata[12] -hierPinAttr axi_wdata[11] @name axi_wdata[11] -hierPinAttr axi_wdata[10] @name axi_wdata[10] -hierPinAttr axi_wdata[9] @name axi_wdata[9] -hierPinAttr axi_wdata[8] @name axi_wdata[8] -hierPinAttr axi_wdata[7] @name axi_wdata[7] -hierPinAttr axi_wdata[6] @name axi_wdata[6] -hierPinAttr axi_wdata[5] @name axi_wdata[5] -hierPinAttr axi_wdata[4] @name axi_wdata[4] -hierPinAttr axi_wdata[3] @name axi_wdata[3] -hierPinAttr axi_wdata[2] @name axi_wdata[2] -hierPinAttr axi_wdata[1] @name axi_wdata[1] -hierPinAttr axi_wdata[0] @name axi_wdata[0] -hierPinBusAttr axi_awaddr @name axi_awaddr[31:0] -hierPinAttr axi_awaddr[31] @name axi_awaddr[31] -hierPinAttr axi_awaddr[30] @name axi_awaddr[30] -hierPinAttr axi_awaddr[29] @name axi_awaddr[29] -hierPinAttr axi_awaddr[28] @name axi_awaddr[28] -hierPinAttr axi_awaddr[27] @name axi_awaddr[27] -hierPinAttr axi_awaddr[26] @name axi_awaddr[26] -hierPinAttr axi_awaddr[25] @name axi_awaddr[25] -hierPinAttr axi_awaddr[24] @name axi_awaddr[24] -hierPinAttr axi_awaddr[23] @name axi_awaddr[23] -hierPinAttr axi_awaddr[22] @name axi_awaddr[22] -hierPinAttr axi_awaddr[21] @name axi_awaddr[21] -hierPinAttr axi_awaddr[20] @name axi_awaddr[20] -hierPinAttr axi_awaddr[19] @name axi_awaddr[19] -hierPinAttr axi_awaddr[18] @name axi_awaddr[18] -hierPinAttr axi_awaddr[17] @name axi_awaddr[17] -hierPinAttr axi_awaddr[16] @name axi_awaddr[16] -hierPinAttr axi_awaddr[15] @name axi_awaddr[15] -hierPinAttr axi_awaddr[14] @name axi_awaddr[14] -hierPinAttr axi_awaddr[13] @name axi_awaddr[13] -hierPinAttr axi_awaddr[12] @name axi_awaddr[12] -hierPinAttr axi_awaddr[11] @name axi_awaddr[11] -hierPinAttr axi_awaddr[10] @name axi_awaddr[10] -hierPinAttr axi_awaddr[9] @name axi_awaddr[9] -hierPinAttr axi_awaddr[8] @name axi_awaddr[8] -hierPinAttr axi_awaddr[7] @name axi_awaddr[7] -hierPinAttr axi_awaddr[6] @name axi_awaddr[6] -hierPinAttr axi_awaddr[5] @name axi_awaddr[5] -hierPinAttr axi_awaddr[4] @name axi_awaddr[4] -hierPinAttr axi_awaddr[3] @name axi_awaddr[3] -hierPinAttr axi_awaddr[2] @name axi_awaddr[2] -hierPinAttr axi_awaddr[1] @name axi_awaddr[1] -hierPinAttr axi_awaddr[0] @name axi_awaddr[0] -hierPinBusAttr transfer_len @name transfer_len[31:0] -hierPinAttr transfer_len[31] @name transfer_len[31] -hierPinAttr transfer_len[30] @name transfer_len[30] -hierPinAttr transfer_len[29] @name transfer_len[29] -hierPinAttr transfer_len[28] @name transfer_len[28] -hierPinAttr transfer_len[27] @name transfer_len[27] -hierPinAttr transfer_len[26] @name transfer_len[26] -hierPinAttr transfer_len[25] @name transfer_len[25] -hierPinAttr transfer_len[24] @name transfer_len[24] -hierPinAttr transfer_len[23] @name transfer_len[23] -hierPinAttr transfer_len[22] @name transfer_len[22] -hierPinAttr transfer_len[21] @name transfer_len[21] -hierPinAttr transfer_len[20] @name transfer_len[20] -hierPinAttr transfer_len[19] @name transfer_len[19] -hierPinAttr transfer_len[18] @name transfer_len[18] -hierPinAttr transfer_len[17] @name transfer_len[17] -hierPinAttr transfer_len[16] @name transfer_len[16] -hierPinAttr transfer_len[15] @name transfer_len[15] -hierPinAttr transfer_len[14] @name transfer_len[14] -hierPinAttr transfer_len[13] @name transfer_len[13] -hierPinAttr transfer_len[12] @name transfer_len[12] -hierPinAttr transfer_len[11] @name transfer_len[11] -hierPinAttr transfer_len[10] @name transfer_len[10] -hierPinAttr transfer_len[9] @name transfer_len[9] -hierPinAttr transfer_len[8] @name transfer_len[8] -hierPinAttr transfer_len[7] @name transfer_len[7] -hierPinAttr transfer_len[6] @name transfer_len[6] -hierPinAttr transfer_len[5] @name transfer_len[5] -hierPinAttr transfer_len[4] @name transfer_len[4] -hierPinAttr transfer_len[3] @name transfer_len[3] -hierPinAttr transfer_len[2] @name transfer_len[2] -hierPinAttr transfer_len[1] @name transfer_len[1] -hierPinAttr transfer_len[0] @name transfer_len[0] -hierPinBusAttr dest_addr @name dest_addr[31:0] -hierPinAttr dest_addr[31] @name dest_addr[31] -hierPinAttr dest_addr[30] @name dest_addr[30] -hierPinAttr dest_addr[29] @name dest_addr[29] -hierPinAttr dest_addr[28] @name dest_addr[28] -hierPinAttr dest_addr[27] @name dest_addr[27] -hierPinAttr dest_addr[26] @name dest_addr[26] -hierPinAttr dest_addr[25] @name dest_addr[25] -hierPinAttr dest_addr[24] @name dest_addr[24] -hierPinAttr dest_addr[23] @name dest_addr[23] -hierPinAttr dest_addr[22] @name dest_addr[22] -hierPinAttr dest_addr[21] @name dest_addr[21] -hierPinAttr dest_addr[20] @name dest_addr[20] -hierPinAttr dest_addr[19] @name dest_addr[19] -hierPinAttr dest_addr[18] @name dest_addr[18] -hierPinAttr dest_addr[17] @name dest_addr[17] -hierPinAttr dest_addr[16] @name dest_addr[16] -hierPinAttr dest_addr[15] @name dest_addr[15] -hierPinAttr dest_addr[14] @name dest_addr[14] -hierPinAttr dest_addr[13] @name dest_addr[13] -hierPinAttr dest_addr[12] @name dest_addr[12] -hierPinAttr dest_addr[11] @name dest_addr[11] -hierPinAttr dest_addr[10] @name dest_addr[10] -hierPinAttr dest_addr[9] @name dest_addr[9] -hierPinAttr dest_addr[8] @name dest_addr[8] -hierPinAttr dest_addr[7] @name dest_addr[7] -hierPinAttr dest_addr[6] @name dest_addr[6] -hierPinAttr dest_addr[5] @name dest_addr[5] -hierPinAttr dest_addr[4] @name dest_addr[4] -hierPinAttr dest_addr[3] @name dest_addr[3] -hierPinAttr dest_addr[2] @name dest_addr[2] -hierPinAttr dest_addr[1] @name dest_addr[1] -hierPinAttr dest_addr[0] @name dest_addr[0] -pg 1 -lvl 7 -x 1470 -y 50
load inst i8 soc_top|i8 {} -attr @name i8[15:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i8|d0 @name i8|d0 -pinAttr i9|d0 @name i9|d0 -pinAttr i10|d0 @name i10|d0 -pinAttr i11|d0 @name i11|d0 -pinAttr i12|d0 @name i12|d0 -pinAttr i13|d0 @name i13|d0 -pinAttr i14|d0 @name i14|d0 -pinAttr i15|d0 @name i15|d0 -pinAttr i16|d0 @name i16|d0 -pinAttr i17|d0 @name i17|d0 -pinAttr i18|d0 @name i18|d0 -pinAttr i19|d0 @name i19|d0 -pinAttr i20|d0 @name i20|d0 -pinAttr i21|d0 @name i21|d0 -pinAttr i22|d0 @name i22|d0 -pinAttr i23|d0 @name i23|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinAttr i8|d1 @name i8|d1 -pinAttr i9|d1 @name i9|d1 -pinAttr i10|d1 @name i10|d1 -pinAttr i11|d1 @name i11|d1 -pinAttr i12|d1 @name i12|d1 -pinAttr i13|d1 @name i13|d1 -pinAttr i14|d1 @name i14|d1 -pinAttr i15|d1 @name i15|d1 -pinAttr i16|d1 @name i16|d1 -pinAttr i17|d1 @name i17|d1 -pinAttr i18|d1 @name i18|d1 -pinAttr i19|d1 @name i19|d1 -pinAttr i20|d1 @name i20|d1 -pinAttr i21|d1 @name i21|d1 -pinAttr i22|d1 @name i22|d1 -pinAttr i23|d1 @name i23|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i8|o @name i8|o -pinAttr i9|o @name i9|o -pinAttr i10|o @name i10|o -pinAttr i11|o @name i11|o -pinAttr i12|o @name i12|o -pinAttr i13|o @name i13|o -pinAttr i14|o @name i14|o -pinAttr i15|o @name i15|o -pinAttr i16|o @name i16|o -pinAttr i17|o @name i17|o -pinAttr i18|o @name i18|o -pinAttr i19|o @name i19|o -pinAttr i20|o @name i20|o -pinAttr i21|o @name i21|o -pinAttr i22|o @name i22|o -pinAttr i23|o @name i23|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinBusAttr sel @marks id -pinAttr i8|sel @name i8|sel -pinAttr i8|sel @marks id -pinAttr i9|sel @name i9|sel -pinAttr i9|sel @marks id -pinAttr i10|sel @name i10|sel -pinAttr i10|sel @marks id -pinAttr i11|sel @name i11|sel -pinAttr i11|sel @marks id -pinAttr i12|sel @name i12|sel -pinAttr i12|sel @marks id -pinAttr i13|sel @name i13|sel -pinAttr i13|sel @marks id -pinAttr i14|sel @name i14|sel -pinAttr i14|sel @marks id -pinAttr i15|sel @name i15|sel -pinAttr i15|sel @marks id -pinAttr i16|sel @name i16|sel -pinAttr i16|sel @marks id -pinAttr i17|sel @name i17|sel -pinAttr i17|sel @marks id -pinAttr i18|sel @name i18|sel -pinAttr i18|sel @marks id -pinAttr i19|sel @name i19|sel -pinAttr i19|sel @marks id -pinAttr i20|sel @name i20|sel -pinAttr i20|sel @marks id -pinAttr i21|sel @name i21|sel -pinAttr i21|sel @marks id -pinAttr i22|sel @name i22|sel -pinAttr i22|sel @marks id -pinAttr i23|sel @name i23|sel -pinAttr i23|sel @marks id -pg 1 -lvl 2 -x 240 -y 420
load inst i24 soc_top|i24 {} -attr @name i24[15:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i24|d0 @name i24|d0 -pinAttr i25|d0 @name i25|d0 -pinAttr i26|d0 @name i26|d0 -pinAttr i27|d0 @name i27|d0 -pinAttr i28|d0 @name i28|d0 -pinAttr i29|d0 @name i29|d0 -pinAttr i30|d0 @name i30|d0 -pinAttr i31|d0 @name i31|d0 -pinAttr i32|d0 @name i32|d0 -pinAttr i33|d0 @name i33|d0 -pinAttr i34|d0 @name i34|d0 -pinAttr i35|d0 @name i35|d0 -pinAttr i36|d0 @name i36|d0 -pinAttr i37|d0 @name i37|d0 -pinAttr i38|d0 @name i38|d0 -pinAttr i39|d0 @name i39|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinBusAttr d1 @vconn 16'h0 -pinAttr i24|d1 @name i24|d1 -pinAttr i25|d1 @name i25|d1 -pinAttr i26|d1 @name i26|d1 -pinAttr i27|d1 @name i27|d1 -pinAttr i28|d1 @name i28|d1 -pinAttr i29|d1 @name i29|d1 -pinAttr i30|d1 @name i30|d1 -pinAttr i31|d1 @name i31|d1 -pinAttr i32|d1 @name i32|d1 -pinAttr i33|d1 @name i33|d1 -pinAttr i34|d1 @name i34|d1 -pinAttr i35|d1 @name i35|d1 -pinAttr i36|d1 @name i36|d1 -pinAttr i37|d1 @name i37|d1 -pinAttr i38|d1 @name i38|d1 -pinAttr i39|d1 @name i39|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i24|o @name i24|o -pinAttr i25|o @name i25|o -pinAttr i26|o @name i26|o -pinAttr i27|o @name i27|o -pinAttr i28|o @name i28|o -pinAttr i29|o @name i29|o -pinAttr i30|o @name i30|o -pinAttr i31|o @name i31|o -pinAttr i32|o @name i32|o -pinAttr i33|o @name i33|o -pinAttr i34|o @name i34|o -pinAttr i35|o @name i35|o -pinAttr i36|o @name i36|o -pinAttr i37|o @name i37|o -pinAttr i38|o @name i38|o -pinAttr i39|o @name i39|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinAttr i24|sel @name i24|sel -pinAttr i25|sel @name i25|sel -pinAttr i26|sel @name i26|sel -pinAttr i27|sel @name i27|sel -pinAttr i28|sel @name i28|sel -pinAttr i29|sel @name i29|sel -pinAttr i30|sel @name i30|sel -pinAttr i31|sel @name i31|sel -pinAttr i32|sel @name i32|sel -pinAttr i33|sel @name i33|sel -pinAttr i34|sel @name i34|sel -pinAttr i35|sel @name i35|sel -pinAttr i36|sel @name i36|sel -pinAttr i37|sel @name i37|sel -pinAttr i38|sel @name i38|sel -pinAttr i39|sel @name i39|sel -pg 1 -lvl 3 -x 400 -y 440
load inst idle_counter soc_top|idle_counter {} -attr @name idle_counter[15:0] -attr @cell {} -attr @bundle 1 -pinBusAttr clk @bundle 1 -pinBusAttr clk @name clk -pinAttr idle_counter[15]|clk @name idle_counter[15]|clk -pinAttr idle_counter[14]|clk @name idle_counter[14]|clk -pinAttr idle_counter[13]|clk @name idle_counter[13]|clk -pinAttr idle_counter[12]|clk @name idle_counter[12]|clk -pinAttr idle_counter[11]|clk @name idle_counter[11]|clk -pinAttr idle_counter[10]|clk @name idle_counter[10]|clk -pinAttr idle_counter[9]|clk @name idle_counter[9]|clk -pinAttr idle_counter[8]|clk @name idle_counter[8]|clk -pinAttr idle_counter[7]|clk @name idle_counter[7]|clk -pinAttr idle_counter[6]|clk @name idle_counter[6]|clk -pinAttr idle_counter[5]|clk @name idle_counter[5]|clk -pinAttr idle_counter[4]|clk @name idle_counter[4]|clk -pinAttr idle_counter[3]|clk @name idle_counter[3]|clk -pinAttr idle_counter[2]|clk @name idle_counter[2]|clk -pinAttr idle_counter[1]|clk @name idle_counter[1]|clk -pinAttr idle_counter[0]|clk @name idle_counter[0]|clk -pinBusAttr clr @bundle 1 -pinBusAttr clr @name clr -pinBusAttr clr @marks iu -pinAttr idle_counter[15]|clr @name idle_counter[15]|clr -pinAttr idle_counter[15]|clr @marks iu -pinAttr idle_counter[14]|clr @name idle_counter[14]|clr -pinAttr idle_counter[14]|clr @marks iu -pinAttr idle_counter[13]|clr @name idle_counter[13]|clr -pinAttr idle_counter[13]|clr @marks iu -pinAttr idle_counter[12]|clr @name idle_counter[12]|clr -pinAttr idle_counter[12]|clr @marks iu -pinAttr idle_counter[11]|clr @name idle_counter[11]|clr -pinAttr idle_counter[11]|clr @marks iu -pinAttr idle_counter[10]|clr @name idle_counter[10]|clr -pinAttr idle_counter[10]|clr @marks iu -pinAttr idle_counter[9]|clr @name idle_counter[9]|clr -pinAttr idle_counter[9]|clr @marks iu -pinAttr idle_counter[8]|clr @name idle_counter[8]|clr -pinAttr idle_counter[8]|clr @marks iu -pinAttr idle_counter[7]|clr @name idle_counter[7]|clr -pinAttr idle_counter[7]|clr @marks iu -pinAttr idle_counter[6]|clr @name idle_counter[6]|clr -pinAttr idle_counter[6]|clr @marks iu -pinAttr idle_counter[5]|clr @name idle_counter[5]|clr -pinAttr idle_counter[5]|clr @marks iu -pinAttr idle_counter[4]|clr @name idle_counter[4]|clr -pinAttr idle_counter[4]|clr @marks iu -pinAttr idle_counter[3]|clr @name idle_counter[3]|clr -pinAttr idle_counter[3]|clr @marks iu -pinAttr idle_counter[2]|clr @name idle_counter[2]|clr -pinAttr idle_counter[2]|clr @marks iu -pinAttr idle_counter[1]|clr @name idle_counter[1]|clr -pinAttr idle_counter[1]|clr @marks iu -pinAttr idle_counter[0]|clr @name idle_counter[0]|clr -pinAttr idle_counter[0]|clr @marks iu -pinBusAttr d @bundle 1 -pinBusAttr d @name d -pinAttr idle_counter[15]|d @name idle_counter[15]|d -pinAttr idle_counter[14]|d @name idle_counter[14]|d -pinAttr idle_counter[13]|d @name idle_counter[13]|d -pinAttr idle_counter[12]|d @name idle_counter[12]|d -pinAttr idle_counter[11]|d @name idle_counter[11]|d -pinAttr idle_counter[10]|d @name idle_counter[10]|d -pinAttr idle_counter[9]|d @name idle_counter[9]|d -pinAttr idle_counter[8]|d @name idle_counter[8]|d -pinAttr idle_counter[7]|d @name idle_counter[7]|d -pinAttr idle_counter[6]|d @name idle_counter[6]|d -pinAttr idle_counter[5]|d @name idle_counter[5]|d -pinAttr idle_counter[4]|d @name idle_counter[4]|d -pinAttr idle_counter[3]|d @name idle_counter[3]|d -pinAttr idle_counter[2]|d @name idle_counter[2]|d -pinAttr idle_counter[1]|d @name idle_counter[1]|d -pinAttr idle_counter[0]|d @name idle_counter[0]|d -pinBusAttr q @bundle 1 -pinBusAttr q @name q -pinAttr idle_counter[15]|q @name idle_counter[15]|q -pinAttr idle_counter[14]|q @name idle_counter[14]|q -pinAttr idle_counter[13]|q @name idle_counter[13]|q -pinAttr idle_counter[12]|q @name idle_counter[12]|q -pinAttr idle_counter[11]|q @name idle_counter[11]|q -pinAttr idle_counter[10]|q @name idle_counter[10]|q -pinAttr idle_counter[9]|q @name idle_counter[9]|q -pinAttr idle_counter[8]|q @name idle_counter[8]|q -pinAttr idle_counter[7]|q @name idle_counter[7]|q -pinAttr idle_counter[6]|q @name idle_counter[6]|q -pinAttr idle_counter[5]|q @name idle_counter[5]|q -pinAttr idle_counter[4]|q @name idle_counter[4]|q -pinAttr idle_counter[3]|q @name idle_counter[3]|q -pinAttr idle_counter[2]|q @name idle_counter[2]|q -pinAttr idle_counter[1]|q @name idle_counter[1]|q -pinAttr idle_counter[0]|q @name idle_counter[0]|q -pg 1 -lvl 4 -x 570 -y 220
load net n193 -attr @name n193 -pin i24 i39|o -pin idle_counter idle_counter[0]|d
load net n192 -attr @name n192 -pin i24 i38|o -pin idle_counter idle_counter[1]|d
load net n191 -attr @name n191 -pin i24 i37|o -pin idle_counter idle_counter[2]|d
load net n190 -attr @name n190 -pin i24 i36|o -pin idle_counter idle_counter[3]|d
load net n189 -attr @name n189 -pin i24 i35|o -pin idle_counter idle_counter[4]|d
load net n188 -attr @name n188 -pin i24 i34|o -pin idle_counter idle_counter[5]|d
load net n187 -attr @name n187 -pin i24 i33|o -pin idle_counter idle_counter[6]|d
load net n186 -attr @name n186 -pin i24 i32|o -pin idle_counter idle_counter[7]|d
load net n185 -attr @name n185 -pin i24 i31|o -pin idle_counter idle_counter[8]|d
load net n184 -attr @name n184 -pin i24 i30|o -pin idle_counter idle_counter[9]|d
load net n183 -attr @name n183 -pin i24 i29|o -pin idle_counter idle_counter[10]|d
load net n182 -attr @name n182 -pin i24 i28|o -pin idle_counter idle_counter[11]|d
load net n181 -attr @name n181 -pin i24 i27|o -pin idle_counter idle_counter[12]|d
load net n180 -attr @name n180 -pin i24 i26|o -pin idle_counter idle_counter[13]|d
load net n179 -attr @name n179 -pin i24 i25|o -pin idle_counter idle_counter[14]|d
load net n178 -attr @name n178 -pin i24 i24|o -pin idle_counter idle_counter[15]|d
load net n177 -attr @name n177 -pin i24 i39|d0 -pin i8 i23|o
load net n176 -attr @name n176 -pin i24 i38|d0 -pin i8 i22|o
load net n175 -attr @name n175 -pin i24 i37|d0 -pin i8 i21|o
load net n174 -attr @name n174 -pin i24 i36|d0 -pin i8 i20|o
load net n173 -attr @name n173 -pin i24 i35|d0 -pin i8 i19|o
load net n172 -attr @name n172 -pin i24 i34|d0 -pin i8 i18|o
load net n171 -attr @name n171 -pin i24 i33|d0 -pin i8 i17|o
load net n170 -attr @name n170 -pin i24 i32|d0 -pin i8 i16|o
load net n169 -attr @name n169 -pin i24 i31|d0 -pin i8 i15|o
load net n168 -attr @name n168 -pin i24 i30|d0 -pin i8 i14|o
load net n167 -attr @name n167 -pin i24 i29|d0 -pin i8 i13|o
load net n166 -attr @name n166 -pin i24 i28|d0 -pin i8 i12|o
load net n165 -attr @name n165 -pin i24 i27|d0 -pin i8 i11|o
load net n164 -attr @name n164 -pin i24 i26|d0 -pin i8 i10|o
load net n163 -attr @name n163 -pin i24 i25|d0 -pin i8 i9|o
load net n162 -attr @name n162 -pin i24 i24|d0 -pin i8 i8|o
load net n161 -attr @name n161 -pin add_0 o[0] -pin i8 i23|d0
load net n160 -attr @name n160 -pin add_0 o[1] -pin i8 i22|d0
load net n159 -attr @name n159 -pin add_0 o[2] -pin i8 i21|d0
load net n158 -attr @name n158 -pin add_0 o[3] -pin i8 i20|d0
load net n157 -attr @name n157 -pin add_0 o[4] -pin i8 i19|d0
load net n156 -attr @name n156 -pin add_0 o[5] -pin i8 i18|d0
load net n155 -attr @name n155 -pin add_0 o[6] -pin i8 i17|d0
load net n154 -attr @name n154 -pin add_0 o[7] -pin i8 i16|d0
load net n153 -attr @name n153 -pin add_0 o[8] -pin i8 i15|d0
load net n152 -attr @name n152 -pin add_0 o[9] -pin i8 i14|d0
load net n151 -attr @name n151 -pin add_0 o[10] -pin i8 i13|d0
load net n150 -attr @name n150 -pin add_0 o[11] -pin i8 i12|d0
load net n149 -attr @name n149 -pin add_0 o[12] -pin i8 i11|d0
load net n148 -attr @name n148 -pin add_0 o[13] -pin i8 i10|d0
load net n147 -attr @name n147 -pin add_0 o[14] -pin i8 i9|d0
load net n146 -attr @name n146 -pin add_0 o[15] -pin i8 i8|d0
load net idle_counter[0] -attr @name idle_counter[0] -attr @rip 0 -pin LessThan_0 a[0] -pin LessThan_1 a[0] -pin add_0 a[0] -pin i8 i23|d1 -pin idle_counter idle_counter[0]|q
load net idle_counter[1] -attr @name idle_counter[1] -attr @rip 1 -pin LessThan_0 a[1] -pin LessThan_1 a[1] -pin add_0 a[1] -pin i8 i22|d1 -pin idle_counter idle_counter[1]|q
load net idle_counter[2] -attr @name idle_counter[2] -attr @rip 2 -pin LessThan_0 a[2] -pin LessThan_1 a[2] -pin add_0 a[2] -pin i8 i21|d1 -pin idle_counter idle_counter[2]|q
load net idle_counter[3] -attr @name idle_counter[3] -attr @rip 3 -pin LessThan_0 a[3] -pin LessThan_1 a[3] -pin add_0 a[3] -pin i8 i20|d1 -pin idle_counter idle_counter[3]|q
load net idle_counter[4] -attr @name idle_counter[4] -attr @rip 4 -pin LessThan_0 a[4] -pin LessThan_1 a[4] -pin add_0 a[4] -pin i8 i19|d1 -pin idle_counter idle_counter[4]|q
load net idle_counter[5] -attr @name idle_counter[5] -attr @rip 5 -pin LessThan_0 a[5] -pin LessThan_1 a[5] -pin add_0 a[5] -pin i8 i18|d1 -pin idle_counter idle_counter[5]|q
load net idle_counter[6] -attr @name idle_counter[6] -attr @rip 6 -pin LessThan_0 a[6] -pin LessThan_1 a[6] -pin add_0 a[6] -pin i8 i17|d1 -pin idle_counter idle_counter[6]|q
load net idle_counter[7] -attr @name idle_counter[7] -attr @rip 7 -pin LessThan_0 a[7] -pin LessThan_1 a[7] -pin add_0 a[7] -pin i8 i16|d1 -pin idle_counter idle_counter[7]|q
load net idle_counter[8] -attr @name idle_counter[8] -attr @rip 8 -pin LessThan_0 a[8] -pin LessThan_1 a[8] -pin add_0 a[8] -pin i8 i15|d1 -pin idle_counter idle_counter[8]|q
load net idle_counter[9] -attr @name idle_counter[9] -attr @rip 9 -pin LessThan_0 a[9] -pin LessThan_1 a[9] -pin add_0 a[9] -pin i8 i14|d1 -pin idle_counter idle_counter[9]|q
load net idle_counter[10] -attr @name idle_counter[10] -attr @rip 10 -pin LessThan_0 a[10] -pin LessThan_1 a[10] -pin add_0 a[10] -pin i8 i13|d1 -pin idle_counter idle_counter[10]|q
load net idle_counter[11] -attr @name idle_counter[11] -attr @rip 11 -pin LessThan_0 a[11] -pin LessThan_1 a[11] -pin add_0 a[11] -pin i8 i12|d1 -pin idle_counter idle_counter[11]|q
load net idle_counter[12] -attr @name idle_counter[12] -attr @rip 12 -pin LessThan_0 a[12] -pin LessThan_1 a[12] -pin add_0 a[12] -pin i8 i11|d1 -pin idle_counter idle_counter[12]|q
load net idle_counter[13] -attr @name idle_counter[13] -attr @rip 13 -pin LessThan_0 a[13] -pin LessThan_1 a[13] -pin add_0 a[13] -pin i8 i10|d1 -pin idle_counter idle_counter[13]|q
load net idle_counter[14] -attr @name idle_counter[14] -attr @rip 14 -pin LessThan_0 a[14] -pin LessThan_1 a[14] -pin add_0 a[14] -pin i8 i9|d1 -pin idle_counter idle_counter[14]|q
load net idle_counter[15] -attr @name idle_counter[15] -attr @rip 15 -pin LessThan_0 a[15] -pin LessThan_1 a[15] -pin add_0 a[15] -pin i8 i8|d1 -pin idle_counter idle_counter[15]|q
load net gated_clk -attr @name gated_clk -pin u_clk_gate gated_clk -pin u_dma clk
netloc gated_clk 1 6 1 1230 180n
load net power_on -attr @name power_on -pin LessThan_1 o -pin u_dma power_on
netloc power_on 1 6 1 1250J 210n
load net clk_en -attr @name clk_en -pin LessThan_0 o -pin u_clk_gate clk_en -pin u_dma clk_en
netloc clk_en 1 5 2 970 350 1270
load net dma_done -attr @name dma_done -pin i8 i8|sel -pin i8 i9|sel -pin i8 i10|sel -pin i8 i11|sel -pin i8 i12|sel -pin i8 i13|sel -pin i8 i14|sel -pin i8 i15|sel -pin i8 i16|sel -pin i8 i17|sel -pin i8 i18|sel -pin i8 i19|sel -pin i8 i20|sel -pin i8 i21|sel -pin i8 i22|sel -pin i8 i23|sel -pin u_dma dma_done
netloc dma_done 1 2 6 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 1620
load net start_dma -attr @name start_dma -pin i24 i24|sel -pin i24 i25|sel -pin i24 i26|sel -pin i24 i27|sel -pin i24 i28|sel -pin i24 i29|sel -pin i24 i30|sel -pin i24 i31|sel -pin i24 i32|sel -pin i24 i33|sel -pin i24 i34|sel -pin i24 i35|sel -pin i24 i36|sel -pin i24 i37|sel -pin i24 i38|sel -pin i24 i39|sel -pin u_axi_slave start_dma -pin u_dma start_dma
netloc start_dma 1 3 4 NJ 390 NJ 390 NJ 390 1350
load net transfer_len[0] -attr @name transfer_len[0] -attr @rip 0 -pin u_axi_slave transfer_len[0] -pin u_dma transfer_len[0]
load net transfer_len[1] -attr @name transfer_len[1] -attr @rip 1 -pin u_axi_slave transfer_len[1] -pin u_dma transfer_len[1]
load net transfer_len[2] -attr @name transfer_len[2] -attr @rip 2 -pin u_axi_slave transfer_len[2] -pin u_dma transfer_len[2]
load net transfer_len[3] -attr @name transfer_len[3] -attr @rip 3 -pin u_axi_slave transfer_len[3] -pin u_dma transfer_len[3]
load net transfer_len[4] -attr @name transfer_len[4] -attr @rip 4 -pin u_axi_slave transfer_len[4] -pin u_dma transfer_len[4]
load net transfer_len[5] -attr @name transfer_len[5] -attr @rip 5 -pin u_axi_slave transfer_len[5] -pin u_dma transfer_len[5]
load net transfer_len[6] -attr @name transfer_len[6] -attr @rip 6 -pin u_axi_slave transfer_len[6] -pin u_dma transfer_len[6]
load net transfer_len[7] -attr @name transfer_len[7] -attr @rip 7 -pin u_axi_slave transfer_len[7] -pin u_dma transfer_len[7]
load net transfer_len[8] -attr @name transfer_len[8] -attr @rip 8 -pin u_axi_slave transfer_len[8] -pin u_dma transfer_len[8]
load net transfer_len[9] -attr @name transfer_len[9] -attr @rip 9 -pin u_axi_slave transfer_len[9] -pin u_dma transfer_len[9]
load net transfer_len[10] -attr @name transfer_len[10] -attr @rip 10 -pin u_axi_slave transfer_len[10] -pin u_dma transfer_len[10]
load net transfer_len[11] -attr @name transfer_len[11] -attr @rip 11 -pin u_axi_slave transfer_len[11] -pin u_dma transfer_len[11]
load net transfer_len[12] -attr @name transfer_len[12] -attr @rip 12 -pin u_axi_slave transfer_len[12] -pin u_dma transfer_len[12]
load net transfer_len[13] -attr @name transfer_len[13] -attr @rip 13 -pin u_axi_slave transfer_len[13] -pin u_dma transfer_len[13]
load net transfer_len[14] -attr @name transfer_len[14] -attr @rip 14 -pin u_axi_slave transfer_len[14] -pin u_dma transfer_len[14]
load net transfer_len[15] -attr @name transfer_len[15] -attr @rip 15 -pin u_axi_slave transfer_len[15] -pin u_dma transfer_len[15]
load net transfer_len[16] -attr @name transfer_len[16] -attr @rip 16 -pin u_axi_slave transfer_len[16] -pin u_dma transfer_len[16]
load net transfer_len[17] -attr @name transfer_len[17] -attr @rip 17 -pin u_axi_slave transfer_len[17] -pin u_dma transfer_len[17]
load net transfer_len[18] -attr @name transfer_len[18] -attr @rip 18 -pin u_axi_slave transfer_len[18] -pin u_dma transfer_len[18]
load net transfer_len[19] -attr @name transfer_len[19] -attr @rip 19 -pin u_axi_slave transfer_len[19] -pin u_dma transfer_len[19]
load net transfer_len[20] -attr @name transfer_len[20] -attr @rip 20 -pin u_axi_slave transfer_len[20] -pin u_dma transfer_len[20]
load net transfer_len[21] -attr @name transfer_len[21] -attr @rip 21 -pin u_axi_slave transfer_len[21] -pin u_dma transfer_len[21]
load net transfer_len[22] -attr @name transfer_len[22] -attr @rip 22 -pin u_axi_slave transfer_len[22] -pin u_dma transfer_len[22]
load net transfer_len[23] -attr @name transfer_len[23] -attr @rip 23 -pin u_axi_slave transfer_len[23] -pin u_dma transfer_len[23]
load net transfer_len[24] -attr @name transfer_len[24] -attr @rip 24 -pin u_axi_slave transfer_len[24] -pin u_dma transfer_len[24]
load net transfer_len[25] -attr @name transfer_len[25] -attr @rip 25 -pin u_axi_slave transfer_len[25] -pin u_dma transfer_len[25]
load net transfer_len[26] -attr @name transfer_len[26] -attr @rip 26 -pin u_axi_slave transfer_len[26] -pin u_dma transfer_len[26]
load net transfer_len[27] -attr @name transfer_len[27] -attr @rip 27 -pin u_axi_slave transfer_len[27] -pin u_dma transfer_len[27]
load net transfer_len[28] -attr @name transfer_len[28] -attr @rip 28 -pin u_axi_slave transfer_len[28] -pin u_dma transfer_len[28]
load net transfer_len[29] -attr @name transfer_len[29] -attr @rip 29 -pin u_axi_slave transfer_len[29] -pin u_dma transfer_len[29]
load net transfer_len[30] -attr @name transfer_len[30] -attr @rip 30 -pin u_axi_slave transfer_len[30] -pin u_dma transfer_len[30]
load net transfer_len[31] -attr @name transfer_len[31] -attr @rip 31 -pin u_axi_slave transfer_len[31] -pin u_dma transfer_len[31]
load net dest_addr[0] -attr @name dest_addr[0] -attr @rip 0 -pin u_axi_slave dest_addr[0] -pin u_dma dest_addr[0]
load net dest_addr[1] -attr @name dest_addr[1] -attr @rip 1 -pin u_axi_slave dest_addr[1] -pin u_dma dest_addr[1]
load net dest_addr[2] -attr @name dest_addr[2] -attr @rip 2 -pin u_axi_slave dest_addr[2] -pin u_dma dest_addr[2]
load net dest_addr[3] -attr @name dest_addr[3] -attr @rip 3 -pin u_axi_slave dest_addr[3] -pin u_dma dest_addr[3]
load net dest_addr[4] -attr @name dest_addr[4] -attr @rip 4 -pin u_axi_slave dest_addr[4] -pin u_dma dest_addr[4]
load net dest_addr[5] -attr @name dest_addr[5] -attr @rip 5 -pin u_axi_slave dest_addr[5] -pin u_dma dest_addr[5]
load net dest_addr[6] -attr @name dest_addr[6] -attr @rip 6 -pin u_axi_slave dest_addr[6] -pin u_dma dest_addr[6]
load net dest_addr[7] -attr @name dest_addr[7] -attr @rip 7 -pin u_axi_slave dest_addr[7] -pin u_dma dest_addr[7]
load net dest_addr[8] -attr @name dest_addr[8] -attr @rip 8 -pin u_axi_slave dest_addr[8] -pin u_dma dest_addr[8]
load net dest_addr[9] -attr @name dest_addr[9] -attr @rip 9 -pin u_axi_slave dest_addr[9] -pin u_dma dest_addr[9]
load net dest_addr[10] -attr @name dest_addr[10] -attr @rip 10 -pin u_axi_slave dest_addr[10] -pin u_dma dest_addr[10]
load net dest_addr[11] -attr @name dest_addr[11] -attr @rip 11 -pin u_axi_slave dest_addr[11] -pin u_dma dest_addr[11]
load net dest_addr[12] -attr @name dest_addr[12] -attr @rip 12 -pin u_axi_slave dest_addr[12] -pin u_dma dest_addr[12]
load net dest_addr[13] -attr @name dest_addr[13] -attr @rip 13 -pin u_axi_slave dest_addr[13] -pin u_dma dest_addr[13]
load net dest_addr[14] -attr @name dest_addr[14] -attr @rip 14 -pin u_axi_slave dest_addr[14] -pin u_dma dest_addr[14]
load net dest_addr[15] -attr @name dest_addr[15] -attr @rip 15 -pin u_axi_slave dest_addr[15] -pin u_dma dest_addr[15]
load net dest_addr[16] -attr @name dest_addr[16] -attr @rip 16 -pin u_axi_slave dest_addr[16] -pin u_dma dest_addr[16]
load net dest_addr[17] -attr @name dest_addr[17] -attr @rip 17 -pin u_axi_slave dest_addr[17] -pin u_dma dest_addr[17]
load net dest_addr[18] -attr @name dest_addr[18] -attr @rip 18 -pin u_axi_slave dest_addr[18] -pin u_dma dest_addr[18]
load net dest_addr[19] -attr @name dest_addr[19] -attr @rip 19 -pin u_axi_slave dest_addr[19] -pin u_dma dest_addr[19]
load net dest_addr[20] -attr @name dest_addr[20] -attr @rip 20 -pin u_axi_slave dest_addr[20] -pin u_dma dest_addr[20]
load net dest_addr[21] -attr @name dest_addr[21] -attr @rip 21 -pin u_axi_slave dest_addr[21] -pin u_dma dest_addr[21]
load net dest_addr[22] -attr @name dest_addr[22] -attr @rip 22 -pin u_axi_slave dest_addr[22] -pin u_dma dest_addr[22]
load net dest_addr[23] -attr @name dest_addr[23] -attr @rip 23 -pin u_axi_slave dest_addr[23] -pin u_dma dest_addr[23]
load net dest_addr[24] -attr @name dest_addr[24] -attr @rip 24 -pin u_axi_slave dest_addr[24] -pin u_dma dest_addr[24]
load net dest_addr[25] -attr @name dest_addr[25] -attr @rip 25 -pin u_axi_slave dest_addr[25] -pin u_dma dest_addr[25]
load net dest_addr[26] -attr @name dest_addr[26] -attr @rip 26 -pin u_axi_slave dest_addr[26] -pin u_dma dest_addr[26]
load net dest_addr[27] -attr @name dest_addr[27] -attr @rip 27 -pin u_axi_slave dest_addr[27] -pin u_dma dest_addr[27]
load net dest_addr[28] -attr @name dest_addr[28] -attr @rip 28 -pin u_axi_slave dest_addr[28] -pin u_dma dest_addr[28]
load net dest_addr[29] -attr @name dest_addr[29] -attr @rip 29 -pin u_axi_slave dest_addr[29] -pin u_dma dest_addr[29]
load net dest_addr[30] -attr @name dest_addr[30] -attr @rip 30 -pin u_axi_slave dest_addr[30] -pin u_dma dest_addr[30]
load net dest_addr[31] -attr @name dest_addr[31] -attr @rip 31 -pin u_axi_slave dest_addr[31] -pin u_dma dest_addr[31]
load net src_addr[0] -attr @name src_addr[0] -attr @rip 0 -pin u_axi_slave src_addr[0] -pin u_dma src_addr[0]
load net src_addr[1] -attr @name src_addr[1] -attr @rip 1 -pin u_axi_slave src_addr[1] -pin u_dma src_addr[1]
load net src_addr[2] -attr @name src_addr[2] -attr @rip 2 -pin u_axi_slave src_addr[2] -pin u_dma src_addr[2]
load net src_addr[3] -attr @name src_addr[3] -attr @rip 3 -pin u_axi_slave src_addr[3] -pin u_dma src_addr[3]
load net src_addr[4] -attr @name src_addr[4] -attr @rip 4 -pin u_axi_slave src_addr[4] -pin u_dma src_addr[4]
load net src_addr[5] -attr @name src_addr[5] -attr @rip 5 -pin u_axi_slave src_addr[5] -pin u_dma src_addr[5]
load net src_addr[6] -attr @name src_addr[6] -attr @rip 6 -pin u_axi_slave src_addr[6] -pin u_dma src_addr[6]
load net src_addr[7] -attr @name src_addr[7] -attr @rip 7 -pin u_axi_slave src_addr[7] -pin u_dma src_addr[7]
load net src_addr[8] -attr @name src_addr[8] -attr @rip 8 -pin u_axi_slave src_addr[8] -pin u_dma src_addr[8]
load net src_addr[9] -attr @name src_addr[9] -attr @rip 9 -pin u_axi_slave src_addr[9] -pin u_dma src_addr[9]
load net src_addr[10] -attr @name src_addr[10] -attr @rip 10 -pin u_axi_slave src_addr[10] -pin u_dma src_addr[10]
load net src_addr[11] -attr @name src_addr[11] -attr @rip 11 -pin u_axi_slave src_addr[11] -pin u_dma src_addr[11]
load net src_addr[12] -attr @name src_addr[12] -attr @rip 12 -pin u_axi_slave src_addr[12] -pin u_dma src_addr[12]
load net src_addr[13] -attr @name src_addr[13] -attr @rip 13 -pin u_axi_slave src_addr[13] -pin u_dma src_addr[13]
load net src_addr[14] -attr @name src_addr[14] -attr @rip 14 -pin u_axi_slave src_addr[14] -pin u_dma src_addr[14]
load net src_addr[15] -attr @name src_addr[15] -attr @rip 15 -pin u_axi_slave src_addr[15] -pin u_dma src_addr[15]
load net src_addr[16] -attr @name src_addr[16] -attr @rip 16 -pin u_axi_slave src_addr[16] -pin u_dma src_addr[16]
load net src_addr[17] -attr @name src_addr[17] -attr @rip 17 -pin u_axi_slave src_addr[17] -pin u_dma src_addr[17]
load net src_addr[18] -attr @name src_addr[18] -attr @rip 18 -pin u_axi_slave src_addr[18] -pin u_dma src_addr[18]
load net src_addr[19] -attr @name src_addr[19] -attr @rip 19 -pin u_axi_slave src_addr[19] -pin u_dma src_addr[19]
load net src_addr[20] -attr @name src_addr[20] -attr @rip 20 -pin u_axi_slave src_addr[20] -pin u_dma src_addr[20]
load net src_addr[21] -attr @name src_addr[21] -attr @rip 21 -pin u_axi_slave src_addr[21] -pin u_dma src_addr[21]
load net src_addr[22] -attr @name src_addr[22] -attr @rip 22 -pin u_axi_slave src_addr[22] -pin u_dma src_addr[22]
load net src_addr[23] -attr @name src_addr[23] -attr @rip 23 -pin u_axi_slave src_addr[23] -pin u_dma src_addr[23]
load net src_addr[24] -attr @name src_addr[24] -attr @rip 24 -pin u_axi_slave src_addr[24] -pin u_dma src_addr[24]
load net src_addr[25] -attr @name src_addr[25] -attr @rip 25 -pin u_axi_slave src_addr[25] -pin u_dma src_addr[25]
load net src_addr[26] -attr @name src_addr[26] -attr @rip 26 -pin u_axi_slave src_addr[26] -pin u_dma src_addr[26]
load net src_addr[27] -attr @name src_addr[27] -attr @rip 27 -pin u_axi_slave src_addr[27] -pin u_dma src_addr[27]
load net src_addr[28] -attr @name src_addr[28] -attr @rip 28 -pin u_axi_slave src_addr[28] -pin u_dma src_addr[28]
load net src_addr[29] -attr @name src_addr[29] -attr @rip 29 -pin u_axi_slave src_addr[29] -pin u_dma src_addr[29]
load net src_addr[30] -attr @name src_addr[30] -attr @rip 30 -pin u_axi_slave src_addr[30] -pin u_dma src_addr[30]
load net src_addr[31] -attr @name src_addr[31] -attr @rip 31 -pin u_axi_slave src_addr[31] -pin u_dma src_addr[31]
load net axi_bready -attr @name axi_bready -port axi_bready -pin u_dma axi_bready
netloc axi_bready 1 7 1 NJ 180
load net axi_bvalid -attr @name axi_bvalid -port axi_bvalid -pin u_dma axi_bvalid
netloc axi_bvalid 1 0 7 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
load net axi_wready -attr @name axi_wready -port axi_wready -pin u_dma axi_wready
netloc axi_wready 1 0 7 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
load net axi_wvalid -attr @name axi_wvalid -port axi_wvalid -pin u_dma axi_wvalid
netloc axi_wvalid 1 7 1 NJ 240
load net axi_wdata[0] -attr @name axi_wdata[0] -attr @rip 0 -port axi_wdata[0] -pin u_dma axi_wdata[0]
load net axi_wdata[1] -attr @name axi_wdata[1] -attr @rip 1 -port axi_wdata[1] -pin u_dma axi_wdata[1]
load net axi_wdata[2] -attr @name axi_wdata[2] -attr @rip 2 -port axi_wdata[2] -pin u_dma axi_wdata[2]
load net axi_wdata[3] -attr @name axi_wdata[3] -attr @rip 3 -port axi_wdata[3] -pin u_dma axi_wdata[3]
load net axi_wdata[4] -attr @name axi_wdata[4] -attr @rip 4 -port axi_wdata[4] -pin u_dma axi_wdata[4]
load net axi_wdata[5] -attr @name axi_wdata[5] -attr @rip 5 -port axi_wdata[5] -pin u_dma axi_wdata[5]
load net axi_wdata[6] -attr @name axi_wdata[6] -attr @rip 6 -port axi_wdata[6] -pin u_dma axi_wdata[6]
load net axi_wdata[7] -attr @name axi_wdata[7] -attr @rip 7 -port axi_wdata[7] -pin u_dma axi_wdata[7]
load net axi_wdata[8] -attr @name axi_wdata[8] -attr @rip 8 -port axi_wdata[8] -pin u_dma axi_wdata[8]
load net axi_wdata[9] -attr @name axi_wdata[9] -attr @rip 9 -port axi_wdata[9] -pin u_dma axi_wdata[9]
load net axi_wdata[10] -attr @name axi_wdata[10] -attr @rip 10 -port axi_wdata[10] -pin u_dma axi_wdata[10]
load net axi_wdata[11] -attr @name axi_wdata[11] -attr @rip 11 -port axi_wdata[11] -pin u_dma axi_wdata[11]
load net axi_wdata[12] -attr @name axi_wdata[12] -attr @rip 12 -port axi_wdata[12] -pin u_dma axi_wdata[12]
load net axi_wdata[13] -attr @name axi_wdata[13] -attr @rip 13 -port axi_wdata[13] -pin u_dma axi_wdata[13]
load net axi_wdata[14] -attr @name axi_wdata[14] -attr @rip 14 -port axi_wdata[14] -pin u_dma axi_wdata[14]
load net axi_wdata[15] -attr @name axi_wdata[15] -attr @rip 15 -port axi_wdata[15] -pin u_dma axi_wdata[15]
load net axi_wdata[16] -attr @name axi_wdata[16] -attr @rip 16 -port axi_wdata[16] -pin u_dma axi_wdata[16]
load net axi_wdata[17] -attr @name axi_wdata[17] -attr @rip 17 -port axi_wdata[17] -pin u_dma axi_wdata[17]
load net axi_wdata[18] -attr @name axi_wdata[18] -attr @rip 18 -port axi_wdata[18] -pin u_dma axi_wdata[18]
load net axi_wdata[19] -attr @name axi_wdata[19] -attr @rip 19 -port axi_wdata[19] -pin u_dma axi_wdata[19]
load net axi_wdata[20] -attr @name axi_wdata[20] -attr @rip 20 -port axi_wdata[20] -pin u_dma axi_wdata[20]
load net axi_wdata[21] -attr @name axi_wdata[21] -attr @rip 21 -port axi_wdata[21] -pin u_dma axi_wdata[21]
load net axi_wdata[22] -attr @name axi_wdata[22] -attr @rip 22 -port axi_wdata[22] -pin u_dma axi_wdata[22]
load net axi_wdata[23] -attr @name axi_wdata[23] -attr @rip 23 -port axi_wdata[23] -pin u_dma axi_wdata[23]
load net axi_wdata[24] -attr @name axi_wdata[24] -attr @rip 24 -port axi_wdata[24] -pin u_dma axi_wdata[24]
load net axi_wdata[25] -attr @name axi_wdata[25] -attr @rip 25 -port axi_wdata[25] -pin u_dma axi_wdata[25]
load net axi_wdata[26] -attr @name axi_wdata[26] -attr @rip 26 -port axi_wdata[26] -pin u_dma axi_wdata[26]
load net axi_wdata[27] -attr @name axi_wdata[27] -attr @rip 27 -port axi_wdata[27] -pin u_dma axi_wdata[27]
load net axi_wdata[28] -attr @name axi_wdata[28] -attr @rip 28 -port axi_wdata[28] -pin u_dma axi_wdata[28]
load net axi_wdata[29] -attr @name axi_wdata[29] -attr @rip 29 -port axi_wdata[29] -pin u_dma axi_wdata[29]
load net axi_wdata[30] -attr @name axi_wdata[30] -attr @rip 30 -port axi_wdata[30] -pin u_dma axi_wdata[30]
load net axi_wdata[31] -attr @name axi_wdata[31] -attr @rip 31 -port axi_wdata[31] -pin u_dma axi_wdata[31]
load net axi_awready -attr @name axi_awready -port axi_awready -pin u_dma axi_awready
netloc axi_awready 1 0 7 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
load net axi_awvalid -attr @name axi_awvalid -port axi_awvalid -pin u_dma axi_awvalid
netloc axi_awvalid 1 7 1 NJ 160
load net axi_awaddr[0] -attr @name axi_awaddr[0] -attr @rip 0 -port axi_awaddr[0] -pin u_dma axi_awaddr[0]
load net axi_awaddr[1] -attr @name axi_awaddr[1] -attr @rip 1 -port axi_awaddr[1] -pin u_dma axi_awaddr[1]
load net axi_awaddr[2] -attr @name axi_awaddr[2] -attr @rip 2 -port axi_awaddr[2] -pin u_dma axi_awaddr[2]
load net axi_awaddr[3] -attr @name axi_awaddr[3] -attr @rip 3 -port axi_awaddr[3] -pin u_dma axi_awaddr[3]
load net axi_awaddr[4] -attr @name axi_awaddr[4] -attr @rip 4 -port axi_awaddr[4] -pin u_dma axi_awaddr[4]
load net axi_awaddr[5] -attr @name axi_awaddr[5] -attr @rip 5 -port axi_awaddr[5] -pin u_dma axi_awaddr[5]
load net axi_awaddr[6] -attr @name axi_awaddr[6] -attr @rip 6 -port axi_awaddr[6] -pin u_dma axi_awaddr[6]
load net axi_awaddr[7] -attr @name axi_awaddr[7] -attr @rip 7 -port axi_awaddr[7] -pin u_dma axi_awaddr[7]
load net axi_awaddr[8] -attr @name axi_awaddr[8] -attr @rip 8 -port axi_awaddr[8] -pin u_dma axi_awaddr[8]
load net axi_awaddr[9] -attr @name axi_awaddr[9] -attr @rip 9 -port axi_awaddr[9] -pin u_dma axi_awaddr[9]
load net axi_awaddr[10] -attr @name axi_awaddr[10] -attr @rip 10 -port axi_awaddr[10] -pin u_dma axi_awaddr[10]
load net axi_awaddr[11] -attr @name axi_awaddr[11] -attr @rip 11 -port axi_awaddr[11] -pin u_dma axi_awaddr[11]
load net axi_awaddr[12] -attr @name axi_awaddr[12] -attr @rip 12 -port axi_awaddr[12] -pin u_dma axi_awaddr[12]
load net axi_awaddr[13] -attr @name axi_awaddr[13] -attr @rip 13 -port axi_awaddr[13] -pin u_dma axi_awaddr[13]
load net axi_awaddr[14] -attr @name axi_awaddr[14] -attr @rip 14 -port axi_awaddr[14] -pin u_dma axi_awaddr[14]
load net axi_awaddr[15] -attr @name axi_awaddr[15] -attr @rip 15 -port axi_awaddr[15] -pin u_dma axi_awaddr[15]
load net axi_awaddr[16] -attr @name axi_awaddr[16] -attr @rip 16 -port axi_awaddr[16] -pin u_dma axi_awaddr[16]
load net axi_awaddr[17] -attr @name axi_awaddr[17] -attr @rip 17 -port axi_awaddr[17] -pin u_dma axi_awaddr[17]
load net axi_awaddr[18] -attr @name axi_awaddr[18] -attr @rip 18 -port axi_awaddr[18] -pin u_dma axi_awaddr[18]
load net axi_awaddr[19] -attr @name axi_awaddr[19] -attr @rip 19 -port axi_awaddr[19] -pin u_dma axi_awaddr[19]
load net axi_awaddr[20] -attr @name axi_awaddr[20] -attr @rip 20 -port axi_awaddr[20] -pin u_dma axi_awaddr[20]
load net axi_awaddr[21] -attr @name axi_awaddr[21] -attr @rip 21 -port axi_awaddr[21] -pin u_dma axi_awaddr[21]
load net axi_awaddr[22] -attr @name axi_awaddr[22] -attr @rip 22 -port axi_awaddr[22] -pin u_dma axi_awaddr[22]
load net axi_awaddr[23] -attr @name axi_awaddr[23] -attr @rip 23 -port axi_awaddr[23] -pin u_dma axi_awaddr[23]
load net axi_awaddr[24] -attr @name axi_awaddr[24] -attr @rip 24 -port axi_awaddr[24] -pin u_dma axi_awaddr[24]
load net axi_awaddr[25] -attr @name axi_awaddr[25] -attr @rip 25 -port axi_awaddr[25] -pin u_dma axi_awaddr[25]
load net axi_awaddr[26] -attr @name axi_awaddr[26] -attr @rip 26 -port axi_awaddr[26] -pin u_dma axi_awaddr[26]
load net axi_awaddr[27] -attr @name axi_awaddr[27] -attr @rip 27 -port axi_awaddr[27] -pin u_dma axi_awaddr[27]
load net axi_awaddr[28] -attr @name axi_awaddr[28] -attr @rip 28 -port axi_awaddr[28] -pin u_dma axi_awaddr[28]
load net axi_awaddr[29] -attr @name axi_awaddr[29] -attr @rip 29 -port axi_awaddr[29] -pin u_dma axi_awaddr[29]
load net axi_awaddr[30] -attr @name axi_awaddr[30] -attr @rip 30 -port axi_awaddr[30] -pin u_dma axi_awaddr[30]
load net axi_awaddr[31] -attr @name axi_awaddr[31] -attr @rip 31 -port axi_awaddr[31] -pin u_dma axi_awaddr[31]
load net axi_rready -attr @name axi_rready -port axi_rready -pin u_dma axi_rready
netloc axi_rready 1 7 1 NJ 200
load net axi_rvalid -attr @name axi_rvalid -port axi_rvalid -pin u_dma axi_rvalid
netloc axi_rvalid 1 0 7 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
load net axi_rdata[0] -attr @name axi_rdata[0] -attr @rip 0 -port axi_rdata[0] -pin u_dma axi_rdata[0]
load net axi_rdata[1] -attr @name axi_rdata[1] -attr @rip 1 -port axi_rdata[1] -pin u_dma axi_rdata[1]
load net axi_rdata[2] -attr @name axi_rdata[2] -attr @rip 2 -port axi_rdata[2] -pin u_dma axi_rdata[2]
load net axi_rdata[3] -attr @name axi_rdata[3] -attr @rip 3 -port axi_rdata[3] -pin u_dma axi_rdata[3]
load net axi_rdata[4] -attr @name axi_rdata[4] -attr @rip 4 -port axi_rdata[4] -pin u_dma axi_rdata[4]
load net axi_rdata[5] -attr @name axi_rdata[5] -attr @rip 5 -port axi_rdata[5] -pin u_dma axi_rdata[5]
load net axi_rdata[6] -attr @name axi_rdata[6] -attr @rip 6 -port axi_rdata[6] -pin u_dma axi_rdata[6]
load net axi_rdata[7] -attr @name axi_rdata[7] -attr @rip 7 -port axi_rdata[7] -pin u_dma axi_rdata[7]
load net axi_rdata[8] -attr @name axi_rdata[8] -attr @rip 8 -port axi_rdata[8] -pin u_dma axi_rdata[8]
load net axi_rdata[9] -attr @name axi_rdata[9] -attr @rip 9 -port axi_rdata[9] -pin u_dma axi_rdata[9]
load net axi_rdata[10] -attr @name axi_rdata[10] -attr @rip 10 -port axi_rdata[10] -pin u_dma axi_rdata[10]
load net axi_rdata[11] -attr @name axi_rdata[11] -attr @rip 11 -port axi_rdata[11] -pin u_dma axi_rdata[11]
load net axi_rdata[12] -attr @name axi_rdata[12] -attr @rip 12 -port axi_rdata[12] -pin u_dma axi_rdata[12]
load net axi_rdata[13] -attr @name axi_rdata[13] -attr @rip 13 -port axi_rdata[13] -pin u_dma axi_rdata[13]
load net axi_rdata[14] -attr @name axi_rdata[14] -attr @rip 14 -port axi_rdata[14] -pin u_dma axi_rdata[14]
load net axi_rdata[15] -attr @name axi_rdata[15] -attr @rip 15 -port axi_rdata[15] -pin u_dma axi_rdata[15]
load net axi_rdata[16] -attr @name axi_rdata[16] -attr @rip 16 -port axi_rdata[16] -pin u_dma axi_rdata[16]
load net axi_rdata[17] -attr @name axi_rdata[17] -attr @rip 17 -port axi_rdata[17] -pin u_dma axi_rdata[17]
load net axi_rdata[18] -attr @name axi_rdata[18] -attr @rip 18 -port axi_rdata[18] -pin u_dma axi_rdata[18]
load net axi_rdata[19] -attr @name axi_rdata[19] -attr @rip 19 -port axi_rdata[19] -pin u_dma axi_rdata[19]
load net axi_rdata[20] -attr @name axi_rdata[20] -attr @rip 20 -port axi_rdata[20] -pin u_dma axi_rdata[20]
load net axi_rdata[21] -attr @name axi_rdata[21] -attr @rip 21 -port axi_rdata[21] -pin u_dma axi_rdata[21]
load net axi_rdata[22] -attr @name axi_rdata[22] -attr @rip 22 -port axi_rdata[22] -pin u_dma axi_rdata[22]
load net axi_rdata[23] -attr @name axi_rdata[23] -attr @rip 23 -port axi_rdata[23] -pin u_dma axi_rdata[23]
load net axi_rdata[24] -attr @name axi_rdata[24] -attr @rip 24 -port axi_rdata[24] -pin u_dma axi_rdata[24]
load net axi_rdata[25] -attr @name axi_rdata[25] -attr @rip 25 -port axi_rdata[25] -pin u_dma axi_rdata[25]
load net axi_rdata[26] -attr @name axi_rdata[26] -attr @rip 26 -port axi_rdata[26] -pin u_dma axi_rdata[26]
load net axi_rdata[27] -attr @name axi_rdata[27] -attr @rip 27 -port axi_rdata[27] -pin u_dma axi_rdata[27]
load net axi_rdata[28] -attr @name axi_rdata[28] -attr @rip 28 -port axi_rdata[28] -pin u_dma axi_rdata[28]
load net axi_rdata[29] -attr @name axi_rdata[29] -attr @rip 29 -port axi_rdata[29] -pin u_dma axi_rdata[29]
load net axi_rdata[30] -attr @name axi_rdata[30] -attr @rip 30 -port axi_rdata[30] -pin u_dma axi_rdata[30]
load net axi_rdata[31] -attr @name axi_rdata[31] -attr @rip 31 -port axi_rdata[31] -pin u_dma axi_rdata[31]
load net axi_arready -attr @name axi_arready -port axi_arready -pin u_dma axi_arready
netloc axi_arready 1 0 7 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
load net axi_arvalid -attr @name axi_arvalid -port axi_arvalid -pin u_dma axi_arvalid
netloc axi_arvalid 1 7 1 NJ 120
load net axi_araddr[0] -attr @name axi_araddr[0] -attr @rip 0 -port axi_araddr[0] -pin u_dma axi_araddr[0]
load net axi_araddr[1] -attr @name axi_araddr[1] -attr @rip 1 -port axi_araddr[1] -pin u_dma axi_araddr[1]
load net axi_araddr[2] -attr @name axi_araddr[2] -attr @rip 2 -port axi_araddr[2] -pin u_dma axi_araddr[2]
load net axi_araddr[3] -attr @name axi_araddr[3] -attr @rip 3 -port axi_araddr[3] -pin u_dma axi_araddr[3]
load net axi_araddr[4] -attr @name axi_araddr[4] -attr @rip 4 -port axi_araddr[4] -pin u_dma axi_araddr[4]
load net axi_araddr[5] -attr @name axi_araddr[5] -attr @rip 5 -port axi_araddr[5] -pin u_dma axi_araddr[5]
load net axi_araddr[6] -attr @name axi_araddr[6] -attr @rip 6 -port axi_araddr[6] -pin u_dma axi_araddr[6]
load net axi_araddr[7] -attr @name axi_araddr[7] -attr @rip 7 -port axi_araddr[7] -pin u_dma axi_araddr[7]
load net axi_araddr[8] -attr @name axi_araddr[8] -attr @rip 8 -port axi_araddr[8] -pin u_dma axi_araddr[8]
load net axi_araddr[9] -attr @name axi_araddr[9] -attr @rip 9 -port axi_araddr[9] -pin u_dma axi_araddr[9]
load net axi_araddr[10] -attr @name axi_araddr[10] -attr @rip 10 -port axi_araddr[10] -pin u_dma axi_araddr[10]
load net axi_araddr[11] -attr @name axi_araddr[11] -attr @rip 11 -port axi_araddr[11] -pin u_dma axi_araddr[11]
load net axi_araddr[12] -attr @name axi_araddr[12] -attr @rip 12 -port axi_araddr[12] -pin u_dma axi_araddr[12]
load net axi_araddr[13] -attr @name axi_araddr[13] -attr @rip 13 -port axi_araddr[13] -pin u_dma axi_araddr[13]
load net axi_araddr[14] -attr @name axi_araddr[14] -attr @rip 14 -port axi_araddr[14] -pin u_dma axi_araddr[14]
load net axi_araddr[15] -attr @name axi_araddr[15] -attr @rip 15 -port axi_araddr[15] -pin u_dma axi_araddr[15]
load net axi_araddr[16] -attr @name axi_araddr[16] -attr @rip 16 -port axi_araddr[16] -pin u_dma axi_araddr[16]
load net axi_araddr[17] -attr @name axi_araddr[17] -attr @rip 17 -port axi_araddr[17] -pin u_dma axi_araddr[17]
load net axi_araddr[18] -attr @name axi_araddr[18] -attr @rip 18 -port axi_araddr[18] -pin u_dma axi_araddr[18]
load net axi_araddr[19] -attr @name axi_araddr[19] -attr @rip 19 -port axi_araddr[19] -pin u_dma axi_araddr[19]
load net axi_araddr[20] -attr @name axi_araddr[20] -attr @rip 20 -port axi_araddr[20] -pin u_dma axi_araddr[20]
load net axi_araddr[21] -attr @name axi_araddr[21] -attr @rip 21 -port axi_araddr[21] -pin u_dma axi_araddr[21]
load net axi_araddr[22] -attr @name axi_araddr[22] -attr @rip 22 -port axi_araddr[22] -pin u_dma axi_araddr[22]
load net axi_araddr[23] -attr @name axi_araddr[23] -attr @rip 23 -port axi_araddr[23] -pin u_dma axi_araddr[23]
load net axi_araddr[24] -attr @name axi_araddr[24] -attr @rip 24 -port axi_araddr[24] -pin u_dma axi_araddr[24]
load net axi_araddr[25] -attr @name axi_araddr[25] -attr @rip 25 -port axi_araddr[25] -pin u_dma axi_araddr[25]
load net axi_araddr[26] -attr @name axi_araddr[26] -attr @rip 26 -port axi_araddr[26] -pin u_dma axi_araddr[26]
load net axi_araddr[27] -attr @name axi_araddr[27] -attr @rip 27 -port axi_araddr[27] -pin u_dma axi_araddr[27]
load net axi_araddr[28] -attr @name axi_araddr[28] -attr @rip 28 -port axi_araddr[28] -pin u_dma axi_araddr[28]
load net axi_araddr[29] -attr @name axi_araddr[29] -attr @rip 29 -port axi_araddr[29] -pin u_dma axi_araddr[29]
load net axi_araddr[30] -attr @name axi_araddr[30] -attr @rip 30 -port axi_araddr[30] -pin u_dma axi_araddr[30]
load net axi_araddr[31] -attr @name axi_araddr[31] -attr @rip 31 -port axi_araddr[31] -pin u_dma axi_araddr[31]
load net s_axi_rvalid -attr @name s_axi_rvalid -port s_axi_rvalid -pin u_axi_slave s_axi_rvalid
netloc s_axi_rvalid 1 6 2 NJ 570 NJ
load net s_axi_arready -attr @name s_axi_arready -port s_axi_arready -pin u_axi_slave s_axi_arready
netloc s_axi_arready 1 6 2 NJ 490 NJ
load net s_axi_rdata[0] -attr @name s_axi_rdata[0] -attr @rip 0 -port s_axi_rdata[0] -pin u_axi_slave s_axi_rdata[0]
load net s_axi_rdata[1] -attr @name s_axi_rdata[1] -attr @rip 1 -port s_axi_rdata[1] -pin u_axi_slave s_axi_rdata[1]
load net s_axi_rdata[2] -attr @name s_axi_rdata[2] -attr @rip 2 -port s_axi_rdata[2] -pin u_axi_slave s_axi_rdata[2]
load net s_axi_rdata[3] -attr @name s_axi_rdata[3] -attr @rip 3 -port s_axi_rdata[3] -pin u_axi_slave s_axi_rdata[3]
load net s_axi_rdata[4] -attr @name s_axi_rdata[4] -attr @rip 4 -port s_axi_rdata[4] -pin u_axi_slave s_axi_rdata[4]
load net s_axi_rdata[5] -attr @name s_axi_rdata[5] -attr @rip 5 -port s_axi_rdata[5] -pin u_axi_slave s_axi_rdata[5]
load net s_axi_rdata[6] -attr @name s_axi_rdata[6] -attr @rip 6 -port s_axi_rdata[6] -pin u_axi_slave s_axi_rdata[6]
load net s_axi_rdata[7] -attr @name s_axi_rdata[7] -attr @rip 7 -port s_axi_rdata[7] -pin u_axi_slave s_axi_rdata[7]
load net s_axi_rdata[8] -attr @name s_axi_rdata[8] -attr @rip 8 -port s_axi_rdata[8] -pin u_axi_slave s_axi_rdata[8]
load net s_axi_rdata[9] -attr @name s_axi_rdata[9] -attr @rip 9 -port s_axi_rdata[9] -pin u_axi_slave s_axi_rdata[9]
load net s_axi_rdata[10] -attr @name s_axi_rdata[10] -attr @rip 10 -port s_axi_rdata[10] -pin u_axi_slave s_axi_rdata[10]
load net s_axi_rdata[11] -attr @name s_axi_rdata[11] -attr @rip 11 -port s_axi_rdata[11] -pin u_axi_slave s_axi_rdata[11]
load net s_axi_rdata[12] -attr @name s_axi_rdata[12] -attr @rip 12 -port s_axi_rdata[12] -pin u_axi_slave s_axi_rdata[12]
load net s_axi_rdata[13] -attr @name s_axi_rdata[13] -attr @rip 13 -port s_axi_rdata[13] -pin u_axi_slave s_axi_rdata[13]
load net s_axi_rdata[14] -attr @name s_axi_rdata[14] -attr @rip 14 -port s_axi_rdata[14] -pin u_axi_slave s_axi_rdata[14]
load net s_axi_rdata[15] -attr @name s_axi_rdata[15] -attr @rip 15 -port s_axi_rdata[15] -pin u_axi_slave s_axi_rdata[15]
load net s_axi_rdata[16] -attr @name s_axi_rdata[16] -attr @rip 16 -port s_axi_rdata[16] -pin u_axi_slave s_axi_rdata[16]
load net s_axi_rdata[17] -attr @name s_axi_rdata[17] -attr @rip 17 -port s_axi_rdata[17] -pin u_axi_slave s_axi_rdata[17]
load net s_axi_rdata[18] -attr @name s_axi_rdata[18] -attr @rip 18 -port s_axi_rdata[18] -pin u_axi_slave s_axi_rdata[18]
load net s_axi_rdata[19] -attr @name s_axi_rdata[19] -attr @rip 19 -port s_axi_rdata[19] -pin u_axi_slave s_axi_rdata[19]
load net s_axi_rdata[20] -attr @name s_axi_rdata[20] -attr @rip 20 -port s_axi_rdata[20] -pin u_axi_slave s_axi_rdata[20]
load net s_axi_rdata[21] -attr @name s_axi_rdata[21] -attr @rip 21 -port s_axi_rdata[21] -pin u_axi_slave s_axi_rdata[21]
load net s_axi_rdata[22] -attr @name s_axi_rdata[22] -attr @rip 22 -port s_axi_rdata[22] -pin u_axi_slave s_axi_rdata[22]
load net s_axi_rdata[23] -attr @name s_axi_rdata[23] -attr @rip 23 -port s_axi_rdata[23] -pin u_axi_slave s_axi_rdata[23]
load net s_axi_rdata[24] -attr @name s_axi_rdata[24] -attr @rip 24 -port s_axi_rdata[24] -pin u_axi_slave s_axi_rdata[24]
load net s_axi_rdata[25] -attr @name s_axi_rdata[25] -attr @rip 25 -port s_axi_rdata[25] -pin u_axi_slave s_axi_rdata[25]
load net s_axi_rdata[26] -attr @name s_axi_rdata[26] -attr @rip 26 -port s_axi_rdata[26] -pin u_axi_slave s_axi_rdata[26]
load net s_axi_rdata[27] -attr @name s_axi_rdata[27] -attr @rip 27 -port s_axi_rdata[27] -pin u_axi_slave s_axi_rdata[27]
load net s_axi_rdata[28] -attr @name s_axi_rdata[28] -attr @rip 28 -port s_axi_rdata[28] -pin u_axi_slave s_axi_rdata[28]
load net s_axi_rdata[29] -attr @name s_axi_rdata[29] -attr @rip 29 -port s_axi_rdata[29] -pin u_axi_slave s_axi_rdata[29]
load net s_axi_rdata[30] -attr @name s_axi_rdata[30] -attr @rip 30 -port s_axi_rdata[30] -pin u_axi_slave s_axi_rdata[30]
load net s_axi_rdata[31] -attr @name s_axi_rdata[31] -attr @rip 31 -port s_axi_rdata[31] -pin u_axi_slave s_axi_rdata[31]
load net s_axi_bvalid -attr @name s_axi_bvalid -port s_axi_bvalid -pin u_axi_slave s_axi_bvalid
netloc s_axi_bvalid 1 6 2 NJ 530 NJ
load net s_axi_wready -attr @name s_axi_wready -port s_axi_wready -pin u_axi_slave s_axi_wready
netloc s_axi_wready 1 6 2 NJ 590 NJ
load net s_axi_awready -attr @name s_axi_awready -port s_axi_awready -pin u_axi_slave s_axi_awready
netloc s_axi_awready 1 6 2 NJ 510 NJ
load net s_axi_arvalid -attr @name s_axi_arvalid -port s_axi_arvalid -pin u_axi_slave s_axi_arvalid
netloc s_axi_arvalid 1 0 6 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ
load net s_axi_araddr[0] -attr @name s_axi_araddr[0] -attr @rip 0 -port s_axi_araddr[0] -pin u_axi_slave s_axi_araddr[0]
load net s_axi_araddr[1] -attr @name s_axi_araddr[1] -attr @rip 1 -port s_axi_araddr[1] -pin u_axi_slave s_axi_araddr[1]
load net s_axi_araddr[2] -attr @name s_axi_araddr[2] -attr @rip 2 -port s_axi_araddr[2] -pin u_axi_slave s_axi_araddr[2]
load net s_axi_araddr[3] -attr @name s_axi_araddr[3] -attr @rip 3 -port s_axi_araddr[3] -pin u_axi_slave s_axi_araddr[3]
load net s_axi_araddr[4] -attr @name s_axi_araddr[4] -attr @rip 4 -port s_axi_araddr[4] -pin u_axi_slave s_axi_araddr[4]
load net s_axi_araddr[5] -attr @name s_axi_araddr[5] -attr @rip 5 -port s_axi_araddr[5] -pin u_axi_slave s_axi_araddr[5]
load net s_axi_araddr[6] -attr @name s_axi_araddr[6] -attr @rip 6 -port s_axi_araddr[6] -pin u_axi_slave s_axi_araddr[6]
load net s_axi_araddr[7] -attr @name s_axi_araddr[7] -attr @rip 7 -port s_axi_araddr[7] -pin u_axi_slave s_axi_araddr[7]
load net s_axi_araddr[8] -attr @name s_axi_araddr[8] -attr @rip 8 -port s_axi_araddr[8] -pin u_axi_slave s_axi_araddr[8]
load net s_axi_araddr[9] -attr @name s_axi_araddr[9] -attr @rip 9 -port s_axi_araddr[9] -pin u_axi_slave s_axi_araddr[9]
load net s_axi_araddr[10] -attr @name s_axi_araddr[10] -attr @rip 10 -port s_axi_araddr[10] -pin u_axi_slave s_axi_araddr[10]
load net s_axi_araddr[11] -attr @name s_axi_araddr[11] -attr @rip 11 -port s_axi_araddr[11] -pin u_axi_slave s_axi_araddr[11]
load net s_axi_araddr[12] -attr @name s_axi_araddr[12] -attr @rip 12 -port s_axi_araddr[12] -pin u_axi_slave s_axi_araddr[12]
load net s_axi_araddr[13] -attr @name s_axi_araddr[13] -attr @rip 13 -port s_axi_araddr[13] -pin u_axi_slave s_axi_araddr[13]
load net s_axi_araddr[14] -attr @name s_axi_araddr[14] -attr @rip 14 -port s_axi_araddr[14] -pin u_axi_slave s_axi_araddr[14]
load net s_axi_araddr[15] -attr @name s_axi_araddr[15] -attr @rip 15 -port s_axi_araddr[15] -pin u_axi_slave s_axi_araddr[15]
load net s_axi_araddr[16] -attr @name s_axi_araddr[16] -attr @rip 16 -port s_axi_araddr[16] -pin u_axi_slave s_axi_araddr[16]
load net s_axi_araddr[17] -attr @name s_axi_araddr[17] -attr @rip 17 -port s_axi_araddr[17] -pin u_axi_slave s_axi_araddr[17]
load net s_axi_araddr[18] -attr @name s_axi_araddr[18] -attr @rip 18 -port s_axi_araddr[18] -pin u_axi_slave s_axi_araddr[18]
load net s_axi_araddr[19] -attr @name s_axi_araddr[19] -attr @rip 19 -port s_axi_araddr[19] -pin u_axi_slave s_axi_araddr[19]
load net s_axi_araddr[20] -attr @name s_axi_araddr[20] -attr @rip 20 -port s_axi_araddr[20] -pin u_axi_slave s_axi_araddr[20]
load net s_axi_araddr[21] -attr @name s_axi_araddr[21] -attr @rip 21 -port s_axi_araddr[21] -pin u_axi_slave s_axi_araddr[21]
load net s_axi_araddr[22] -attr @name s_axi_araddr[22] -attr @rip 22 -port s_axi_araddr[22] -pin u_axi_slave s_axi_araddr[22]
load net s_axi_araddr[23] -attr @name s_axi_araddr[23] -attr @rip 23 -port s_axi_araddr[23] -pin u_axi_slave s_axi_araddr[23]
load net s_axi_araddr[24] -attr @name s_axi_araddr[24] -attr @rip 24 -port s_axi_araddr[24] -pin u_axi_slave s_axi_araddr[24]
load net s_axi_araddr[25] -attr @name s_axi_araddr[25] -attr @rip 25 -port s_axi_araddr[25] -pin u_axi_slave s_axi_araddr[25]
load net s_axi_araddr[26] -attr @name s_axi_araddr[26] -attr @rip 26 -port s_axi_araddr[26] -pin u_axi_slave s_axi_araddr[26]
load net s_axi_araddr[27] -attr @name s_axi_araddr[27] -attr @rip 27 -port s_axi_araddr[27] -pin u_axi_slave s_axi_araddr[27]
load net s_axi_araddr[28] -attr @name s_axi_araddr[28] -attr @rip 28 -port s_axi_araddr[28] -pin u_axi_slave s_axi_araddr[28]
load net s_axi_araddr[29] -attr @name s_axi_araddr[29] -attr @rip 29 -port s_axi_araddr[29] -pin u_axi_slave s_axi_araddr[29]
load net s_axi_araddr[30] -attr @name s_axi_araddr[30] -attr @rip 30 -port s_axi_araddr[30] -pin u_axi_slave s_axi_araddr[30]
load net s_axi_araddr[31] -attr @name s_axi_araddr[31] -attr @rip 31 -port s_axi_araddr[31] -pin u_axi_slave s_axi_araddr[31]
load net s_axi_wdata[0] -attr @name s_axi_wdata[0] -attr @rip 0 -port s_axi_wdata[0] -pin u_axi_slave s_axi_wdata[0]
load net s_axi_wdata[1] -attr @name s_axi_wdata[1] -attr @rip 1 -port s_axi_wdata[1] -pin u_axi_slave s_axi_wdata[1]
load net s_axi_wdata[2] -attr @name s_axi_wdata[2] -attr @rip 2 -port s_axi_wdata[2] -pin u_axi_slave s_axi_wdata[2]
load net s_axi_wdata[3] -attr @name s_axi_wdata[3] -attr @rip 3 -port s_axi_wdata[3] -pin u_axi_slave s_axi_wdata[3]
load net s_axi_wdata[4] -attr @name s_axi_wdata[4] -attr @rip 4 -port s_axi_wdata[4] -pin u_axi_slave s_axi_wdata[4]
load net s_axi_wdata[5] -attr @name s_axi_wdata[5] -attr @rip 5 -port s_axi_wdata[5] -pin u_axi_slave s_axi_wdata[5]
load net s_axi_wdata[6] -attr @name s_axi_wdata[6] -attr @rip 6 -port s_axi_wdata[6] -pin u_axi_slave s_axi_wdata[6]
load net s_axi_wdata[7] -attr @name s_axi_wdata[7] -attr @rip 7 -port s_axi_wdata[7] -pin u_axi_slave s_axi_wdata[7]
load net s_axi_wdata[8] -attr @name s_axi_wdata[8] -attr @rip 8 -port s_axi_wdata[8] -pin u_axi_slave s_axi_wdata[8]
load net s_axi_wdata[9] -attr @name s_axi_wdata[9] -attr @rip 9 -port s_axi_wdata[9] -pin u_axi_slave s_axi_wdata[9]
load net s_axi_wdata[10] -attr @name s_axi_wdata[10] -attr @rip 10 -port s_axi_wdata[10] -pin u_axi_slave s_axi_wdata[10]
load net s_axi_wdata[11] -attr @name s_axi_wdata[11] -attr @rip 11 -port s_axi_wdata[11] -pin u_axi_slave s_axi_wdata[11]
load net s_axi_wdata[12] -attr @name s_axi_wdata[12] -attr @rip 12 -port s_axi_wdata[12] -pin u_axi_slave s_axi_wdata[12]
load net s_axi_wdata[13] -attr @name s_axi_wdata[13] -attr @rip 13 -port s_axi_wdata[13] -pin u_axi_slave s_axi_wdata[13]
load net s_axi_wdata[14] -attr @name s_axi_wdata[14] -attr @rip 14 -port s_axi_wdata[14] -pin u_axi_slave s_axi_wdata[14]
load net s_axi_wdata[15] -attr @name s_axi_wdata[15] -attr @rip 15 -port s_axi_wdata[15] -pin u_axi_slave s_axi_wdata[15]
load net s_axi_wdata[16] -attr @name s_axi_wdata[16] -attr @rip 16 -port s_axi_wdata[16] -pin u_axi_slave s_axi_wdata[16]
load net s_axi_wdata[17] -attr @name s_axi_wdata[17] -attr @rip 17 -port s_axi_wdata[17] -pin u_axi_slave s_axi_wdata[17]
load net s_axi_wdata[18] -attr @name s_axi_wdata[18] -attr @rip 18 -port s_axi_wdata[18] -pin u_axi_slave s_axi_wdata[18]
load net s_axi_wdata[19] -attr @name s_axi_wdata[19] -attr @rip 19 -port s_axi_wdata[19] -pin u_axi_slave s_axi_wdata[19]
load net s_axi_wdata[20] -attr @name s_axi_wdata[20] -attr @rip 20 -port s_axi_wdata[20] -pin u_axi_slave s_axi_wdata[20]
load net s_axi_wdata[21] -attr @name s_axi_wdata[21] -attr @rip 21 -port s_axi_wdata[21] -pin u_axi_slave s_axi_wdata[21]
load net s_axi_wdata[22] -attr @name s_axi_wdata[22] -attr @rip 22 -port s_axi_wdata[22] -pin u_axi_slave s_axi_wdata[22]
load net s_axi_wdata[23] -attr @name s_axi_wdata[23] -attr @rip 23 -port s_axi_wdata[23] -pin u_axi_slave s_axi_wdata[23]
load net s_axi_wdata[24] -attr @name s_axi_wdata[24] -attr @rip 24 -port s_axi_wdata[24] -pin u_axi_slave s_axi_wdata[24]
load net s_axi_wdata[25] -attr @name s_axi_wdata[25] -attr @rip 25 -port s_axi_wdata[25] -pin u_axi_slave s_axi_wdata[25]
load net s_axi_wdata[26] -attr @name s_axi_wdata[26] -attr @rip 26 -port s_axi_wdata[26] -pin u_axi_slave s_axi_wdata[26]
load net s_axi_wdata[27] -attr @name s_axi_wdata[27] -attr @rip 27 -port s_axi_wdata[27] -pin u_axi_slave s_axi_wdata[27]
load net s_axi_wdata[28] -attr @name s_axi_wdata[28] -attr @rip 28 -port s_axi_wdata[28] -pin u_axi_slave s_axi_wdata[28]
load net s_axi_wdata[29] -attr @name s_axi_wdata[29] -attr @rip 29 -port s_axi_wdata[29] -pin u_axi_slave s_axi_wdata[29]
load net s_axi_wdata[30] -attr @name s_axi_wdata[30] -attr @rip 30 -port s_axi_wdata[30] -pin u_axi_slave s_axi_wdata[30]
load net s_axi_wdata[31] -attr @name s_axi_wdata[31] -attr @rip 31 -port s_axi_wdata[31] -pin u_axi_slave s_axi_wdata[31]
load net s_axi_wvalid -attr @name s_axi_wvalid -port s_axi_wvalid -pin u_axi_slave s_axi_wvalid
netloc s_axi_wvalid 1 0 6 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ
load net s_axi_awvalid -attr @name s_axi_awvalid -port s_axi_awvalid -pin u_axi_slave s_axi_awvalid
netloc s_axi_awvalid 1 0 6 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ
load net s_axi_awaddr[0] -attr @name s_axi_awaddr[0] -attr @rip 0 -port s_axi_awaddr[0] -pin u_axi_slave s_axi_awaddr[0]
load net s_axi_awaddr[1] -attr @name s_axi_awaddr[1] -attr @rip 1 -port s_axi_awaddr[1] -pin u_axi_slave s_axi_awaddr[1]
load net s_axi_awaddr[2] -attr @name s_axi_awaddr[2] -attr @rip 2 -port s_axi_awaddr[2] -pin u_axi_slave s_axi_awaddr[2]
load net s_axi_awaddr[3] -attr @name s_axi_awaddr[3] -attr @rip 3 -port s_axi_awaddr[3] -pin u_axi_slave s_axi_awaddr[3]
load net s_axi_awaddr[4] -attr @name s_axi_awaddr[4] -attr @rip 4 -port s_axi_awaddr[4] -pin u_axi_slave s_axi_awaddr[4]
load net s_axi_awaddr[5] -attr @name s_axi_awaddr[5] -attr @rip 5 -port s_axi_awaddr[5] -pin u_axi_slave s_axi_awaddr[5]
load net s_axi_awaddr[6] -attr @name s_axi_awaddr[6] -attr @rip 6 -port s_axi_awaddr[6] -pin u_axi_slave s_axi_awaddr[6]
load net s_axi_awaddr[7] -attr @name s_axi_awaddr[7] -attr @rip 7 -port s_axi_awaddr[7] -pin u_axi_slave s_axi_awaddr[7]
load net s_axi_awaddr[8] -attr @name s_axi_awaddr[8] -attr @rip 8 -port s_axi_awaddr[8] -pin u_axi_slave s_axi_awaddr[8]
load net s_axi_awaddr[9] -attr @name s_axi_awaddr[9] -attr @rip 9 -port s_axi_awaddr[9] -pin u_axi_slave s_axi_awaddr[9]
load net s_axi_awaddr[10] -attr @name s_axi_awaddr[10] -attr @rip 10 -port s_axi_awaddr[10] -pin u_axi_slave s_axi_awaddr[10]
load net s_axi_awaddr[11] -attr @name s_axi_awaddr[11] -attr @rip 11 -port s_axi_awaddr[11] -pin u_axi_slave s_axi_awaddr[11]
load net s_axi_awaddr[12] -attr @name s_axi_awaddr[12] -attr @rip 12 -port s_axi_awaddr[12] -pin u_axi_slave s_axi_awaddr[12]
load net s_axi_awaddr[13] -attr @name s_axi_awaddr[13] -attr @rip 13 -port s_axi_awaddr[13] -pin u_axi_slave s_axi_awaddr[13]
load net s_axi_awaddr[14] -attr @name s_axi_awaddr[14] -attr @rip 14 -port s_axi_awaddr[14] -pin u_axi_slave s_axi_awaddr[14]
load net s_axi_awaddr[15] -attr @name s_axi_awaddr[15] -attr @rip 15 -port s_axi_awaddr[15] -pin u_axi_slave s_axi_awaddr[15]
load net s_axi_awaddr[16] -attr @name s_axi_awaddr[16] -attr @rip 16 -port s_axi_awaddr[16] -pin u_axi_slave s_axi_awaddr[16]
load net s_axi_awaddr[17] -attr @name s_axi_awaddr[17] -attr @rip 17 -port s_axi_awaddr[17] -pin u_axi_slave s_axi_awaddr[17]
load net s_axi_awaddr[18] -attr @name s_axi_awaddr[18] -attr @rip 18 -port s_axi_awaddr[18] -pin u_axi_slave s_axi_awaddr[18]
load net s_axi_awaddr[19] -attr @name s_axi_awaddr[19] -attr @rip 19 -port s_axi_awaddr[19] -pin u_axi_slave s_axi_awaddr[19]
load net s_axi_awaddr[20] -attr @name s_axi_awaddr[20] -attr @rip 20 -port s_axi_awaddr[20] -pin u_axi_slave s_axi_awaddr[20]
load net s_axi_awaddr[21] -attr @name s_axi_awaddr[21] -attr @rip 21 -port s_axi_awaddr[21] -pin u_axi_slave s_axi_awaddr[21]
load net s_axi_awaddr[22] -attr @name s_axi_awaddr[22] -attr @rip 22 -port s_axi_awaddr[22] -pin u_axi_slave s_axi_awaddr[22]
load net s_axi_awaddr[23] -attr @name s_axi_awaddr[23] -attr @rip 23 -port s_axi_awaddr[23] -pin u_axi_slave s_axi_awaddr[23]
load net s_axi_awaddr[24] -attr @name s_axi_awaddr[24] -attr @rip 24 -port s_axi_awaddr[24] -pin u_axi_slave s_axi_awaddr[24]
load net s_axi_awaddr[25] -attr @name s_axi_awaddr[25] -attr @rip 25 -port s_axi_awaddr[25] -pin u_axi_slave s_axi_awaddr[25]
load net s_axi_awaddr[26] -attr @name s_axi_awaddr[26] -attr @rip 26 -port s_axi_awaddr[26] -pin u_axi_slave s_axi_awaddr[26]
load net s_axi_awaddr[27] -attr @name s_axi_awaddr[27] -attr @rip 27 -port s_axi_awaddr[27] -pin u_axi_slave s_axi_awaddr[27]
load net s_axi_awaddr[28] -attr @name s_axi_awaddr[28] -attr @rip 28 -port s_axi_awaddr[28] -pin u_axi_slave s_axi_awaddr[28]
load net s_axi_awaddr[29] -attr @name s_axi_awaddr[29] -attr @rip 29 -port s_axi_awaddr[29] -pin u_axi_slave s_axi_awaddr[29]
load net s_axi_awaddr[30] -attr @name s_axi_awaddr[30] -attr @rip 30 -port s_axi_awaddr[30] -pin u_axi_slave s_axi_awaddr[30]
load net s_axi_awaddr[31] -attr @name s_axi_awaddr[31] -attr @rip 31 -port s_axi_awaddr[31] -pin u_axi_slave s_axi_awaddr[31]
load net rst_n -attr @name rst_n -pin idle_counter idle_counter[15]|clr -pin idle_counter idle_counter[14]|clr -pin idle_counter idle_counter[13]|clr -pin idle_counter idle_counter[12]|clr -pin idle_counter idle_counter[11]|clr -pin idle_counter idle_counter[10]|clr -pin idle_counter idle_counter[9]|clr -pin idle_counter idle_counter[8]|clr -pin idle_counter idle_counter[7]|clr -pin idle_counter idle_counter[6]|clr -pin idle_counter idle_counter[5]|clr -pin idle_counter idle_counter[4]|clr -pin idle_counter idle_counter[3]|clr -pin idle_counter idle_counter[2]|clr -pin idle_counter idle_counter[1]|clr -pin idle_counter idle_counter[0]|clr -port rst_n -pin u_axi_slave rst_n -pin u_dma rst_n
netloc rst_n 1 0 7 NJ 270 NJ 270 NJ 270 NJ 270N 680J 260 950 410 1310
load net clk -attr @name clk -port clk -pin idle_counter idle_counter[15]|clk -pin idle_counter idle_counter[14]|clk -pin idle_counter idle_counter[13]|clk -pin idle_counter idle_counter[12]|clk -pin idle_counter idle_counter[11]|clk -pin idle_counter idle_counter[10]|clk -pin idle_counter idle_counter[9]|clk -pin idle_counter idle_counter[8]|clk -pin idle_counter idle_counter[7]|clk -pin idle_counter idle_counter[6]|clk -pin idle_counter idle_counter[5]|clk -pin idle_counter idle_counter[4]|clk -pin idle_counter idle_counter[3]|clk -pin idle_counter idle_counter[2]|clk -pin idle_counter idle_counter[1]|clk -pin idle_counter idle_counter[0]|clk -pin u_axi_slave clk -pin u_clk_gate clk
netloc clk 1 0 6 NJ 210 NJ 210 NJ 210 500 310 720J 280 930
load net vdd -power -attr @name vdd -pin LessThan_0 b[5] -pin LessThan_0 b[4] -pin LessThan_0 b[1] -pin LessThan_1 b[7] -pin LessThan_1 b[6] -pin LessThan_1 b[3] -pin add_0 b[0]
load net gnd -ground -attr @name gnd -pin LessThan_0 cin -pin LessThan_0 b[15] -pin LessThan_0 b[14] -pin LessThan_0 b[13] -pin LessThan_0 b[12] -pin LessThan_0 b[11] -pin LessThan_0 b[10] -pin LessThan_0 b[9] -pin LessThan_0 b[8] -pin LessThan_0 b[7] -pin LessThan_0 b[6] -pin LessThan_0 b[3] -pin LessThan_0 b[2] -pin LessThan_0 b[0] -pin LessThan_1 cin -pin LessThan_1 b[15] -pin LessThan_1 b[14] -pin LessThan_1 b[13] -pin LessThan_1 b[12] -pin LessThan_1 b[11] -pin LessThan_1 b[10] -pin LessThan_1 b[9] -pin LessThan_1 b[8] -pin LessThan_1 b[5] -pin LessThan_1 b[4] -pin LessThan_1 b[2] -pin LessThan_1 b[1] -pin LessThan_1 b[0] -pin add_0 cin -pin add_0 b[15] -pin add_0 b[14] -pin add_0 b[13] -pin add_0 b[12] -pin add_0 b[11] -pin add_0 b[10] -pin add_0 b[9] -pin add_0 b[8] -pin add_0 b[7] -pin add_0 b[6] -pin add_0 b[5] -pin add_0 b[4] -pin add_0 b[3] -pin add_0 b[2] -pin add_0 b[1] -pin i24 i24|d1 -pin i24 i25|d1 -pin i24 i26|d1 -pin i24 i27|d1 -pin i24 i28|d1 -pin i24 i29|d1 -pin i24 i30|d1 -pin i24 i31|d1 -pin i24 i32|d1 -pin i24 i33|d1 -pin i24 i34|d1 -pin i24 i35|d1 -pin i24 i36|d1 -pin i24 i37|d1 -pin i24 i38|d1 -pin i24 i39|d1
load netBundle n146 16 n146 n147 n148 n149 n150 n151 n152 n153 n154 n155 n156 n157 n158 n159 n160 n161 -attr @name n146
netbloc n146 1 1 1 NJ 410
load netBundle n162 16 n162 n163 n164 n165 n166 n167 n168 n169 n170 n171 n172 n173 n174 n175 n176 n177 -attr @name n162
netbloc n162 1 2 1 330 420n
load netBundle n178 16 n178 n179 n180 n181 n182 n183 n184 n185 n186 n187 n188 n189 n190 n191 n192 n193 -attr @name n178
netbloc n178 1 3 1 520 230n
load netBundle idle_counter [15:0] -attr @name idle_counter
netbloc idle_counter 1 0 6 20 450 200 290 NJ 290 NJ 290 700 230 NJ
load netBundle transfer_len [31:0] -attr @name transfer_len
netbloc transfer_len 1 6 1 1370 320n
load netBundle dest_addr [31:0] -attr @name dest_addr
netbloc dest_addr 1 6 1 1290 220n
load netBundle src_addr [31:0] -attr @name src_addr
netbloc src_addr 1 6 1 1330 280n
load netBundle axi_wdata [31:0] -attr @name axi_wdata
netbloc axi_wdata 1 7 1 NJ 220
load netBundle axi_awaddr [31:0] -attr @name axi_awaddr
netbloc axi_awaddr 1 7 1 NJ 140
load netBundle axi_rdata [31:0] -attr @name axi_rdata
netbloc axi_rdata 1 0 7 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ
load netBundle axi_araddr [31:0] -attr @name axi_araddr
netbloc axi_araddr 1 7 1 NJ 100
load netBundle s_axi_rdata [31:0] -attr @name s_axi_rdata
netbloc s_axi_rdata 1 6 2 NJ 550 NJ
load netBundle s_axi_araddr [31:0] -attr @name s_axi_araddr
netbloc s_axi_araddr 1 0 6 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ
load netBundle s_axi_wdata [31:0] -attr @name s_axi_wdata
netbloc s_axi_wdata 1 0 6 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ
load netBundle s_axi_awaddr [31:0] -attr @name s_axi_awaddr
netbloc s_axi_awaddr 1 0 6 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ
levelinfo -pg 1 0 110 240 400 570 820 1070 1470 1640
pagesize -pg 1 -db -bbox -sgen -150 0 1780 680
show
zoom 0.326975
scrollpos -344 -166
#
# initialize ictrl to current module soc_top {}
ictrl init {} |
ictrl property autohide 1
ictrl property addSubpinInfo 1
ictrl property addSubportInfo 1
ictrl property addFillcolor12 0
