---
title: 'Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage'
authors:
  - key: junius
  - key: xilai
  - name: Grace Zgheib
  - name: Mahesh Iyer
  - name: Andrew Boutros
  - name: Vaughn Betz
  - key: mohamed
venue: fpl
year: 2025
date: 2025-09-01
tags:
  - machine learning
  - generative ai
  - inference-time techniques
materials:
  - name: PDF
    url: 
    type: file-pdf
---

