TimeQuest Timing Analyzer report for processor
Wed Aug 14 11:38:07 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; clk                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                              ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff0|q } ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 184.09 MHz ; 184.09 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -4.432 ; -482.634      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.971 ; -51.665       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.043 ; -74.950       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.739 ; -9.954        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.795 ; -27.893       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.077 ; -15.147       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -489.892      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.432 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.364      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.394 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.326      ;
; -4.391 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; 0.004      ; 5.431      ;
; -4.371 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[10]                                                                           ; clk          ; clk         ; 1.000        ; -0.001     ; 5.406      ;
; -4.341 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; 0.005      ; 5.382      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.334 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.039     ; 5.260      ;
; -4.321 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[10]                                                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 5.357      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.305 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.237      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.302 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.234      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.300 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.232      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.299 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.033     ; 5.231      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.222      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.286 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.033     ; 5.218      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.284 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.210      ;
; -4.262 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[10]                                                                           ; clk          ; clk         ; 1.000        ; -0.641     ; 4.657      ;
; -4.254 ; control:controlunit|pc:programcounter|counter[13]                                                          ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; 0.005      ; 5.295      ;
; -4.240 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[12]                                                                           ; clk          ; clk         ; 1.000        ; -0.001     ; 5.275      ;
; -4.235 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[10]                                                                           ; clk          ; clk         ; 1.000        ; -0.641     ; 4.630      ;
; -4.231 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; 0.004      ; 5.271      ;
; -4.206 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.001     ; 5.241      ;
; -4.193 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.636     ; 4.593      ;
; -4.190 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[12]                                                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 5.226      ;
; -4.181 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; 0.005      ; 5.222      ;
; -4.166 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.636     ; 4.566      ;
; -4.165 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[10]                                                                           ; clk          ; clk         ; 1.000        ; -0.641     ; 4.560      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.163 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.039     ; 5.089      ;
; -4.160 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[2]                                                                            ; clk          ; clk         ; 1.000        ; 0.004      ; 5.200      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.971 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 4.106      ;
; -1.971 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 4.106      ;
; -1.971 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 4.106      ;
; -1.971 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 4.106      ;
; -1.851 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.986      ;
; -1.851 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.986      ;
; -1.851 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.986      ;
; -1.851 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.986      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.983      ;
; -1.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.980      ;
; -1.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.980      ;
; -1.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.980      ;
; -1.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.980      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.941      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.941      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.941      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.941      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.856      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.856      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.856      ;
; -1.721 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.856      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.720 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.855      ;
; -1.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.854      ;
; -1.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.854      ;
; -1.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.854      ;
; -1.719 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.854      ;
; -1.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.853      ;
; -1.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.853      ;
; -1.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.853      ;
; -1.718 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.853      ;
; -1.714 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.849      ;
; -1.714 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.849      ;
; -1.714 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.849      ;
; -1.714 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.849      ;
; -1.711 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.850      ;
; -1.711 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.850      ;
; -1.711 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.850      ;
; -1.711 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.850      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.846      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.846      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.846      ;
; -1.707 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.846      ;
; -1.704 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.843      ;
; -1.704 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.843      ;
; -1.704 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.843      ;
; -1.704 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.103      ; 3.843      ;
; -1.668 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.803      ;
; -1.668 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.803      ;
; -1.668 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.803      ;
; -1.668 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.099      ; 3.803      ;
; -1.658 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.142      ;
; -1.658 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.142      ;
; -1.658 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.142      ;
; -1.658 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.142      ;
; -1.653 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.142      ;
; -1.653 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.142      ;
; -1.653 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.142      ;
; -1.653 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.142      ;
; -1.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.113      ;
; -1.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.113      ;
; -1.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.113      ;
; -1.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.113      ;
; -1.595 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.084      ;
; -1.595 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.084      ;
; -1.595 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.084      ;
; -1.595 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.453      ; 4.084      ;
; -1.532 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.016      ;
; -1.532 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.016      ;
; -1.532 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.016      ;
; -1.532 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 4.016      ;
; -1.502 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.986      ;
; -1.502 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.986      ;
; -1.502 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.986      ;
; -1.502 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.986      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.982      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.982      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.982      ;
; -1.498 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.982      ;
; -1.487 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.971      ;
; -1.487 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.971      ;
; -1.487 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.971      ;
; -1.487 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.971      ;
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.856      ;
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.451      ; 3.859      ;
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.856      ;
; -1.372 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.448      ; 3.856      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.043 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.316      ; 1.789      ;
; -2.041 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.316      ; 1.791      ;
; -1.646 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.316      ; 2.186      ;
; -1.543 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.316      ; 1.789      ;
; -1.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.316      ; 1.791      ;
; -1.322 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 1.871      ;
; -1.317 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 1.876      ;
; -1.313 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 1.880      ;
; -1.312 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 1.881      ;
; -1.290 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.676      ; 1.902      ;
; -1.235 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.961      ;
; -1.210 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 1.983      ;
; -1.192 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.011      ;
; -1.186 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.017      ;
; -1.186 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.017      ;
; -1.185 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.018      ;
; -1.184 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.019      ;
; -1.183 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.010      ;
; -1.154 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.676      ; 2.038      ;
; -1.146 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.316      ; 2.186      ;
; -1.107 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.089      ;
; -1.081 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.110      ;
; -1.081 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.110      ;
; -1.081 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.110      ;
; -1.081 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.110      ;
; -1.067 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.129      ;
; -1.061 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.135      ;
; -1.059 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.137      ;
; -0.915 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.686      ; 2.287      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.743      ; 2.402      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.825 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.371      ;
; -0.822 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 1.871      ;
; -0.818 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.737      ; 2.403      ;
; -0.817 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 1.876      ;
; -0.813 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 1.880      ;
; -0.812 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 1.881      ;
; -0.807 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.413      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff3|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff6|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff9|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.800 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.685      ; 2.401      ;
; -0.798 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.422      ;
; -0.790 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.676      ; 1.902      ;
; -0.784 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.436      ;
; -0.780 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.440      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[6]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[3]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.777 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.687      ; 2.426      ;
; -0.735 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.961      ;
; -0.723 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.765      ; 2.526      ;
; -0.723 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.765      ; 2.526      ;
; -0.723 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.765      ; 2.526      ;
; -0.723 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.765      ; 2.526      ;
; -0.710 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 1.983      ;
; -0.694 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.526      ;
; -0.692 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.687      ; 2.011      ;
; -0.686 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.687      ; 2.017      ;
; -0.686 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.687      ; 2.017      ;
; -0.685 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.687      ; 2.018      ;
; -0.684 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.687      ; 2.019      ;
; -0.683 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.010      ;
; -0.654 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.676      ; 2.038      ;
; -0.649 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.571      ;
; -0.607 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.089      ;
; -0.581 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.110      ;
; -0.581 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.110      ;
; -0.581 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.110      ;
; -0.581 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.110      ;
; -0.567 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.129      ;
; -0.561 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.135      ;
; -0.559 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.137      ;
; -0.520 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.742      ; 2.706      ;
; -0.503 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.742      ; 2.723      ;
; -0.502 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.742      ; 2.724      ;
; -0.502 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.742      ; 2.724      ;
; -0.456 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.736      ; 2.764      ;
; -0.454 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.801      ;
; -0.454 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.801      ;
; -0.454 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.771      ; 2.801      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.739 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.063      ;
; -0.734 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.068      ;
; -0.733 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.069      ;
; -0.728 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.074      ;
; -0.728 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.074      ;
; -0.723 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.079      ;
; -0.696 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.106      ;
; -0.695 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.107      ;
; -0.689 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.113      ;
; -0.689 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.113      ;
; -0.688 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.531      ; 1.109      ;
; -0.557 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.536      ; 1.245      ;
; -0.517 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.526      ; 1.275      ;
; -0.402 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.531      ; 1.395      ;
; -0.342 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.183      ; 1.107      ;
; -0.221 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.526      ; 1.571      ;
; -0.073 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.194      ; 1.387      ;
; 0.035  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.526      ; 1.827      ;
; 0.108  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 1.567      ;
; 0.114  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 1.573      ;
; 0.129  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.183      ; 1.578      ;
; 0.136  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 1.595      ;
; 0.223  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.187      ; 1.676      ;
; 0.437  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 1.896      ;
; 0.452  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.183      ; 1.901      ;
; 0.459  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.190      ; 1.915      ;
; 0.525  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.190      ; 1.981      ;
; 0.551  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.194      ; 2.011      ;
; 0.588  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.381      ;
; 0.590  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.383      ;
; 0.594  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.387      ;
; 0.595  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.388      ;
; 0.595  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.388      ;
; 0.602  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.398      ;
; 0.603  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.399      ;
; 0.604  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.400      ;
; 0.604  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.400      ;
; 0.608  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.404      ;
; 0.632  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 2.091      ;
; 0.645  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.443      ;
; 0.645  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.443      ;
; 0.674  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.183      ; 2.123      ;
; 0.678  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.193      ; 2.137      ;
; 0.700  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.493      ;
; 0.707  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.190      ; 2.163      ;
; 0.707  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.500      ;
; 0.729  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.522      ;
; 0.734  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.527      ;
; 0.736  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.529      ;
; 0.738  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.531      ;
; 0.742  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.535      ;
; 0.743  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.536      ;
; 0.743  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.536      ;
; 0.750  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.546      ;
; 0.751  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.547      ;
; 0.752  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.548      ;
; 0.752  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.548      ;
; 0.756  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.552      ;
; 0.793  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.591      ;
; 0.793  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.591      ;
; 0.848  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.641      ;
; 0.855  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.648      ;
; 0.856  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.649      ;
; 0.858  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.651      ;
; 0.862  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.655      ;
; 0.863  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.656      ;
; 0.863  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.656      ;
; 0.865  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.658      ;
; 0.867  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.660      ;
; 0.870  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.666      ;
; 0.871  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.667      ;
; 0.871  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.664      ;
; 0.872  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.668      ;
; 0.872  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.668      ;
; 0.872  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.665      ;
; 0.872  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.665      ;
; 0.875  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.188      ; 2.329      ;
; 0.876  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.672      ;
; 0.877  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.670      ;
; 0.879  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.675      ;
; 0.880  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.676      ;
; 0.881  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.677      ;
; 0.881  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.677      ;
; 0.882  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.675      ;
; 0.885  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.530      ; 2.681      ;
; 0.913  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.711      ;
; 0.913  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.711      ;
; 0.922  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.720      ;
; 0.922  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.532      ; 2.720      ;
; 0.936  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.184      ; 2.386      ;
; 0.937  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.184      ; 2.387      ;
; 0.944  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.184      ; 2.394      ;
; 0.968  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.761      ;
; 0.975  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.768      ;
; 0.977  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.770      ;
; 0.984  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.777      ;
; 0.997  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.790      ;
; 1.002  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.184      ; 2.452      ;
; 1.002  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.795      ;
; 1.006  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.527      ; 2.799      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.795 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.640     ; 2.191      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.786 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.186      ;
; -1.644 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.640     ; 2.040      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.635 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 2.035      ;
; -1.613 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 2.008      ;
; -1.613 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 2.008      ;
; -1.613 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 2.008      ;
; -1.613 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 2.008      ;
; -1.528 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.640     ; 1.924      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.519 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.636     ; 1.919      ;
; -1.462 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.857      ;
; -1.462 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.857      ;
; -1.462 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.857      ;
; -1.462 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.857      ;
; -1.346 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.741      ;
; -1.346 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.741      ;
; -1.346 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.741      ;
; -1.346 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.641     ; 1.741      ;
; 1.165  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.676      ; 2.297      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.680      ; 2.292      ;
; 1.347  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.675      ; 2.114      ;
; 1.347  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.675      ; 2.114      ;
; 1.347  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.675      ; 2.114      ;
; 1.347  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.675      ; 2.114      ;
; 1.665  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.676      ; 2.297      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.674  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.680      ; 2.292      ;
; 1.847  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.675      ; 2.114      ;
; 1.847  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.675      ; 2.114      ;
; 1.847  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.675      ; 2.114      ;
; 1.847  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.675      ; 2.114      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.077 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.114      ;
; -1.077 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.114      ;
; -1.077 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.114      ;
; -1.077 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.675      ; 2.114      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 2.292      ;
; -0.895 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.676      ; 2.297      ;
; -0.577 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.114      ;
; -0.577 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.114      ;
; -0.577 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.114      ;
; -0.577 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.675      ; 2.114      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 2.292      ;
; -0.395 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.676      ; 2.297      ;
; 2.116  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.741      ;
; 2.116  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.741      ;
; 2.116  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.741      ;
; 2.116  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.741      ;
; 2.232  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.857      ;
; 2.232  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.857      ;
; 2.232  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.857      ;
; 2.232  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 1.857      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.289  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 1.919      ;
; 2.298  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.640     ; 1.924      ;
; 2.383  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 2.008      ;
; 2.383  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 2.008      ;
; 2.383  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 2.008      ;
; 2.383  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.641     ; 2.008      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.405  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.035      ;
; 2.414  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.640     ; 2.040      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.556  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.636     ; 2.186      ;
; 2.565  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.640     ; 2.191      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.928 ; 10.928 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.943  ; 9.943  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.322 ; 10.322 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.352 ; 10.352 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.150 ; 10.150 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.106 ; 10.106 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.637 ; 10.637 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.928 ; 10.928 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.574 ; 10.574 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.093 ; 10.093 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.409 ; 10.409 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.315 ; 10.315 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.088 ; 10.088 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 9.177  ; 9.177  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.463  ; 7.463  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.357  ; 7.357  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.372  ; 7.372  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.267  ; 7.267  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 6.676  ; 6.676  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 6.666  ; 6.666  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.678  ; 6.678  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.384  ; 7.384  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.353  ; 7.353  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.463  ; 7.463  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.120  ; 7.120  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.104  ; 7.104  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.669  ; 7.669  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.913  ; 6.913  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.909  ; 6.909  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.181  ; 7.181  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.139  ; 7.139  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.669  ; 7.669  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.237  ; 7.237  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.182  ; 7.182  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.694  ; 6.694  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.879  ; 6.879  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.134  ; 7.134  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.867  ; 6.867  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.253  ; 7.253  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.914  ; 8.914  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.914  ; 8.914  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.563  ; 8.563  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.535  ; 8.535  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.422  ; 8.422  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.214  ; 8.214  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.484  ; 8.484  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.765  ; 8.765  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.762  ; 8.762  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.446  ; 8.446  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.227  ; 8.227  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.225  ; 8.225  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.452  ; 8.452  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.426  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.426  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 9.943  ; 9.943  ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.943  ; 9.943  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.322 ; 10.322 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.352 ; 10.352 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.150 ; 10.150 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.106 ; 10.106 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.637 ; 10.637 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.928 ; 10.928 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.574 ; 10.574 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.093 ; 10.093 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.409 ; 10.409 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.315 ; 10.315 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.088 ; 10.088 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 8.847  ; 8.847  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 6.666  ; 6.666  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.357  ; 7.357  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.372  ; 7.372  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.267  ; 7.267  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 6.676  ; 6.676  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 6.666  ; 6.666  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.678  ; 6.678  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.384  ; 7.384  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.353  ; 7.353  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.463  ; 7.463  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.120  ; 7.120  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.104  ; 7.104  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.694  ; 6.694  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.913  ; 6.913  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.909  ; 6.909  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.181  ; 7.181  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.139  ; 7.139  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.669  ; 7.669  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.237  ; 7.237  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.182  ; 7.182  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.694  ; 6.694  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.879  ; 6.879  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.134  ; 7.134  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.867  ; 6.867  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.253  ; 7.253  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.214  ; 8.214  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.914  ; 8.914  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.563  ; 8.563  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.535  ; 8.535  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.422  ; 8.422  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.214  ; 8.214  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.484  ; 8.484  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.765  ; 8.765  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.762  ; 8.762  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.446  ; 8.446  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.227  ; 8.227  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.225  ; 8.225  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.452  ; 8.452  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.426  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.426  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.003 ; -197.546      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.001 ; -27.190       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.226 ; -75.594       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.258 ; -3.235        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.248 ; -3.575        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.819 ; -12.233       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -489.892      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -2.003 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.993      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.998 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.988      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.972 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.014     ; 2.957      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.958 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.948      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.956 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.946      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.955 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.945      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.950 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.940      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.948 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.938      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.946 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.009     ; 2.936      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.929      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.883 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.868      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.881 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.866      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.858 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.009     ; 2.848      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.840      ;
; -1.855 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.014     ; 2.840      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.448      ;
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.448      ;
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.448      ;
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.448      ;
; -0.936 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.383      ;
; -0.936 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.383      ;
; -0.936 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.383      ;
; -0.936 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.383      ;
; -0.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.382      ;
; -0.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.382      ;
; -0.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.382      ;
; -0.935 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.382      ;
; -0.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.378      ;
; -0.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.378      ;
; -0.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.378      ;
; -0.931 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.378      ;
; -0.930 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.377      ;
; -0.930 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.377      ;
; -0.930 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.377      ;
; -0.930 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.377      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.369      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.369      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.369      ;
; -0.922 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.369      ;
; -0.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.469      ;
; -0.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.469      ;
; -0.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.469      ;
; -0.892 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.469      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.886 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.333      ;
; -0.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.331      ;
; -0.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.331      ;
; -0.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.331      ;
; -0.884 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.331      ;
; -0.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.329      ;
; -0.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.329      ;
; -0.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.329      ;
; -0.882 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.329      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.329      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.455      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.460      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.329      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.329      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.329      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.455      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.455      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.455      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.460      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.460      ;
; -0.878 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.460      ;
; -0.876 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.327      ;
; -0.876 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.327      ;
; -0.876 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.327      ;
; -0.876 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.327      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.326      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.326      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.326      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.419      ; 2.326      ;
; -0.868 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.315      ;
; -0.868 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.315      ;
; -0.868 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.315      ;
; -0.868 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.415      ; 2.315      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.432      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.432      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.432      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.550      ; 2.432      ;
; -0.821 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.398      ;
; -0.821 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.398      ;
; -0.821 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.398      ;
; -0.821 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.398      ;
; -0.811 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.388      ;
; -0.811 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.388      ;
; -0.811 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.388      ;
; -0.811 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.388      ;
; -0.808 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.385      ;
; -0.808 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.385      ;
; -0.808 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.385      ;
; -0.808 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.385      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.382      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.382      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.382      ;
; -0.805 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.382      ;
; -0.757 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.334      ;
; -0.757 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.334      ;
; -0.757 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.334      ;
; -0.757 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.545      ; 2.334      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.226 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.788      ; 0.855      ;
; -1.224 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.788      ; 0.857      ;
; -1.051 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.893      ;
; -1.044 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.900      ;
; -1.041 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.903      ;
; -1.041 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.903      ;
; -1.032 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.788      ; 1.049      ;
; -1.004 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.944      ;
; -0.985 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 0.968      ;
; -0.984 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.650      ; 0.959      ;
; -0.981 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 0.972      ;
; -0.980 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 0.973      ;
; -0.979 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 0.974      ;
; -0.978 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 0.975      ;
; -0.976 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.968      ;
; -0.976 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.968      ;
; -0.964 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.650      ; 0.979      ;
; -0.953 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.995      ;
; -0.914 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 1.034      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 1.041      ;
; -0.907 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 1.041      ;
; -0.875 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.659      ; 1.077      ;
; -0.873 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.122      ;
; -0.864 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.131      ;
; -0.858 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.722      ; 1.143      ;
; -0.857 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.138      ;
; -0.854 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.141      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.717      ; 1.143      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.089      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.089      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.089      ;
; -0.853 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.089      ;
; -0.798 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.197      ;
; -0.788 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.207      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.166      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.235      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.235      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.235      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.235      ;
; -0.746 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.254      ;
; -0.733 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.267      ;
; -0.732 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.268      ;
; -0.731 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.269      ;
; -0.726 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.788      ; 0.855      ;
; -0.724 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.788      ; 0.857      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff3|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff6|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff8|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff9|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.711 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 1.240      ;
; -0.697 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.298      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[6]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[3]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.660      ; 1.264      ;
; -0.679 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.321      ;
; -0.675 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.325      ;
; -0.675 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.325      ;
; -0.672 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.328      ;
; -0.671 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.329      ;
; -0.665 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.335      ;
; -0.659 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.336      ;
; -0.650 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.345      ;
; -0.650 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.345      ;
; -0.649 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.346      ;
; -0.647 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg3 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.726      ; 1.358      ;
; -0.647 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.726      ; 1.358      ;
; -0.647 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.726      ; 1.358      ;
; -0.647 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.726      ; 1.358      ;
; -0.633 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.362      ;
; -0.617 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.383      ;
; -0.612 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.383      ;
; -0.605 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.390      ;
; -0.593 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.402      ;
; -0.577 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.423      ;
; -0.551 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.716      ; 1.444      ;
; -0.551 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.893      ;
; -0.544 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.900      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.721      ; 1.459      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.903      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.903      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.258 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.509      ;
; -0.256 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.511      ;
; -0.256 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.511      ;
; -0.252 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.515      ;
; -0.252 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.515      ;
; -0.247 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.520      ;
; -0.242 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.525      ;
; -0.241 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.526      ;
; -0.236 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.531      ;
; -0.236 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.531      ;
; -0.231 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 0.532      ;
; -0.172 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.615      ; 0.595      ;
; -0.141 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.606      ; 0.617      ;
; -0.106 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 0.657      ;
; -0.104 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.481      ; 0.529      ;
; -0.005 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.606      ; 0.753      ;
; 0.007  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.649      ;
; 0.091  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.733      ;
; 0.095  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.606      ; 0.853      ;
; 0.097  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.739      ;
; 0.108  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.481      ; 0.741      ;
; 0.123  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.765      ;
; 0.157  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.485      ; 0.794      ;
; 0.245  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.887      ;
; 0.265  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.481      ; 0.898      ;
; 0.273  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 0.911      ;
; 0.290  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.932      ;
; 0.308  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 0.946      ;
; 0.335  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 0.977      ;
; 0.354  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.113      ;
; 0.355  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.114      ;
; 0.358  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.490      ; 1.000      ;
; 0.358  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.117      ;
; 0.359  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.481      ; 0.992      ;
; 0.359  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.118      ;
; 0.360  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.119      ;
; 0.362  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.126      ;
; 0.362  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.126      ;
; 0.363  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.126      ;
; 0.364  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.127      ;
; 0.365  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.128      ;
; 0.365  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.128      ;
; 0.367  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.130      ;
; 0.402  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.161      ;
; 0.403  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 1.041      ;
; 0.403  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.162      ;
; 0.406  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.165      ;
; 0.407  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.166      ;
; 0.408  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.167      ;
; 0.410  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.174      ;
; 0.410  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.174      ;
; 0.411  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.174      ;
; 0.412  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.175      ;
; 0.413  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.176      ;
; 0.413  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.176      ;
; 0.415  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.178      ;
; 0.424  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.183      ;
; 0.424  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.183      ;
; 0.427  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.186      ;
; 0.427  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.186      ;
; 0.442  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 1.080      ;
; 0.444  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.203      ;
; 0.445  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.204      ;
; 0.448  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.207      ;
; 0.449  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.208      ;
; 0.449  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.208      ;
; 0.450  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.209      ;
; 0.450  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.209      ;
; 0.452  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.216      ;
; 0.452  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.216      ;
; 0.453  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.216      ;
; 0.453  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.212      ;
; 0.454  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.217      ;
; 0.454  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.213      ;
; 0.455  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.218      ;
; 0.455  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.218      ;
; 0.455  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.214      ;
; 0.457  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.220      ;
; 0.457  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.221      ;
; 0.457  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.612      ; 1.221      ;
; 0.458  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.221      ;
; 0.459  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.222      ;
; 0.460  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.223      ;
; 0.460  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.223      ;
; 0.462  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.611      ; 1.225      ;
; 0.472  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.231      ;
; 0.472  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.231      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.482      ; 1.109      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.482      ; 1.109      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.234      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.234      ;
; 0.478  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.482      ; 1.112      ;
; 0.484  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 1.122      ;
; 0.500  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.482      ; 1.134      ;
; 0.508  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 1.146      ;
; 0.510  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.486      ; 1.148      ;
; 0.514  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.273      ;
; 0.514  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.273      ;
; 0.517  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.276      ;
; 0.517  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.607      ; 1.276      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.248 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.138     ; 1.142      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.241 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.139      ;
; -0.169 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 1.062      ;
; -0.169 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 1.062      ;
; -0.169 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 1.062      ;
; -0.169 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 1.062      ;
; -0.150 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.138     ; 1.044      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.143 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.041      ;
; -0.110 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.138     ; 1.004      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.103 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.134     ; 1.001      ;
; -0.071 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.964      ;
; -0.071 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.964      ;
; -0.071 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.964      ;
; -0.071 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.964      ;
; -0.031 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.924      ;
; -0.031 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.924      ;
; -0.031 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.924      ;
; -0.031 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.139     ; 0.924      ;
; 1.120  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.650      ; 1.203      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.127  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.654      ; 1.200      ;
; 1.199  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.649      ; 1.123      ;
; 1.199  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.649      ; 1.123      ;
; 1.199  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.649      ; 1.123      ;
; 1.199  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.649      ; 1.123      ;
; 1.620  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.650      ; 1.203      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.627  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.654      ; 1.200      ;
; 1.699  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.649      ; 1.123      ;
; 1.699  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.649      ; 1.123      ;
; 1.699  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.649      ; 1.123      ;
; 1.699  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.649      ; 1.123      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.819 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.123      ;
; -0.819 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.123      ;
; -0.819 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.123      ;
; -0.819 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.649      ; 1.123      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.747 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.200      ;
; -0.740 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.650      ; 1.203      ;
; -0.319 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.649      ; 1.123      ;
; -0.319 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.649      ; 1.123      ;
; -0.319 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.649      ; 1.123      ;
; -0.319 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.649      ; 1.123      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.247 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.654      ; 1.200      ;
; -0.240 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.650      ; 1.203      ;
; 0.911  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.924      ;
; 0.911  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.924      ;
; 0.911  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.924      ;
; 0.911  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.924      ;
; 0.951  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.964      ;
; 0.951  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.964      ;
; 0.951  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.964      ;
; 0.951  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 0.964      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.983  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.001      ;
; 0.990  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.138     ; 1.004      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.023  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.041      ;
; 1.030  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.138     ; 1.044      ;
; 1.049  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 1.062      ;
; 1.049  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 1.062      ;
; 1.049  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 1.062      ;
; 1.049  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.139     ; 1.062      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.121  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.134     ; 1.139      ;
; 1.128  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.138     ; 1.142      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg6                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 6.245 ; 6.245 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.876 ; 5.876 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 6.061 ; 6.061 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.051 ; 6.051 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.993 ; 5.993 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.967 ; 5.967 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.976 ; 5.976 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.973 ; 5.973 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.216 ; 6.216 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.945 ; 5.945 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 6.245 ; 6.245 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.146 ; 6.146 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.957 ; 5.957 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.088 ; 6.088 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.019 ; 6.019 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.924 ; 5.924 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.775 ; 4.775 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.096 ; 4.096 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.104 ; 4.104 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.800 ; 3.800 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.788 ; 3.788 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.803 ; 3.803 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.094 ; 4.094 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.107 ; 4.107 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.021 ; 4.021 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 4.250 ; 4.250 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.896 ; 3.896 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.022 ; 4.022 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.250 ; 4.250 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.143 ; 4.143 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.163 ; 4.163 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.864 ; 3.864 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.121 ; 4.121 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.075 ; 4.075 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.536 ; 4.536 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.560 ; 4.560 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.552 ; 4.552 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.495 ; 4.495 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.406 ; 4.406 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.527 ; 4.527 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.534 ; 4.534 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.512 ; 4.512 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.408 ; 4.408 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.407 ; 4.407 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.396 ; 4.396 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.518 ; 4.518 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.550 ; 4.550 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.782 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.782 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.876 ; 5.876 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.876 ; 5.876 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 6.061 ; 6.061 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.051 ; 6.051 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.993 ; 5.993 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.967 ; 5.967 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.976 ; 5.976 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.973 ; 5.973 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.216 ; 6.216 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.945 ; 5.945 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 6.245 ; 6.245 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.146 ; 6.146 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.957 ; 5.957 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.088 ; 6.088 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.019 ; 6.019 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.924 ; 5.924 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.614 ; 4.614 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.788 ; 3.788 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.096 ; 4.096 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.104 ; 4.104 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.800 ; 3.800 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.788 ; 3.788 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.803 ; 3.803 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.094 ; 4.094 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.107 ; 4.107 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.021 ; 4.021 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.896 ; 3.896 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.022 ; 4.022 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.250 ; 4.250 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.143 ; 4.143 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.163 ; 4.163 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.864 ; 3.864 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.121 ; 4.121 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.075 ; 4.075 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.396 ; 4.396 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.536 ; 4.536 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.560 ; 4.560 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.552 ; 4.552 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.495 ; 4.495 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.406 ; 4.406 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.527 ; 4.527 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.534 ; 4.534 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.512 ; 4.512 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.408 ; 4.408 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.407 ; 4.407 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.396 ; 4.396 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.518 ; 4.518 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.550 ; 4.550 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.782 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.782 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.432   ; -2.043  ; -1.795   ; -1.077  ; -1.627              ;
;  clk                                              ; -4.432   ; -2.043  ; -1.795   ; -1.077  ; -1.627              ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.971   ; -0.739  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -534.299 ; -84.904 ; -27.893  ; -15.147 ; -521.892            ;
;  clk                                              ; -482.634 ; -75.594 ; -27.893  ; -15.147 ; -489.892            ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -51.665  ; -9.954  ; N/A      ; N/A     ; -32.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.928 ; 10.928 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.943  ; 9.943  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.322 ; 10.322 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.352 ; 10.352 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 10.150 ; 10.150 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.106 ; 10.106 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.160 ; 10.160 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.637 ; 10.637 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.928 ; 10.928 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.574 ; 10.574 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.093 ; 10.093 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.409 ; 10.409 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 10.315 ; 10.315 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.088 ; 10.088 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 9.177  ; 9.177  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.463  ; 7.463  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.357  ; 7.357  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 7.372  ; 7.372  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 7.267  ; 7.267  ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 7.173  ; 7.173  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 6.676  ; 6.676  ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 6.666  ; 6.666  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 6.678  ; 6.678  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.384  ; 7.384  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.353  ; 7.353  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.463  ; 7.463  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.120  ; 7.120  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 7.104  ; 7.104  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.669  ; 7.669  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.913  ; 6.913  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.909  ; 6.909  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.181  ; 7.181  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.139  ; 7.139  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.669  ; 7.669  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.237  ; 7.237  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.182  ; 7.182  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.694  ; 6.694  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.416  ; 7.416  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.456  ; 7.456  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.879  ; 6.879  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.134  ; 7.134  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.867  ; 6.867  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 7.407  ; 7.407  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.253  ; 7.253  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.914  ; 8.914  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.914  ; 8.914  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.563  ; 8.563  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.535  ; 8.535  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.422  ; 8.422  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.214  ; 8.214  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.484  ; 8.484  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.765  ; 8.765  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.482  ; 8.482  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.762  ; 8.762  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.446  ; 8.446  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.227  ; 8.227  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.225  ; 8.225  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.452  ; 8.452  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 5.426  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.426  ;        ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.876 ; 5.876 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.876 ; 5.876 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 6.061 ; 6.061 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.051 ; 6.051 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.993 ; 5.993 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.967 ; 5.967 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.976 ; 5.976 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.973 ; 5.973 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.216 ; 6.216 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.945 ; 5.945 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 6.245 ; 6.245 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.146 ; 6.146 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.957 ; 5.957 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 6.088 ; 6.088 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 6.019 ; 6.019 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.924 ; 5.924 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
; D_wr          ; clk                                              ; 4.614 ; 4.614 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.788 ; 3.788 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.096 ; 4.096 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 4.104 ; 4.104 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  IR_data[3]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.800 ; 3.800 ; Rise       ; clk                                              ;
;  IR_data[6]   ; clk                                              ; 3.788 ; 3.788 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.803 ; 3.803 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 4.129 ; 4.129 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.094 ; 4.094 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 4.107 ; 4.107 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 4.021 ; 4.021 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.896 ; 3.896 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.022 ; 4.022 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.000 ; 4.000 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 4.250 ; 4.250 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.059 ; 4.059 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.031 ; 4.031 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.143 ; 4.143 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.163 ; 4.163 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.995 ; 3.995 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.864 ; 3.864 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 4.121 ; 4.121 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.075 ; 4.075 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.396 ; 4.396 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.536 ; 4.536 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.757 ; 4.757 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.560 ; 4.560 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.552 ; 4.552 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.495 ; 4.495 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.406 ; 4.406 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.527 ; 4.527 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.534 ; 4.534 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.669 ; 4.669 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.512 ; 4.512 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.408 ; 4.408 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.407 ; 4.407 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.396 ; 4.396 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.518 ; 4.518 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.550 ; 4.550 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.782 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_wr          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.782 ;       ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 3402     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 360      ; 168      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 432      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 3402     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 360      ; 168      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 432      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 160   ; 160  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 14 11:38:07 2024
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff0|q control:controlunit|reg4:statereg|flipflop:ff0|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.432      -482.634 clk 
    Info (332119):    -1.971       -51.665 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -2.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.043       -74.950 clk 
    Info (332119):    -0.739        -9.954 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -1.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.795       -27.893 clk 
Info (332146): Worst-case removal slack is -1.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.077       -15.147 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -489.892 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.003      -197.546 clk 
    Info (332119):    -1.001       -27.190 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.226       -75.594 clk 
    Info (332119):    -0.258        -3.235 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -0.248
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.248        -3.575 clk 
Info (332146): Worst-case removal slack is -0.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.819       -12.233 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -489.892 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Wed Aug 14 11:38:07 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


