Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 20 14:33:08 2023
| Host         : Chamindu-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.227        0.000                      0                19417        0.050        0.000                      0                19417        3.750        0.000                       0                  3366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.227        0.000                      0                19417        0.050        0.000                      0                19417        3.750        0.000                       0                  3366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.840ns (21.661%)  route 6.655ns (78.339%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.478     9.763    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/A2
    SLICE_X54Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     9.887 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.887    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/OD
    SLICE_X54Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    10.128 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000    10.128    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/O0
    SLICE_X54Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    10.226 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.877    11.103    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_20_20_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.319    11.422 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    11.422    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[20]
    SLICE_X51Y94         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.466    12.645    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[20]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.029    12.649    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.840ns (21.332%)  route 6.785ns (78.668%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.650     9.934    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/A2
    SLICE_X54Y98         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    10.058 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.058    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/OD
    SLICE_X54Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    10.299 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.299    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/O0
    SLICE_X54Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.397 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.836    11.233    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_19_19_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.319    11.552 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    11.552    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[19]
    SLICE_X48Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.478    12.657    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[19]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.029    12.795    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.946ns (22.539%)  route 6.687ns (77.461%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.672     9.956    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/A2
    SLICE_X50Y101        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.267    10.223 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.223    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/OA
    SLICE_X50Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    10.437 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/F7.A/O
                         net (fo=1, routed)           0.000    10.437    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/O1
    SLICE_X50Y101        MUXF8 (Prop_muxf8_I1_O)      0.088    10.525 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           0.715    11.241    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_22_22_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I1_O)        0.319    11.560 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    11.560    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[22]
    SLICE_X45Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.653    12.832    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[22]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)        0.029    12.836    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.922ns (22.359%)  route 6.673ns (77.641%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.734     5.138    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.464 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_3/O
                         net (fo=81, routed)          1.434     6.898    design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_3_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.022 r  design_1_i/Arbiter_0/inst/slav3_addr[2]_INST_0/O
                         net (fo=513, routed)         2.687     9.709    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/A2
    SLICE_X54Y102        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.243     9.951 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.951    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/OA
    SLICE_X54Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    10.165 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/F7.A/O
                         net (fo=1, routed)           0.000    10.165    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/O1
    SLICE_X54Y102        MUXF8 (Prop_muxf8_I1_O)      0.088    10.253 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20/F8/O
                         net (fo=1, routed)           0.949    11.203    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_512_767_20_20_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.319    11.522 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/SLAV3_RDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    11.522    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0_1[20]
    SLICE_X52Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.641    12.820    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[20]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)        0.029    12.824    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 1.840ns (21.406%)  route 6.756ns (78.594%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.895    10.179    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/A2
    SLICE_X50Y105        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    10.303 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.303    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/OD
    SLICE_X50Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    10.544 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    10.544    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/O0
    SLICE_X50Y105        MUXF8 (Prop_muxf8_I0_O)      0.098    10.642 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.561    11.204    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_18_18_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I3_O)        0.319    11.523 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    11.523    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[18]
    SLICE_X49Y105        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.651    12.830    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[18]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.029    12.834    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 1.840ns (21.539%)  route 6.702ns (78.461%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.603     9.887    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/A2
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    10.011 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/OD
    SLICE_X54Y97         MUXF7 (Prop_muxf7_I0_O)      0.241    10.252 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.252    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/O0
    SLICE_X54Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    10.350 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17/F8/O
                         net (fo=1, routed)           0.800    11.150    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_17_17_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I3_O)        0.319    11.469 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    11.469    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[17]
    SLICE_X49Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.478    12.657    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[17]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    12.795    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.850ns (22.047%)  route 6.540ns (77.953%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.437     9.721    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/A2
    SLICE_X54Y90         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.171     9.892 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.892    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/OA
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    10.106 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/F7.A/O
                         net (fo=1, routed)           0.000    10.106    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/O1
    SLICE_X54Y90         MUXF8 (Prop_muxf8_I1_O)      0.088    10.194 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           0.804    10.998    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_768_1023_16_16_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.319    11.317 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    11.317    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[16]
    SLICE_X51Y91         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.465    12.644    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y91         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[16]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.029    12.648    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 1.840ns (21.552%)  route 6.698ns (78.448%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.367     9.651    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/A2
    SLICE_X42Y105        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     9.775 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/OD
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    10.016 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/F7.B/O
                         net (fo=1, routed)           0.000    10.016    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/O0
    SLICE_X42Y105        MUXF8 (Prop_muxf8_I0_O)      0.098    10.114 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23/F8/O
                         net (fo=1, routed)           1.031    11.146    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_23_23_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.319    11.465 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    11.465    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[23]
    SLICE_X47Y103        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.652    12.831    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[23]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.031    12.837    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.005ns (23.600%)  route 6.490ns (76.400%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I1_O)        0.326     5.714 r  design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3/O
                         net (fo=44, routed)          1.447     7.161    design_1_i/Arbiter_0/inst/slav1_wdata[31]_INST_0_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  design_1_i/Arbiter_0/inst/slav1_addr[2]_INST_0/O
                         net (fo=513, routed)         2.458     9.743    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/A2
    SLICE_X46Y102        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.326    10.069 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.069    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/OA
    SLICE_X46Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    10.283 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/F7.A/O
                         net (fo=1, routed)           0.000    10.283    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/O1
    SLICE_X46Y102        MUXF8 (Prop_muxf8_I1_O)      0.088    10.371 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21/F8/O
                         net (fo=1, routed)           0.732    11.103    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_21_21_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.319    11.422 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/SLAV1_RDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    11.422    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0[21]
    SLICE_X43Y102        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.654    12.833    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y102        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[21]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X43Y102        FDRE (Setup_fdre_C_D)        0.029    12.837    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/Arbiter_0/inst/split_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 2.192ns (26.055%)  route 6.222ns (73.945%))
  Logic Levels:           7  (LUT4=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.633     2.927    design_1_i/Arbiter_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/Arbiter_0/inst/split_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 f  design_1_i/Arbiter_0/inst/split_reg/Q
                         net (fo=5, routed)           0.869     4.252    design_1_i/Arbiter_0/inst/split_reg_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.152     4.404 r  design_1_i/Arbiter_0/inst/mast1_rdata[31]_INST_0_i_4/O
                         net (fo=7, routed)           0.984     5.388    design_1_i/Arbiter_0/inst/slav3_master_id128_out
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.356     5.744 r  design_1_i/Arbiter_0/inst/slav2_type_INST_0_i_2/O
                         net (fo=47, routed)          1.391     7.135    design_1_i/Arbiter_0/inst/slav2_type_INST_0_i_2_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.327     7.462 r  design_1_i/Arbiter_0/inst/slav2_addr[2]_INST_0/O
                         net (fo=513, routed)         2.196     9.658    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/A2
    SLICE_X42Y97         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.280     9.938 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.938    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/OA
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I1_O)      0.214    10.152 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/F7.A/O
                         net (fo=1, routed)           0.000    10.152    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/O1
    SLICE_X42Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    10.240 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23/F8/O
                         net (fo=1, routed)           0.782    11.022    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/data_reg_768_1023_23_23_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I0_O)        0.319    11.341 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave2/SLAV2_RDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    11.341    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav_rdata0_0[23]
    SLICE_X44Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        1.479    12.658    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[23]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.144%)  route 0.327ns (69.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=2, routed)           0.327     1.361    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_awaddr[2]
    SLICE_X37Y104        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.910     1.276    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y104        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.070     1.311    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.627%)  route 0.308ns (62.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.557     0.893    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV1_RDATA_reg[31]/Q
                         net (fo=4, routed)           0.308     1.342    design_1_i/Arbiter_0/inst/slav1_rdata[31]
    SLICE_X41Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.387 r  design_1_i/Arbiter_0/inst/mast3_rdata[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/mast3_rdata[31]
    SLICE_X41Y108        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.909     1.275    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y108        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[31]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.091     1.331    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.104%)  route 0.315ns (62.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.555     0.891    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_RDATA_reg[16]/Q
                         net (fo=4, routed)           0.315     1.347    design_1_i/Arbiter_0/inst/slav3_rdata[16]
    SLICE_X51Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.392 r  design_1_i/Arbiter_0/inst/mast3_rdata[16]_INST_0/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/mast3_rdata[16]
    SLICE_X51Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.907     1.273    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[16]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.091     1.329    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST3_RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.505%)  route 0.242ns (56.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.553     0.889    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y98         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.242     1.271    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.000     1.316    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X47Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.547%)  route 0.216ns (60.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.216     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_RDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.752%)  route 0.334ns (64.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.555     0.891    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_RDATA_reg[22]/Q
                         net (fo=4, routed)           0.334     1.366    design_1_i/Arbiter_0/inst/slav2_rdata[22]
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.411 r  design_1_i/Arbiter_0/inst/mast2_rdata[22]_INST_0/O
                         net (fo=1, routed)           0.000     1.411    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/mast2_rdata[22]
    SLICE_X43Y104        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_RDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.910     1.276    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y104        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_RDATA_reg[22]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     1.333    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_RDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_ADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_ADDR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.250%)  route 0.244ns (56.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.548     0.884    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_ADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_ADDR_reg[11]/Q
                         net (fo=4, routed)           0.244     1.269    design_1_i/Arbiter_0/inst/mast2_addr[11]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.314 r  design_1_i/Arbiter_0/inst/slav2_addr[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav2_addr[11]
    SLICE_X52Y80         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.810     1.176    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_ADDR_reg[11]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.092     1.233    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV2_ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.073    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST1_WDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_WDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.847%)  route 0.218ns (49.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.634     0.970    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST1_WDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST1_WDATA_reg[21]/Q
                         net (fo=4, routed)           0.218     1.316    design_1_i/Arbiter_0/inst/mast1_wdata[21]
    SLICE_X44Y107        LUT6 (Prop_lut6_I4_O)        0.098     1.414 r  design_1_i/Arbiter_0/inst/slav3_wdata[21]_INST_0/O
                         net (fo=17, routed)          0.000     1.414    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slav3_wdata[21]
    SLICE_X44Y107        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_WDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.909     1.275    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y107        FDRE                                         r  design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_WDATA_reg[21]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091     1.327    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/SLAV3_WDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.106     1.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3366, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y104   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y70    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y112   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/MAST2_WDATA_reg[30]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_23_23/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_23_23/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_23_23/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_768_1023_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave3/data_reg_768_1023_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_24_24/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_24_24/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y106   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_0_255_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y100   design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_256_511_28_28/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y72    design_1_i/NodesAXI_0/inst/NodesAXI_v1_0_S00_AXI_inst/slave1/data_reg_512_767_5_5/RAMS64E_A/CLK



