{
  "name": "ASAP7 Library",
  "grid_unit": "0.001",
  "time_unit": "1 ps",
  "installs": [
    {
      "id": "$PDK",
      "path": "technology.asap7.pdk_install_dir"
    },
    {
      "id": "$STDCELLS",
      "path": "technology.asap7.stdcell_install_dir"
    }
  ],
  "tarballs": [
    {
      "root": {
        "id": "ASAP7_PDK_CalibreDeck.tar",
        "path": "technology.asap7.tarball_dir"
      },
      "homepage": "http://asap.asu.edu/asap/",
      "optional": true
    }
  ],

  "gds_map_file": "$PDK/cdslib/asap7_TechLib/asap7_fromAPR.layermap",

  "drc_decks": [
    {
      "tool_name": "calibre",
      "deck_name": "all_drc",
      "path": "ASAP7_PDK_CalibreDeck.tar/calibredecks_r1p7/calibre/ruledirs/drc/drcRules_calibre_asap7.rul"
    }
  ],
  "additional_drc_text": "EXCLUDE CELL \"SRAM*RW*\"",

  "lvs_decks": [
    {
      "tool_name": "calibre",
      "deck_name": "all_lvs",
      "path": "ASAP7_PDK_CalibreDeck.tar/calibredecks_r1p7/calibre/ruledirs/lvs/lvsRules_calibre_asap7.rul"
    }
  ],
  "additional_lvs_text": "LVS SPICE EXCLUDE CELL \"SRAM*RW*\"\nLVS BOX \"SRAM*RW*\"\nLVS FILTER \"SRAM*RW*\" OPEN",
  "libraries": [
    {
      "lef_file": "$STDCELLS/techlef_misc/asap7_tech_4x_201209.lef",
      "provides": [
        {
          "lib_type": "technology"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SIMPLE_RVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_TT.pm"
      },
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_SS.pm"
      },
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_FF.pm"
      },
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SIMPLE_LVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_TT.pm"
      },
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_SS.pm"
      },
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_FF.pm"
      },
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SIMPLE_SLVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_TT.pm"
      },
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_SS.pm"
      },
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_FF.pm"
      },
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SIMPLE_SRAM_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_TT.pm"
      },
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_SS.pm"
      },
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "spice model file": {
        "path": "$PDK/models/hspice/7nm_FF.pm"
      },
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_RVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_AO_RVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_LVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_AO_LVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SLVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_AO_SLVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SRAM_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_AO_SRAM_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_RVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_OA_RVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_LVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_OA_LVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SLVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_OA_SLVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SRAM_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_OA_SRAM_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SEQ_RVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SEQ_LVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SEQ_SLVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_SEQ_SRAM_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_INVBUF_RVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_R.cdl",
      "gds_file": "$STDCELLS/GDS/asap7sc7p5t_27_R_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_INVBUF_LVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_L.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_L_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "LVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_INVBUF_SLVT_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SL.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SL_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "lib_type": "stdcell",
          "vt": "SLVT"
        }
      ]
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_TT_nldm_201020.lib.gz",
      "verilog_sim": "$STDCELLS/Verilog/asap7sc7p5t_INVBUF_SRAM_TT_201020.v",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.70 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "slow",
        "pmos": "slow",
        "temperature": "100 C"
      },
      "supplies": {
        "VDD": "0.63 V",
        "GND": "0 V"
      }
    },
    {
      "nldm_liberty_file": "$STDCELLS/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz",
      "lef_file": "$STDCELLS/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef",
      "spice_file": "$STDCELLS/CDL/LVS/asap7sc7p5t_27_SRAM.cdl",
      "gds_file": "cache/GDS/asap7sc7p5t_27_SRAM_201211.gds",
      "qrc_techfile": "$STDCELLS/qrc/qrcTechFile_typ03_scaled4xV06",
      "corner": {
        "nmos": "fast",
        "pmos": "fast",
        "temperature": "0 C"
      },
      "supplies": {
        "VDD": "0.77 V",
        "GND": "0 V"
      }
    }
  ],
  "dont_use_list": [
      "ICGx*DC*",
      "AND4x1*",
      "SDFLx2*",
      "AO21x1*",
      "XOR2x2*",
      "OAI31xp33*",
      "OAI221xp5*",
      "SDFLx3*",
      "SDFLx1*",
      "AOI211xp5*",
      "OAI322xp33*",
      "OR2x6*",
      "A2O1A1O1Ixp25*",
      "XNOR2x1*",
      "OAI32xp33*",
      "FAx1*",
      "OAI21x1*",
      "OAI31xp67*",
      "OAI33xp33*",
      "AO21x2*",
      "AOI32xp33*"
  ],
  "stackups": [
    {
      "name": "asap7_3Ma_2Mb_2Mc_2Md",
      "grid_unit": 0.001,
      "metals": [
        {"name": "M1", "index": 1, "direction": "horizontal", "min_width": 0.072, "pitch": 0.144, "offset": 0.0, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.072}], "power_strap_width_table": [], "grid_unit": 0.001},
        {"name": "M2", "index": 2, "direction": "horizontal", "min_width": 0.072, "pitch": 0.144, "offset": -1.08, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.072}], "power_strap_width_table": [0.072, 0.36, 0.648, 0.936, 1.224, 1.512], "grid_unit": 0.001},
        {"name": "M3", "index": 3, "direction": "vertical", "min_width": 0.072, "pitch": 0.144, "offset": 0.0, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.072}], "power_strap_width_table": [0.072, 0.36, 0.648, 0.936, 1.224, 1.512], "grid_unit": 0.001},
        {"name": "M4", "index": 4, "direction": "horizontal", "min_width": 0.096, "pitch": 0.192, "offset": 0.048, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.096}, {"width_at_least": 0.1, "min_spacing": 0.288}], "power_strap_width_table": [0.096, 0.48, 0.864, 1.248, 1.632], "grid_unit": 0.001},
        {"name": "M5", "index": 5, "direction": "vertical", "min_width": 0.096, "pitch": 0.192, "offset": 0.048, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.096}, {"width_at_least": 0.1, "min_spacing": 0.288}], "power_strap_width_table": [0.096, 0.48, 0.864, 1.248, 1.632, 2.016, 2.4, 2.784, 3.168, 3.552, 3.936], "grid_unit": 0.001},
        {"name": "M6", "index": 6, "direction": "horizontal", "min_width": 0.128, "pitch": 0.256, "offset": 0.064, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.128}, {"width_at_least": 0.1, "min_spacing": 0.288}], "power_strap_width_table": [0.128, 0.64, 1.152, 1.664, 2.176], "grid_unit": 0.001},
        {"name": "M7", "index": 7, "direction": "vertical", "min_width": 0.128, "pitch": 0.256, "offset": 0.064, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.128}, {"width_at_least": 0.1, "min_spacing": 0.288}], "power_strap_width_table": [0.128, 0.64, 1.152, 1.664, 2.176], "grid_unit": 0.001},
        {"name": "M8", "index": 8, "direction": "horizontal", "min_width": 0.16, "pitch": 0.32, "offset": 0.16, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.16}, {"width_at_least": 0.239, "min_spacing": 0.24}, {"width_at_least": 0.319, "min_spacing": 0.32}, {"width_at_least": 0.479, "min_spacing": 0.48}, {"width_at_least": 1.999, "min_spacing": 2.0}, {"width_at_least": 3.999, "min_spacing": 4.0}], "power_strap_width_table": [], "grid_unit": 0.001},
        {"name": "M9", "index": 9, "direction": "vertical", "min_width": 0.16, "pitch": 0.32, "offset": 0.16, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 0.16}, {"width_at_least": 0.239, "min_spacing": 0.24}, {"width_at_least": 0.319, "min_spacing": 0.32}, {"width_at_least": 0.479, "min_spacing": 0.48}, {"width_at_least": 1.999, "min_spacing": 2.0}, {"width_at_least": 3.999, "min_spacing": 4.0}], "power_strap_width_table": [], "grid_unit": 0.001},
        {"name": "Pad", "index": 10, "direction": "redistribution", "min_width": 0.16, "pitch": 8.16, "offset": 0.0, "power_strap_widths_and_spacings": [{"width_at_least": 0.0, "min_spacing": 8.0}, {"width_at_least": 47.999, "min_spacing": 12.0}], "power_strap_width_table": [], "grid_unit": 0.001}
      ]
    }
  ],
  "sites": [
    {"name": "asap7sc7p5t", "x": 0.216, "y": 1.08}
  ],
  "physical_only_cells_list": [
    "TAPCELL_ASAP7_75t_R", "TAPCELL_ASAP7_75t_L", "TAPCELL_ASAP7_75t_SL", "TAPCELL_ASAP7_75t_SRAM",
    "TAPCELL_WITH_FILLER_ASAP7_75t_R", "TAPCELL_WITH_FILLER_ASAP7_75t_L", "TAPCELL_WITH_FILLER_ASAP7_75t_SL", "TAPCELL_WITH_FILLER_ASAP7_75t_SRAM",
    "FILLER_ASAP7_75t_R", "FILLER_ASAP7_75t_L", "FILLER_ASAP7_75t_SL", "FILLER_ASAP7_75t_SRAM",
    "FILLERxp5_ASAP7_75t_R", "FILLERxp5_ASAP7_75t_L", "FILLERxp5_ASAP7_75t_SL", "FILLERxp5_ASAP7_75t_SRAM"
  ],
  "special_cells": [
    {"cell_type": "tapcell", "name": ["TAPCELL_ASAP7_75t_L"]},
    {"cell_type": "stdfiller", "name": ["FILLER_ASAP7_75t_R", "FILLER_ASAP7_75t_L", "FILLER_ASAP7_75t_SL", "FILLER_ASAP7_75t_SRAM", "FILLERxp5_ASAP7_75t_R", "FILLERxp5_ASAP7_75t_L", "FILLERxp5_ASAP7_75t_SL", "FILLERxp5_ASAP7_75t_SRAM"]},
    {"cell_type": "decap", "name": ["DECAPx1_ASAP7_75t_R", "DECAPx1_ASAP7_75t_L", "DECAPx1_ASAP7_75t_SL", "DECAPx1_ASAP7_75t_SRAM", "DECAPx2_ASAP7_75t_R", "DECAPx2_ASAP7_75t_L", "DECAPx2_ASAP7_75t_SL", "DECAPx2_ASAP7_75t_SRAM", "DECAPx2b_ASAP7_75t_R", "DECAPx2b_ASAP7_75t_L", "DECAPx2b_ASAP7_75t_SL", "DECAPx2b_ASAP7_75t_SRAM", "DECAPx4_ASAP7_75t_R", "DECAPx4_ASAP7_75t_L", "DECAPx4_ASAP7_75t_SL", "DECAPx4_ASAP7_75t_SRAM", "DECAPx6_ASAP7_75t_R", "DECAPx6_ASAP7_75t_L", "DECAPx6_ASAP7_75t_SL", "DECAPx6_ASAP7_75t_SRAM", "DECAPx10_ASAP7_75t_R", "DECAPx10_ASAP7_75t_L", "DECAPx10_ASAP7_75t_SL", "DECAPx10_ASAP7_75t_SRAM"], "size": ["0.39637 fF", "0.402151 fF", "0.406615 fF", "0.377040 fF",
"0.792751 fF", "0.804301 fF", "0.813231 fF", "0.74080 fF", "0.792761 fF", "0.804309 fF", "0.813238 fF",
"0.75409 fF", "1.5855 fF", "1.6086 fF", "1.62646 fF", "1.50861 fF", "2.37825 fF", "2.4129 fF", "2.43969 fF",
"2.26224 fF", "3.96376 fF", "4.02151 fF", "4.06615 fF", "3.7704 fF"]},
    {"cell_type": "tiehicell", "name": ["TIEHIx1_ASAP7_75t_SL"], "output ports":  ["H"]},
    {"cell_type": "tielocell", "name": ["TIELOx1_ASAP7_75t_SL"], "output ports":  ["L"]},
    {"cell_type": "driver", "name": ["BUFx2_ASAP7_75t_R"], "input_ports": ["A"], "output ports":  ["X"]}
  ]
}
