hmLoadTopic({
hmKeywords:"",
hmTitle:"5.15 Summary",
hmDescription:"The ASA-EmulatR memory architecture mirrors Alpha AXP behavior while remaining debuggable, testable, and extensible.",
hmPrevLink:"chapter-5_14-smp-consideration.html",
hmNextLink:"chapter-6---serialization-and-.html",
hmParentLink:"chapter-5---memory-system-arch.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-5---memory-system-arch.html\">Chapter 5 - Memory System Architecture<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 5 - Memory System Architecture > 5.15 Summary",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">5.15 Summary<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">The ASA-EmulatR memory architecture mirrors Alpha AXP behavior while remaining debuggable, testable, and extensible.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Memory System Inventory<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">GuestMemory — PA router and reservation tracker (286 lines)<\/p>\n\r<p class=\"p_Normal\">SafeMemory — physical RAM with sparse backing (253 lines)<\/p>\n\r<p class=\"p_Normal\">SparseMemoryBacking — on-demand page allocation (507 lines)<\/p>\n\r<p class=\"p_Normal\">WriteBufferManager — per-CPU write buffering (218 lines)<\/p>\n\r<p class=\"p_Normal\">ReservationManager — global LL\/SC reservation tracking (153 lines)<\/p>\n\r<p class=\"p_Normal\">Ev6Translator — VA→PA translation with page table walking (1,336 lines)<\/p>\n\r<p class=\"p_Normal\">Total: 2,753 lines across six memory system headers.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Takeaways<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>GuestMemory is the single shared physical address space — one global instance, PA routing table, typed read\/write API<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>SafeMemory is a dumb RAM backend — byte-addressable, bounds-checked, sparse-allocated, no ordering knowledge<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>Loads are synchronous; stores are deferred — two-phase store model (address in EX, commit in WB)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>Ordering is never implicit — the weak memory model means no ordering without explicit barriers<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>Barriers enforce visibility and completion — MB, WMB, EXCB, TRAPB (full semantics in Chapter 6)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>MMIO is strongly ordered — synchronous, unbuffered, no reordering<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>LL\/SC uses optimistic reservations — per-CPU, cache-line granularity, globally tracked by ReservationManager<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">8.<\/span>Translation is implementation-selected — page size and VA width chosen at bring-up, three-level page table with KSEG fast path<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">9.<\/span>Memory faults are precise — detected in EX, delivered in WB, never speculative<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">10.<\/span>Memory semantics are enforced by coordination, not timing<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-6---serialization-and-.html\" class=\"topiclink\">Chapter 6 - Serialization and Stall Model (next chapter)<\/a>.<\/span><\/p>\n\r"
})
