relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'full_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nfox/Documents/School/cse490-vivado/arch-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nfox/Documents/School/cse490-vivado/arch-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj full_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'READ' [/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'WRITE' [/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sim_1/imports/cse490-project1/full_datapath_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'full_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nfox/Documents/School/cse490-vivado/arch-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nfox/Documents/School/cse490-vivado/arch-project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot full_tb_behav xil_defaultlib.full_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot full_tb_behav xil_defaultlib.full_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
[debug:tb] BOOP! NEW CYCLE AT                    0!
[debug:reg_read] BEEP!
[debug:imem] accessing address: $2h, time=0                   0
[debug:dmem] BEEP!
[debug:dmem] outWord = 0000, address = 40
[debug:dmem] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 2000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                 5000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 7000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                10000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 12000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                15000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 17000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                20000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 22000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                25000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 27000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                30000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 32000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                35000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 37000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                40000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 42000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                45000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 47000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                50000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 52000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                55000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 57000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                60000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 62000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                65000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 67000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                70000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 72000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                75000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 77000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                80000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 82000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                85000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 87000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                90000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 92000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT                95000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 97000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT               100000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 102000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT               105000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 107000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT               110000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 112000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
[debug:tb] BOOP! NEW CYCLE AT               115000!
[debug:reg_read] BEEP!
[debug:reg_read] BEEP!
[PC MODULE @ 117000] pc_current=00000000, nextAddr=00000002, fullInstr=0000, signExtImm=00000000, branchAddr=00000002, pcSrc = 00000002, jumpAddr=00000000, flag_jump=0, pc_next=00000002
[debug:reg_write] BEEP!
$finish called at time : 120 ns : File "/home/nfox/Documents/School/cse490-vivado/arch-project.srcs/sim_1/imports/cse490-project1/full_datapath_testbench.sv" Line 134
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8943.422 ; gain = 0.000 ; free physical = 154 ; free virtual = 2894

