Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Oct 20 18:52:31 2019
| Host             : DESKTOP-DU9F0PS running 64-bit major release  (build 9200)
| Command          : report_power -file Driver_MIPI_power_routed.rpt -pb Driver_MIPI_power_summary_routed.pb -rpx Driver_MIPI_power_routed.rpx
| Design           : Driver_MIPI
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 15.706       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 15.658       |
| Device Static (W)        | 0.048        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 31.9         |
| Junction Temperature (C) | 78.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.033 |     1190 |       --- |             --- |
|   LUT as Logic          |     1.697 |      454 |      8000 |            5.68 |
|   CARRY4                |     0.133 |       43 |      2000 |            2.15 |
|   Register              |     0.111 |      535 |     16000 |            3.34 |
|   BUFR                  |     0.036 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.033 |        8 |      2400 |            0.33 |
|   BUFG                  |     0.023 |        4 |        16 |           25.00 |
|   Others                |     0.000 |       32 |       --- |             --- |
| Signals                 |     2.267 |      966 |       --- |             --- |
| Block RAM               |     0.205 |        2 |        10 |           20.00 |
| I/O                     |    11.153 |       38 |       100 |           38.00 |
| Static Power            |     0.048 |          |           |                 |
| Total                   |    15.706 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.771 |       4.743 |      0.028 |
| Vccaux    |       1.800 |     0.918 |       0.909 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     5.147 |       5.146 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.016 |      0.001 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Driver_MIPI                                    |    15.658 |
|   Data_Read                                    |     1.066 |
|     U0                                         |     1.066 |
|       bits_gen[0].line_if_inst                 |     0.118 |
|       bits_gen[1].line_if_inst                 |     0.118 |
|       clock_system_inst                        |     0.792 |
|   Data_To_Csi                                  |     0.257 |
|     U0                                         |     0.257 |
|       lane_align_inst                          |     0.139 |
|       lane_merge_inst                          |     0.038 |
|       parser_inst                              |     0.080 |
|   Driver_Bayer_To_RGB0                         |     3.037 |
|     bram0                                      |     0.060 |
|       U0                                       |     0.060 |
|         inst_blk_mem_gen                       |     0.060 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.060 |
|             valid.cstr                         |     0.060 |
|               ramloop[0].ram.r                 |     0.060 |
|                 prim_noinit.ram                |     0.060 |
|     bram1                                      |     0.118 |
|       U0                                       |     0.118 |
|         inst_blk_mem_gen                       |     0.118 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.118 |
|             valid.cstr                         |     0.118 |
|               ramloop[0].ram.r                 |     0.118 |
|                 prim_noinit.ram                |     0.118 |
|     bram2                                      |     0.099 |
|       U0                                       |     0.099 |
|         inst_blk_mem_gen                       |     0.099 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.099 |
|             valid.cstr                         |     0.099 |
|               ramloop[0].ram.r                 |     0.099 |
|                 prim_noinit.ram                |     0.099 |
|   Driver_Csi_To_Dvp0                           |     0.400 |
|     bram0                                      |     0.127 |
|       U0                                       |     0.127 |
|         inst_blk_mem_gen                       |     0.127 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.127 |
|             valid.cstr                         |     0.127 |
|               ramloop[0].ram.r                 |     0.127 |
|                 prim_noinit.ram                |     0.127 |
+------------------------------------------------+-----------+


