
---------- Begin Simulation Statistics ----------
host_inst_rate                                 119326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322728                       # Number of bytes of host memory used
host_seconds                                   167.61                       # Real time elapsed on the host
host_tick_rate                              989873693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.165910                       # Number of seconds simulated
sim_ticks                                165910454000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4711737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 125200.618751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 124547.685511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1811699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   363086552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.615492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2900038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            320008                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 321336640500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580029                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 134737.910560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 135715.485030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   78728034830                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  73866681330                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 28212.873438                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 80985.216439                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.276504                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            190744                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   5381436331                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1257214500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6279052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 126799.969702                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 126493.195072                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2794709                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    441814586830                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.554915                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3484343                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             360037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 395203321830                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999702                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000398                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.695271                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.407648                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6279052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 126799.969702                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 126493.195072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2794709                       # number of overall hits
system.cpu.dcache.overall_miss_latency   441814586830                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.554915                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3484343                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            360037                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 395203321830                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599029                       # number of replacements
system.cpu.dcache.sampled_refs                2600053                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.491447                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3318978                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501030542500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13770147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62542.968750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 59817.460317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13770019                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8005500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7537000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108425.346457                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13770147                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62542.968750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 59817.460317                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13770019                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8005500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.168178                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             86.107021                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13770147                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62542.968750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 59817.460317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13770019                       # number of overall hits
system.cpu.icache.overall_miss_latency        8005500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7537000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 86.107021                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13770019                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 62972.645194                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    106862626742                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1696969                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     67561.573034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 52540.549313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1352920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20025                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1052124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20025                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       136970.278960                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  121857.219928                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         279329                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           315145053000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.891740                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2300828                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      4238                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      279855829000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.890096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2296588                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    136549.827811                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 121357.316972                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         71586383780                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    63621694780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   17376.334520                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.315705                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       562                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            9765500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600182                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        136371.400300                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   121258.040726                       # average overall mshr miss latency
system.l2.demand_hits                          279329                       # number of demand (read+write) hits
system.l2.demand_miss_latency            316497973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.892573                       # miss rate for demand accesses
system.l2.demand_misses                       2320853                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       4238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       280907953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.890943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2316613                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.813698                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.038128                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  13331.619986                       # Average occupied blocks per context
system.l2.occ_blocks::1                    624.694269                       # Average occupied blocks per context
system.l2.overall_accesses                    2600182                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       136371.400300                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  96614.590219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         279329                       # number of overall hits
system.l2.overall_miss_latency           316497973500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.892573                       # miss rate for overall accesses
system.l2.overall_misses                      2320853                       # number of overall misses
system.l2.overall_mshr_hits                      4238                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      387770580242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.543577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 4013582                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.321538                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        545640                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1468189                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted         1469767                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      5233219                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2061863                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       233303                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3639074                       # number of replacements
system.l2.sampled_refs                        3651803                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13956.314255                       # Cycle average of tags in use
system.l2.total_refs                          1152892                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501667710000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           513367                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                236884195                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1424814                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1558811                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       149313                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1623767                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1695034                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25043                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519286                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     70733911                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.143997                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.838858                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     67152314     94.94%     94.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1665131      2.35%     97.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       675287      0.95%     98.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       243956      0.34%     98.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       290970      0.41%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42514      0.06%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       103983      0.15%     99.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40470      0.06%     99.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519286      0.73%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     70733911                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       149304                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7502784                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     9.493666                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               9.493666                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     58469095                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44905                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27070982                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7757962                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4404153                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1308323                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       102700                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4983123                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4867773                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115350                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4052074                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3938877                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113197                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        931049                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            928896                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2153                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1695034                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3752197                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8368838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       146613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27760716                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        779766                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.017854                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3752197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1449857                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.292413                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     72042234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.385339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.588910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       67425605     93.59%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          84698      0.12%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         638963      0.89%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          66852      0.09%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         763712      1.06%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         132811      0.18%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         336723      0.47%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         284665      0.40%     96.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2308205      3.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     72042234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              22894478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1200928                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256233                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.142896                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6431732                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           931049                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8225311                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11897821                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.804206                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6614846                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.125324                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12014648                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       149395                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      48498066                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6331695                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2589349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1568762                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17711880                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5500683                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1054345                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13566072                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        30743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       211514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1308323                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       684115                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1488571                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51422                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3642                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3325145                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       774953                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3642                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.105333                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.105333                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4897836     33.50%     33.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1416884      9.69%     43.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       149635      1.02%     44.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37555      0.26%     44.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1362633      9.32%     53.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5740489     39.26%     93.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1015366      6.94%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14620421                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       325529                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022265                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          309      0.09%      0.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          883      0.27%      0.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       119244     36.63%     37.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       155801     47.86%     84.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        49275     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     72042234                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.202942                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.630212                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     62272072     86.44%     86.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7080537      9.83%     96.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1558228      2.16%     98.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       433157      0.60%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       467229      0.65%     99.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       138925      0.19%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        84924      0.12%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6424      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          738      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     72042234                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.154002                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17455647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14620421                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7435737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       473727                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7152835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3752209                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3752197                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       750706                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       228119                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6331695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1568762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               94936712                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     55476133                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       197793                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8375035                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2704913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        94837                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37115117                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24765773                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16852357                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3924022                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1308323                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2958720                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9512325                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5348278                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                388408                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
