module DFF_5bit (en, q, clk, reset, data);
	input logic [4:0] data;
	input logic en,clk, reset;
	output logic [4:0]q;

	logic [4:0]reData;
	genvar i;
 
 generate
	for(i=0; i<5; i++) begin : eachDff
 
		D_FF d1 (q[i], reData[i], clk, reset);
		mux2_1 m1 (en, {data[i],q[i]},reData[i]);
		
	end
 
 endgenerate
 endmodule