/********************************************************
 *	        Copyright(c) 2019	Semidrive 		        *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __DWC_DDR_UMCTL2_REG_H__
#define __DWC_DDR_UMCTL2_REG_H__

#define GRP_UMCTL2_REGS_BASE 0x0
#define GRP_UMCTL2_MP_BASE 0x3f8
#define GRP_UMCTL2_REGS_FREQ1_BASE 0x2000
#define GRP_UMCTL2_REGS_FREQ2_BASE 0x3000
#define GRP_UMCTL2_REGS_FREQ3_BASE 0x4000

#define UMCTL2_REGS_MSTR_OFF	(GRP_UMCTL2_REGS_BASE + 0x0U)

#define FM_MSTR_DEVICE_CONFIG	(0x3U << 30U)
#define FV_MSTR_DEVICE_CONFIG(v) \
	(((v) << 30U) & FM_MSTR_DEVICE_CONFIG)
#define GFV_MSTR_DEVICE_CONFIG(v) \
	(((v) & FM_MSTR_DEVICE_CONFIG) >> 30U)

#define BM_MSTR_FREQUENCY_MODE	(0x01U << 29U)

#define FM_MSTR_ACTIVE_RANKS	(0x3U << 24U)
#define FV_MSTR_ACTIVE_RANKS(v) \
	(((v) << 24U) & FM_MSTR_ACTIVE_RANKS)
#define GFV_MSTR_ACTIVE_RANKS(v) \
	(((v) & FM_MSTR_ACTIVE_RANKS) >> 24U)

#define FM_MSTR_BURST_RDWR	(0xfU << 16U)
#define FV_MSTR_BURST_RDWR(v) \
	(((v) << 16U) & FM_MSTR_BURST_RDWR)
#define GFV_MSTR_BURST_RDWR(v) \
	(((v) & FM_MSTR_BURST_RDWR) >> 16U)

#define BM_MSTR_DLL_OFF_MODE	(0x01U << 15U)

#define FM_MSTR_DATA_BUS_WIDTH	(0x3U << 12U)
#define FV_MSTR_DATA_BUS_WIDTH(v) \
	(((v) << 12U) & FM_MSTR_DATA_BUS_WIDTH)
#define GFV_MSTR_DATA_BUS_WIDTH(v) \
	(((v) & FM_MSTR_DATA_BUS_WIDTH) >> 12U)

#define BM_MSTR_GEARDOWN_MODE	(0x01U << 11U)

#define BM_MSTR_EN_2T_TIMING_MODE	(0x01U << 10U)

#define BM_MSTR_BURSTCHOP	(0x01U << 9U)

#define BM_MSTR_LPDDR4	(0x01U << 5U)

#define BM_MSTR_DDR4	(0x01U << 4U)

#define BM_MSTR_LPDDR3	(0x01U << 3U)

#define BM_MSTR_LPDDR2	(0x01U << 2U)

#define BM_MSTR_DDR3	(0x01U << 0U)

#define UMCTL2_REGS_STAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x4U)

#define BM_STAT_SELFREF_CAM_NOT_EMPTY	(0x01U << 12U)

#define FM_STAT_SELFREF_STATE	(0x3U << 8U)
#define FV_STAT_SELFREF_STATE(v) \
	(((v) << 8U) & FM_STAT_SELFREF_STATE)
#define GFV_STAT_SELFREF_STATE(v) \
	(((v) & FM_STAT_SELFREF_STATE) >> 8U)

#define FM_STAT_SELFREF_TYPE	(0x3U << 4U)
#define FV_STAT_SELFREF_TYPE(v) \
	(((v) << 4U) & FM_STAT_SELFREF_TYPE)
#define GFV_STAT_SELFREF_TYPE(v) \
	(((v) & FM_STAT_SELFREF_TYPE) >> 4U)

#define FM_STAT_OPERATING_MODE	(0x7U << 0U)
#define FV_STAT_OPERATING_MODE(v) \
	(((v) << 0U) & FM_STAT_OPERATING_MODE)
#define GFV_STAT_OPERATING_MODE(v) \
	(((v) & FM_STAT_OPERATING_MODE) >> 0U)

#define UMCTL2_REGS_MRCTRL0_OFF	(GRP_UMCTL2_REGS_BASE + 0x10U)

#define BM_MRCTRL0_MR_WR	(0x01U << 31U)

#define BM_MRCTRL0_PBA_MODE	(0x01U << 30U)

#define FM_MRCTRL0_MR_ADDR	(0xfU << 12U)
#define FV_MRCTRL0_MR_ADDR(v) \
	(((v) << 12U) & FM_MRCTRL0_MR_ADDR)
#define GFV_MRCTRL0_MR_ADDR(v) \
	(((v) & FM_MRCTRL0_MR_ADDR) >> 12U)

#define FM_MRCTRL0_MR_RANK	(0x3U << 4U)
#define FV_MRCTRL0_MR_RANK(v) \
	(((v) << 4U) & FM_MRCTRL0_MR_RANK)
#define GFV_MRCTRL0_MR_RANK(v) \
	(((v) & FM_MRCTRL0_MR_RANK) >> 4U)

#define BM_MRCTRL0_SW_INIT_INT	(0x01U << 3U)

#define BM_MRCTRL0_PDA_EN	(0x01U << 2U)

#define BM_MRCTRL0_MPR_EN	(0x01U << 1U)

#define BM_MRCTRL0_MR_TYPE	(0x01U << 0U)

#define UMCTL2_REGS_MRCTRL1_OFF	(GRP_UMCTL2_REGS_BASE + 0x14U)

#define FM_MRCTRL1_MR_DATA	(0x3ffffU << 0U)
#define FV_MRCTRL1_MR_DATA(v) \
	(((v) << 0U) & FM_MRCTRL1_MR_DATA)
#define GFV_MRCTRL1_MR_DATA(v) \
	(((v) & FM_MRCTRL1_MR_DATA) >> 0U)

#define UMCTL2_REGS_MRSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x18U)

#define BM_MRSTAT_PDA_DONE	(0x01U << 8U)

#define BM_MRSTAT_MR_WR_BUSY	(0x01U << 0U)

#define UMCTL2_REGS_MRCTRL2_OFF	(GRP_UMCTL2_REGS_BASE + 0x1cU)

#define FM_MRCTRL2_MR_DEVICE_SEL	(0xffffffffU << 0U)
#define FV_MRCTRL2_MR_DEVICE_SEL(v) \
	(((v) << 0U) & FM_MRCTRL2_MR_DEVICE_SEL)
#define GFV_MRCTRL2_MR_DEVICE_SEL(v) \
	(((v) & FM_MRCTRL2_MR_DEVICE_SEL) >> 0U)

#define UMCTL2_REGS_DERATEEN_OFF	(GRP_UMCTL2_REGS_BASE + 0x20U)

#define BM_DERATEEN_DERATE_MR4_TUF_DIS	(0x01U << 12U)

#define FM_DERATEEN_RC_DERATE_VALUE	(0x7U << 8U)
#define FV_DERATEEN_RC_DERATE_VALUE(v) \
	(((v) << 8U) & FM_DERATEEN_RC_DERATE_VALUE)
#define GFV_DERATEEN_RC_DERATE_VALUE(v) \
	(((v) & FM_DERATEEN_RC_DERATE_VALUE) >> 8U)

#define FM_DERATEEN_DERATE_BYTE	(0xfU << 4U)
#define FV_DERATEEN_DERATE_BYTE(v) \
	(((v) << 4U) & FM_DERATEEN_DERATE_BYTE)
#define GFV_DERATEEN_DERATE_BYTE(v) \
	(((v) & FM_DERATEEN_DERATE_BYTE) >> 4U)

#define FM_DERATEEN_DERATE_VALUE	(0x3U << 1U)
#define FV_DERATEEN_DERATE_VALUE(v) \
	(((v) << 1U) & FM_DERATEEN_DERATE_VALUE)
#define GFV_DERATEEN_DERATE_VALUE(v) \
	(((v) & FM_DERATEEN_DERATE_VALUE) >> 1U)

#define BM_DERATEEN_DERATE_ENABLE	(0x01U << 0U)

#define UMCTL2_REGS_DERATEINT_OFF	(GRP_UMCTL2_REGS_BASE + 0x24U)

#define FM_DERATEINT_MR4_READ_INTERVAL	(0xffffffffU << 0U)
#define FV_DERATEINT_MR4_READ_INTERVAL(v) \
	(((v) << 0U) & FM_DERATEINT_MR4_READ_INTERVAL)
#define GFV_DERATEINT_MR4_READ_INTERVAL(v) \
	(((v) & FM_DERATEINT_MR4_READ_INTERVAL) >> 0U)

#define UMCTL2_REGS_MSTR2_OFF	(GRP_UMCTL2_REGS_BASE + 0x28U)

#define FM_MSTR2_TARGET_FREQUENCY	(0x3U << 0U)
#define FV_MSTR2_TARGET_FREQUENCY(v) \
	(((v) << 0U) & FM_MSTR2_TARGET_FREQUENCY)
#define GFV_MSTR2_TARGET_FREQUENCY(v) \
	(((v) & FM_MSTR2_TARGET_FREQUENCY) >> 0U)

#define UMCTL2_REGS_DERATECTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x2cU)

#define BM_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE	(0x01U << 2U)

#define BM_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR	(0x01U << 1U)

#define BM_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN	(0x01U << 0U)

#define UMCTL2_REGS_PWRCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x30U)

#define BM_PWRCTL_LPDDR4_SR_ALLOWED	(0x01U << 8U)

#define BM_PWRCTL_DIS_CAM_DRAIN_SELFREF	(0x01U << 7U)

#define BM_PWRCTL_STAY_IN_SELFREF	(0x01U << 6U)

#define BM_PWRCTL_SELFREF_SW	(0x01U << 5U)

#define BM_PWRCTL_MPSM_EN	(0x01U << 4U)

#define BM_PWRCTL_EN_DFI_DRAM_CLK_DISABLE	(0x01U << 3U)

#define BM_PWRCTL_DEEPPOWERDOWN_EN	(0x01U << 2U)

#define BM_PWRCTL_POWERDOWN_EN	(0x01U << 1U)

#define BM_PWRCTL_SELFREF_EN	(0x01U << 0U)

#define UMCTL2_REGS_PWRTMG_OFF	(GRP_UMCTL2_REGS_BASE + 0x34U)

#define FM_PWRTMG_SELFREF_TO_X32	(0xffU << 16U)
#define FV_PWRTMG_SELFREF_TO_X32(v) \
	(((v) << 16U) & FM_PWRTMG_SELFREF_TO_X32)
#define GFV_PWRTMG_SELFREF_TO_X32(v) \
	(((v) & FM_PWRTMG_SELFREF_TO_X32) >> 16U)

#define FM_PWRTMG_T_DPD_X4096	(0xffU << 8U)
#define FV_PWRTMG_T_DPD_X4096(v) \
	(((v) << 8U) & FM_PWRTMG_T_DPD_X4096)
#define GFV_PWRTMG_T_DPD_X4096(v) \
	(((v) & FM_PWRTMG_T_DPD_X4096) >> 8U)

#define FM_PWRTMG_POWERDOWN_TO_X32	(0x1fU << 0U)
#define FV_PWRTMG_POWERDOWN_TO_X32(v) \
	(((v) << 0U) & FM_PWRTMG_POWERDOWN_TO_X32)
#define GFV_PWRTMG_POWERDOWN_TO_X32(v) \
	(((v) & FM_PWRTMG_POWERDOWN_TO_X32) >> 0U)

#define UMCTL2_REGS_HWLPCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x38U)

#define FM_HWLPCTL_HW_LP_IDLE_X32	(0xfffU << 16U)
#define FV_HWLPCTL_HW_LP_IDLE_X32(v) \
	(((v) << 16U) & FM_HWLPCTL_HW_LP_IDLE_X32)
#define GFV_HWLPCTL_HW_LP_IDLE_X32(v) \
	(((v) & FM_HWLPCTL_HW_LP_IDLE_X32) >> 16U)

#define BM_HWLPCTL_HW_LP_EXIT_IDLE_EN	(0x01U << 1U)

#define BM_HWLPCTL_HW_LP_EN	(0x01U << 0U)

#define UMCTL2_REGS_RFSHCTL0_OFF	(GRP_UMCTL2_REGS_BASE + 0x50U)

#define FM_RFSHCTL0_REFRESH_MARGIN	(0xfU << 20U)
#define FV_RFSHCTL0_REFRESH_MARGIN(v) \
	(((v) << 20U) & FM_RFSHCTL0_REFRESH_MARGIN)
#define GFV_RFSHCTL0_REFRESH_MARGIN(v) \
	(((v) & FM_RFSHCTL0_REFRESH_MARGIN) >> 20U)

#define FM_RFSHCTL0_REFRESH_TO_X1_X32	(0x1fU << 12U)
#define FV_RFSHCTL0_REFRESH_TO_X1_X32(v) \
	(((v) << 12U) & FM_RFSHCTL0_REFRESH_TO_X1_X32)
#define GFV_RFSHCTL0_REFRESH_TO_X1_X32(v) \
	(((v) & FM_RFSHCTL0_REFRESH_TO_X1_X32) >> 12U)

#define FM_RFSHCTL0_REFRESH_BURST	(0x3fU << 4U)
#define FV_RFSHCTL0_REFRESH_BURST(v) \
	(((v) << 4U) & FM_RFSHCTL0_REFRESH_BURST)
#define GFV_RFSHCTL0_REFRESH_BURST(v) \
	(((v) & FM_RFSHCTL0_REFRESH_BURST) >> 4U)

#define BM_RFSHCTL0_PER_BANK_REFRESH	(0x01U << 2U)

#define UMCTL2_REGS_RFSHCTL1_OFF	(GRP_UMCTL2_REGS_BASE + 0x54U)

#define FM_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32	(0xfffU << 16U)
#define FV_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32(v) \
	(((v) << 16U) & FM_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32)
#define GFV_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32(v) \
	(((v) & FM_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32) >> 16U)

#define FM_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32	(0xfffU << 0U)
#define FV_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32(v) \
	(((v) << 0U) & FM_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32)
#define GFV_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32(v) \
	(((v) & FM_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32) >> 0U)

#define UMCTL2_REGS_RFSHCTL3_OFF	(GRP_UMCTL2_REGS_BASE + 0x60U)

#define FM_RFSHCTL3_REFRESH_MODE	(0x7U << 4U)
#define FV_RFSHCTL3_REFRESH_MODE(v) \
	(((v) << 4U) & FM_RFSHCTL3_REFRESH_MODE)
#define GFV_RFSHCTL3_REFRESH_MODE(v) \
	(((v) & FM_RFSHCTL3_REFRESH_MODE) >> 4U)

#define BM_RFSHCTL3_REFRESH_UPDATE_LEVEL	(0x01U << 1U)

#define BM_RFSHCTL3_DIS_AUTO_REFRESH	(0x01U << 0U)

#define UMCTL2_REGS_RFSHTMG_OFF	(GRP_UMCTL2_REGS_BASE + 0x64U)

#define BM_RFSHTMG_T_RFC_NOM_X1_SEL	(0x01U << 31U)

#define FM_RFSHTMG_T_RFC_NOM_X1_X32	(0xfffU << 16U)
#define FV_RFSHTMG_T_RFC_NOM_X1_X32(v) \
	(((v) << 16U) & FM_RFSHTMG_T_RFC_NOM_X1_X32)
#define GFV_RFSHTMG_T_RFC_NOM_X1_X32(v) \
	(((v) & FM_RFSHTMG_T_RFC_NOM_X1_X32) >> 16U)

#define BM_RFSHTMG_LPDDR3_TREFBW_EN	(0x01U << 15U)

#define FM_RFSHTMG_T_RFC_MIN	(0x3ffU << 0U)
#define FV_RFSHTMG_T_RFC_MIN(v) \
	(((v) << 0U) & FM_RFSHTMG_T_RFC_MIN)
#define GFV_RFSHTMG_T_RFC_MIN(v) \
	(((v) & FM_RFSHTMG_T_RFC_MIN) >> 0U)

#define UMCTL2_REGS_RFSHTMG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x68U)

#define FM_RFSHTMG1_T_PBR2PBR	(0xffU << 16U)
#define FV_RFSHTMG1_T_PBR2PBR(v) \
	(((v) << 16U) & FM_RFSHTMG1_T_PBR2PBR)
#define GFV_RFSHTMG1_T_PBR2PBR(v) \
	(((v) & FM_RFSHTMG1_T_PBR2PBR) >> 16U)

#define UMCTL2_REGS_ECCCFG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x70U)

#define FM_ECCCFG0_ECC_REGION_MAP_GRANU	(0x3U << 30U)
#define FV_ECCCFG0_ECC_REGION_MAP_GRANU(v) \
	(((v) << 30U) & FM_ECCCFG0_ECC_REGION_MAP_GRANU)
#define GFV_ECCCFG0_ECC_REGION_MAP_GRANU(v) \
	(((v) & FM_ECCCFG0_ECC_REGION_MAP_GRANU) >> 30U)

#define BM_ECCCFG0_ECC_REGION_MAP_OTHER	(0x01U << 29U)

#define FM_ECCCFG0_ECC_AP_ERR_THRESHOLD	(0x7U << 24U)
#define FV_ECCCFG0_ECC_AP_ERR_THRESHOLD(v) \
	(((v) << 24U) & FM_ECCCFG0_ECC_AP_ERR_THRESHOLD)
#define GFV_ECCCFG0_ECC_AP_ERR_THRESHOLD(v) \
	(((v) & FM_ECCCFG0_ECC_AP_ERR_THRESHOLD) >> 24U)

#define FM_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32	(0x3fU << 16U)
#define FV_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32(v) \
	(((v) << 16U) & FM_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32)
#define GFV_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32(v) \
	(((v) & FM_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32) >> 16U)

#define FM_ECCCFG0_ECC_REGION_MAP	(0x7fU << 8U)
#define FV_ECCCFG0_ECC_REGION_MAP(v) \
	(((v) << 8U) & FM_ECCCFG0_ECC_REGION_MAP)
#define GFV_ECCCFG0_ECC_REGION_MAP(v) \
	(((v) & FM_ECCCFG0_ECC_REGION_MAP) >> 8U)

#define BM_ECCCFG0_ECC_REGION_REMAP_EN	(0x01U << 7U)

#define BM_ECCCFG0_ECC_AP_EN	(0x01U << 6U)

#define BM_ECCCFG0_DIS_SCRUB	(0x01U << 4U)

#define FM_ECCCFG0_ECC_MODE	(0x7U << 0U)
#define FV_ECCCFG0_ECC_MODE(v) \
	(((v) << 0U) & FM_ECCCFG0_ECC_MODE)
#define GFV_ECCCFG0_ECC_MODE(v) \
	(((v) & FM_ECCCFG0_ECC_MODE) >> 0U)

#define UMCTL2_REGS_ECCCFG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x74U)

#define FM_ECCCFG1_ACTIVE_BLK_CHANNEL	(0xfU << 8U)
#define FV_ECCCFG1_ACTIVE_BLK_CHANNEL(v) \
	(((v) << 8U) & FM_ECCCFG1_ACTIVE_BLK_CHANNEL)
#define GFV_ECCCFG1_ACTIVE_BLK_CHANNEL(v) \
	(((v) & FM_ECCCFG1_ACTIVE_BLK_CHANNEL) >> 8U)

#define BM_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM	(0x01U << 7U)

#define BM_ECCCFG1_ECC_REGION_WASTE_LOCK	(0x01U << 5U)

#define BM_ECCCFG1_ECC_REGION_PARITY_LOCK	(0x01U << 4U)

#define BM_ECCCFG1_DATA_POISON_BIT	(0x01U << 1U)

#define BM_ECCCFG1_DATA_POISON_EN	(0x01U << 0U)

#define UMCTL2_REGS_ECCSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x78U)

#define BM_ECCSTAT_ECC_UNCORRECTED_ERR	(0x01U << 16U)

#define BM_ECCSTAT_ECC_CORRECTED_ERR	(0x01U << 8U)

#define FM_ECCSTAT_ECC_CORRECTED_BIT_NUM	(0x7fU << 0U)
#define FV_ECCSTAT_ECC_CORRECTED_BIT_NUM(v) \
	(((v) << 0U) & FM_ECCSTAT_ECC_CORRECTED_BIT_NUM)
#define GFV_ECCSTAT_ECC_CORRECTED_BIT_NUM(v) \
	(((v) & FM_ECCSTAT_ECC_CORRECTED_BIT_NUM) >> 0U)

#define UMCTL2_REGS_ECCCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x7cU)

#define BM_ECCCTL_ECC_AP_ERR_INTR_FORCE	(0x01U << 18U)

#define BM_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE	(0x01U << 17U)

#define BM_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE	(0x01U << 16U)

#define BM_ECCCTL_ECC_AP_ERR_INTR_EN	(0x01U << 10U)

#define BM_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN	(0x01U << 9U)

#define BM_ECCCTL_ECC_CORRECTED_ERR_INTR_EN	(0x01U << 8U)

#define BM_ECCCTL_ECC_AP_ERR_INTR_CLR	(0x01U << 4U)

#define BM_ECCCTL_ECC_UNCORR_ERR_CNT_CLR	(0x01U << 3U)

#define BM_ECCCTL_ECC_CORR_ERR_CNT_CLR	(0x01U << 2U)

#define BM_ECCCTL_ECC_UNCORRECTED_ERR_CLR	(0x01U << 1U)

#define BM_ECCCTL_ECC_CORRECTED_ERR_CLR	(0x01U << 0U)

#define UMCTL2_REGS_ECCERRCNT_OFF	(GRP_UMCTL2_REGS_BASE + 0x80U)

#define FM_ECCERRCNT_ECC_UNCORR_ERR_CNT	(0xffffU << 16U)
#define FV_ECCERRCNT_ECC_UNCORR_ERR_CNT(v) \
	(((v) << 16U) & FM_ECCERRCNT_ECC_UNCORR_ERR_CNT)
#define GFV_ECCERRCNT_ECC_UNCORR_ERR_CNT(v) \
	(((v) & FM_ECCERRCNT_ECC_UNCORR_ERR_CNT) >> 16U)

#define FM_ECCERRCNT_ECC_CORR_ERR_CNT	(0xffffU << 0U)
#define FV_ECCERRCNT_ECC_CORR_ERR_CNT(v) \
	(((v) << 0U) & FM_ECCERRCNT_ECC_CORR_ERR_CNT)
#define GFV_ECCERRCNT_ECC_CORR_ERR_CNT(v) \
	(((v) & FM_ECCERRCNT_ECC_CORR_ERR_CNT) >> 0U)

#define UMCTL2_REGS_ECCCADDR0_OFF	(GRP_UMCTL2_REGS_BASE + 0x84U)

#define BM_ECCCADDR0_ECC_CORR_RANK	(0x01U << 24U)

#define FM_ECCCADDR0_ECC_CORR_ROW	(0x3ffffU << 0U)
#define FV_ECCCADDR0_ECC_CORR_ROW(v) \
	(((v) << 0U) & FM_ECCCADDR0_ECC_CORR_ROW)
#define GFV_ECCCADDR0_ECC_CORR_ROW(v) \
	(((v) & FM_ECCCADDR0_ECC_CORR_ROW) >> 0U)

#define UMCTL2_REGS_ECCCADDR1_OFF	(GRP_UMCTL2_REGS_BASE + 0x88U)

#define FM_ECCCADDR1_ECC_CORR_BG	(0x3U << 24U)
#define FV_ECCCADDR1_ECC_CORR_BG(v) \
	(((v) << 24U) & FM_ECCCADDR1_ECC_CORR_BG)
#define GFV_ECCCADDR1_ECC_CORR_BG(v) \
	(((v) & FM_ECCCADDR1_ECC_CORR_BG) >> 24U)

#define FM_ECCCADDR1_ECC_CORR_BANK	(0x7U << 16U)
#define FV_ECCCADDR1_ECC_CORR_BANK(v) \
	(((v) << 16U) & FM_ECCCADDR1_ECC_CORR_BANK)
#define GFV_ECCCADDR1_ECC_CORR_BANK(v) \
	(((v) & FM_ECCCADDR1_ECC_CORR_BANK) >> 16U)

#define FM_ECCCADDR1_ECC_CORR_COL	(0xfffU << 0U)
#define FV_ECCCADDR1_ECC_CORR_COL(v) \
	(((v) << 0U) & FM_ECCCADDR1_ECC_CORR_COL)
#define GFV_ECCCADDR1_ECC_CORR_COL(v) \
	(((v) & FM_ECCCADDR1_ECC_CORR_COL) >> 0U)

#define UMCTL2_REGS_ECCCSYN0_OFF	(GRP_UMCTL2_REGS_BASE + 0x8cU)

#define FM_ECCCSYN0_ECC_CORR_SYNDROMES_31_0	(0xffffffffU << 0U)
#define FV_ECCCSYN0_ECC_CORR_SYNDROMES_31_0(v) \
	(((v) << 0U) & FM_ECCCSYN0_ECC_CORR_SYNDROMES_31_0)
#define GFV_ECCCSYN0_ECC_CORR_SYNDROMES_31_0(v) \
	(((v) & FM_ECCCSYN0_ECC_CORR_SYNDROMES_31_0) >> 0U)

#define UMCTL2_REGS_ECCCSYN1_OFF	(GRP_UMCTL2_REGS_BASE + 0x90U)

#define FM_ECCCSYN1_ECC_CORR_SYNDROMES_63_32	(0xffffffffU << 0U)
#define FV_ECCCSYN1_ECC_CORR_SYNDROMES_63_32(v) \
	(((v) << 0U) & FM_ECCCSYN1_ECC_CORR_SYNDROMES_63_32)
#define GFV_ECCCSYN1_ECC_CORR_SYNDROMES_63_32(v) \
	(((v) & FM_ECCCSYN1_ECC_CORR_SYNDROMES_63_32) >> 0U)

#define UMCTL2_REGS_ECCCSYN2_OFF	(GRP_UMCTL2_REGS_BASE + 0x94U)

#define FM_ECCCSYN2_ECC_CORR_SYNDROMES_71_64	(0xffU << 0U)
#define FV_ECCCSYN2_ECC_CORR_SYNDROMES_71_64(v) \
	(((v) << 0U) & FM_ECCCSYN2_ECC_CORR_SYNDROMES_71_64)
#define GFV_ECCCSYN2_ECC_CORR_SYNDROMES_71_64(v) \
	(((v) & FM_ECCCSYN2_ECC_CORR_SYNDROMES_71_64) >> 0U)

#define UMCTL2_REGS_ECCBITMASK0_OFF	(GRP_UMCTL2_REGS_BASE + 0x98U)

#define FM_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0	(0xffffffffU << 0U)
#define FV_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0(v) \
	(((v) << 0U) & FM_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0)
#define GFV_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0(v) \
	(((v) & FM_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0) >> 0U)

#define UMCTL2_REGS_ECCBITMASK1_OFF	(GRP_UMCTL2_REGS_BASE + 0x9cU)

#define FM_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32	(0xffffffffU << 0U)
#define FV_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32(v) \
	(((v) << 0U) & FM_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32)
#define GFV_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32(v) \
	(((v) & FM_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32) >> 0U)

#define UMCTL2_REGS_ECCBITMASK2_OFF	(GRP_UMCTL2_REGS_BASE + 0xa0U)

#define FM_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64	(0xffU << 0U)
#define FV_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64(v) \
	(((v) << 0U) & FM_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64)
#define GFV_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64(v) \
	(((v) & FM_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64) >> 0U)

#define UMCTL2_REGS_ECCUADDR0_OFF	(GRP_UMCTL2_REGS_BASE + 0xa4U)

#define BM_ECCUADDR0_ECC_UNCORR_RANK	(0x01U << 24U)

#define FM_ECCUADDR0_ECC_UNCORR_ROW	(0x3ffffU << 0U)
#define FV_ECCUADDR0_ECC_UNCORR_ROW(v) \
	(((v) << 0U) & FM_ECCUADDR0_ECC_UNCORR_ROW)
#define GFV_ECCUADDR0_ECC_UNCORR_ROW(v) \
	(((v) & FM_ECCUADDR0_ECC_UNCORR_ROW) >> 0U)

#define UMCTL2_REGS_ECCUADDR1_OFF	(GRP_UMCTL2_REGS_BASE + 0xa8U)

#define FM_ECCUADDR1_ECC_UNCORR_BG	(0x3U << 24U)
#define FV_ECCUADDR1_ECC_UNCORR_BG(v) \
	(((v) << 24U) & FM_ECCUADDR1_ECC_UNCORR_BG)
#define GFV_ECCUADDR1_ECC_UNCORR_BG(v) \
	(((v) & FM_ECCUADDR1_ECC_UNCORR_BG) >> 24U)

#define FM_ECCUADDR1_ECC_UNCORR_BANK	(0x7U << 16U)
#define FV_ECCUADDR1_ECC_UNCORR_BANK(v) \
	(((v) << 16U) & FM_ECCUADDR1_ECC_UNCORR_BANK)
#define GFV_ECCUADDR1_ECC_UNCORR_BANK(v) \
	(((v) & FM_ECCUADDR1_ECC_UNCORR_BANK) >> 16U)

#define FM_ECCUADDR1_ECC_UNCORR_COL	(0xfffU << 0U)
#define FV_ECCUADDR1_ECC_UNCORR_COL(v) \
	(((v) << 0U) & FM_ECCUADDR1_ECC_UNCORR_COL)
#define GFV_ECCUADDR1_ECC_UNCORR_COL(v) \
	(((v) & FM_ECCUADDR1_ECC_UNCORR_COL) >> 0U)

#define UMCTL2_REGS_ECCUSYN0_OFF	(GRP_UMCTL2_REGS_BASE + 0xacU)

#define FM_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0	(0xffffffffU << 0U)
#define FV_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0(v) \
	(((v) << 0U) & FM_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0)
#define GFV_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0(v) \
	(((v) & FM_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0) >> 0U)

#define UMCTL2_REGS_ECCUSYN1_OFF	(GRP_UMCTL2_REGS_BASE + 0xb0U)

#define FM_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32	(0xffffffffU << 0U)
#define FV_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32(v) \
	(((v) << 0U) & FM_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32)
#define GFV_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32(v) \
	(((v) & FM_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32) >> 0U)

#define UMCTL2_REGS_ECCUSYN2_OFF	(GRP_UMCTL2_REGS_BASE + 0xb4U)

#define FM_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64	(0xffU << 0U)
#define FV_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64(v) \
	(((v) << 0U) & FM_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64)
#define GFV_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64(v) \
	(((v) & FM_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64) >> 0U)

#define UMCTL2_REGS_ECCPOISONADDR0_OFF	(GRP_UMCTL2_REGS_BASE + 0xb8U)

#define BM_ECCPOISONADDR0_ECC_POISON_RANK	(0x01U << 24U)

#define FM_ECCPOISONADDR0_ECC_POISON_COL	(0xfffU << 0U)
#define FV_ECCPOISONADDR0_ECC_POISON_COL(v) \
	(((v) << 0U) & FM_ECCPOISONADDR0_ECC_POISON_COL)
#define GFV_ECCPOISONADDR0_ECC_POISON_COL(v) \
	(((v) & FM_ECCPOISONADDR0_ECC_POISON_COL) >> 0U)

#define UMCTL2_REGS_ECCPOISONADDR1_OFF	(GRP_UMCTL2_REGS_BASE + 0xbcU)

#define FM_ECCPOISONADDR1_ECC_POISON_BG	(0x3U << 28U)
#define FV_ECCPOISONADDR1_ECC_POISON_BG(v) \
	(((v) << 28U) & FM_ECCPOISONADDR1_ECC_POISON_BG)
#define GFV_ECCPOISONADDR1_ECC_POISON_BG(v) \
	(((v) & FM_ECCPOISONADDR1_ECC_POISON_BG) >> 28U)

#define FM_ECCPOISONADDR1_ECC_POISON_BANK	(0x7U << 24U)
#define FV_ECCPOISONADDR1_ECC_POISON_BANK(v) \
	(((v) << 24U) & FM_ECCPOISONADDR1_ECC_POISON_BANK)
#define GFV_ECCPOISONADDR1_ECC_POISON_BANK(v) \
	(((v) & FM_ECCPOISONADDR1_ECC_POISON_BANK) >> 24U)

#define FM_ECCPOISONADDR1_ECC_POISON_ROW	(0x3ffffU << 0U)
#define FV_ECCPOISONADDR1_ECC_POISON_ROW(v) \
	(((v) << 0U) & FM_ECCPOISONADDR1_ECC_POISON_ROW)
#define GFV_ECCPOISONADDR1_ECC_POISON_ROW(v) \
	(((v) & FM_ECCPOISONADDR1_ECC_POISON_ROW) >> 0U)

#define UMCTL2_REGS_CRCPARCTL0_OFF	(GRP_UMCTL2_REGS_BASE + 0xc0U)

#define BM_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR	(0x01U << 2U)

#define BM_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR	(0x01U << 1U)

#define BM_CRCPARCTL0_DFI_ALERT_ERR_INT_EN	(0x01U << 0U)

#define UMCTL2_REGS_CRCPARCTL1_OFF	(GRP_UMCTL2_REGS_BASE + 0xc4U)

#define BM_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR	(0x01U << 12U)

#define BM_CRCPARCTL1_CRC_INC_DM	(0x01U << 7U)

#define BM_CRCPARCTL1_CRC_ENABLE	(0x01U << 4U)

#define BM_CRCPARCTL1_PARITY_ENABLE	(0x01U << 0U)

#define UMCTL2_REGS_CRCPARSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0xccU)

#define BM_CRCPARSTAT_DFI_ALERT_ERR_INT	(0x01U << 16U)

#define FM_CRCPARSTAT_DFI_ALERT_ERR_CNT	(0xffffU << 0U)
#define FV_CRCPARSTAT_DFI_ALERT_ERR_CNT(v) \
	(((v) << 0U) & FM_CRCPARSTAT_DFI_ALERT_ERR_CNT)
#define GFV_CRCPARSTAT_DFI_ALERT_ERR_CNT(v) \
	(((v) & FM_CRCPARSTAT_DFI_ALERT_ERR_CNT) >> 0U)

#define UMCTL2_REGS_INIT0_OFF	(GRP_UMCTL2_REGS_BASE + 0xd0U)

#define FM_INIT0_SKIP_DRAM_INIT	(0x3U << 30U)
#define FV_INIT0_SKIP_DRAM_INIT(v) \
	(((v) << 30U) & FM_INIT0_SKIP_DRAM_INIT)
#define GFV_INIT0_SKIP_DRAM_INIT(v) \
	(((v) & FM_INIT0_SKIP_DRAM_INIT) >> 30U)

#define FM_INIT0_POST_CKE_X1024	(0x3ffU << 16U)
#define FV_INIT0_POST_CKE_X1024(v) \
	(((v) << 16U) & FM_INIT0_POST_CKE_X1024)
#define GFV_INIT0_POST_CKE_X1024(v) \
	(((v) & FM_INIT0_POST_CKE_X1024) >> 16U)

#define FM_INIT0_PRE_CKE_X1024	(0xfffU << 0U)
#define FV_INIT0_PRE_CKE_X1024(v) \
	(((v) << 0U) & FM_INIT0_PRE_CKE_X1024)
#define GFV_INIT0_PRE_CKE_X1024(v) \
	(((v) & FM_INIT0_PRE_CKE_X1024) >> 0U)

#define UMCTL2_REGS_INIT1_OFF	(GRP_UMCTL2_REGS_BASE + 0xd4U)

#define FM_INIT1_DRAM_RSTN_X1024	(0x1ffU << 16U)
#define FV_INIT1_DRAM_RSTN_X1024(v) \
	(((v) << 16U) & FM_INIT1_DRAM_RSTN_X1024)
#define GFV_INIT1_DRAM_RSTN_X1024(v) \
	(((v) & FM_INIT1_DRAM_RSTN_X1024) >> 16U)

#define FM_INIT1_PRE_OCD_X32	(0xfU << 0U)
#define FV_INIT1_PRE_OCD_X32(v) \
	(((v) << 0U) & FM_INIT1_PRE_OCD_X32)
#define GFV_INIT1_PRE_OCD_X32(v) \
	(((v) & FM_INIT1_PRE_OCD_X32) >> 0U)

#define UMCTL2_REGS_INIT2_OFF	(GRP_UMCTL2_REGS_BASE + 0xd8U)

#define FM_INIT2_IDLE_AFTER_RESET_X32	(0xffU << 8U)
#define FV_INIT2_IDLE_AFTER_RESET_X32(v) \
	(((v) << 8U) & FM_INIT2_IDLE_AFTER_RESET_X32)
#define GFV_INIT2_IDLE_AFTER_RESET_X32(v) \
	(((v) & FM_INIT2_IDLE_AFTER_RESET_X32) >> 8U)

#define FM_INIT2_MIN_STABLE_CLOCK_X1	(0xfU << 0U)
#define FV_INIT2_MIN_STABLE_CLOCK_X1(v) \
	(((v) << 0U) & FM_INIT2_MIN_STABLE_CLOCK_X1)
#define GFV_INIT2_MIN_STABLE_CLOCK_X1(v) \
	(((v) & FM_INIT2_MIN_STABLE_CLOCK_X1) >> 0U)

#define UMCTL2_REGS_INIT3_OFF	(GRP_UMCTL2_REGS_BASE + 0xdcU)

#define FM_INIT3_MR	(0xffffU << 16U)
#define FV_INIT3_MR(v) \
	(((v) << 16U) & FM_INIT3_MR)
#define GFV_INIT3_MR(v) \
	(((v) & FM_INIT3_MR) >> 16U)

#define FM_INIT3_EMR	(0xffffU << 0U)
#define FV_INIT3_EMR(v) \
	(((v) << 0U) & FM_INIT3_EMR)
#define GFV_INIT3_EMR(v) \
	(((v) & FM_INIT3_EMR) >> 0U)

#define UMCTL2_REGS_INIT4_OFF	(GRP_UMCTL2_REGS_BASE + 0xe0U)

#define FM_INIT4_EMR2	(0xffffU << 16U)
#define FV_INIT4_EMR2(v) \
	(((v) << 16U) & FM_INIT4_EMR2)
#define GFV_INIT4_EMR2(v) \
	(((v) & FM_INIT4_EMR2) >> 16U)

#define FM_INIT4_EMR3	(0xffffU << 0U)
#define FV_INIT4_EMR3(v) \
	(((v) << 0U) & FM_INIT4_EMR3)
#define GFV_INIT4_EMR3(v) \
	(((v) & FM_INIT4_EMR3) >> 0U)

#define UMCTL2_REGS_INIT5_OFF	(GRP_UMCTL2_REGS_BASE + 0xe4U)

#define FM_INIT5_DEV_ZQINIT_X32	(0xffU << 16U)
#define FV_INIT5_DEV_ZQINIT_X32(v) \
	(((v) << 16U) & FM_INIT5_DEV_ZQINIT_X32)
#define GFV_INIT5_DEV_ZQINIT_X32(v) \
	(((v) & FM_INIT5_DEV_ZQINIT_X32) >> 16U)

#define FM_INIT5_MAX_AUTO_INIT_X1024	(0x3ffU << 0U)
#define FV_INIT5_MAX_AUTO_INIT_X1024(v) \
	(((v) << 0U) & FM_INIT5_MAX_AUTO_INIT_X1024)
#define GFV_INIT5_MAX_AUTO_INIT_X1024(v) \
	(((v) & FM_INIT5_MAX_AUTO_INIT_X1024) >> 0U)

#define UMCTL2_REGS_INIT6_OFF	(GRP_UMCTL2_REGS_BASE + 0xe8U)

#define FM_INIT6_MR4	(0xffffU << 16U)
#define FV_INIT6_MR4(v) \
	(((v) << 16U) & FM_INIT6_MR4)
#define GFV_INIT6_MR4(v) \
	(((v) & FM_INIT6_MR4) >> 16U)

#define FM_INIT6_MR5	(0xffffU << 0U)
#define FV_INIT6_MR5(v) \
	(((v) << 0U) & FM_INIT6_MR5)
#define GFV_INIT6_MR5(v) \
	(((v) & FM_INIT6_MR5) >> 0U)

#define UMCTL2_REGS_INIT7_OFF	(GRP_UMCTL2_REGS_BASE + 0xecU)

#define FM_INIT7_MR22	(0xffffU << 16U)
#define FV_INIT7_MR22(v) \
	(((v) << 16U) & FM_INIT7_MR22)
#define GFV_INIT7_MR22(v) \
	(((v) & FM_INIT7_MR22) >> 16U)

#define FM_INIT7_MR6	(0xffffU << 0U)
#define FV_INIT7_MR6(v) \
	(((v) << 0U) & FM_INIT7_MR6)
#define GFV_INIT7_MR6(v) \
	(((v) & FM_INIT7_MR6) >> 0U)

#define UMCTL2_REGS_DIMMCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0xf0U)

#define BM_DIMMCTL_RCD_B_OUTPUT_DISABLED	(0x01U << 14U)

#define BM_DIMMCTL_RCD_A_OUTPUT_DISABLED	(0x01U << 13U)

#define BM_DIMMCTL_RCD_WEAK_DRIVE	(0x01U << 12U)

#define BM_DIMMCTL_LRDIMM_BCOM_CMD_PROT	(0x01U << 6U)

#define BM_DIMMCTL_DIMM_DIS_BG_MIRRORING	(0x01U << 5U)

#define BM_DIMMCTL_MRS_BG1_EN	(0x01U << 4U)

#define BM_DIMMCTL_MRS_A17_EN	(0x01U << 3U)

#define BM_DIMMCTL_DIMM_OUTPUT_INV_EN	(0x01U << 2U)

#define BM_DIMMCTL_DIMM_ADDR_MIRR_EN	(0x01U << 1U)

#define BM_DIMMCTL_DIMM_STAGGER_CS_EN	(0x01U << 0U)

#define UMCTL2_REGS_RANKCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0xf4U)

#define BM_RANKCTL_DIFF_RANK_WR_GAP_MSB	(0x01U << 26U)

#define BM_RANKCTL_DIFF_RANK_RD_GAP_MSB	(0x01U << 24U)

#define FM_RANKCTL_MAX_RANK_WR	(0xfU << 12U)
#define FV_RANKCTL_MAX_RANK_WR(v) \
	(((v) << 12U) & FM_RANKCTL_MAX_RANK_WR)
#define GFV_RANKCTL_MAX_RANK_WR(v) \
	(((v) & FM_RANKCTL_MAX_RANK_WR) >> 12U)

#define FM_RANKCTL_DIFF_RANK_WR_GAP	(0xfU << 8U)
#define FV_RANKCTL_DIFF_RANK_WR_GAP(v) \
	(((v) << 8U) & FM_RANKCTL_DIFF_RANK_WR_GAP)
#define GFV_RANKCTL_DIFF_RANK_WR_GAP(v) \
	(((v) & FM_RANKCTL_DIFF_RANK_WR_GAP) >> 8U)

#define FM_RANKCTL_DIFF_RANK_RD_GAP	(0xfU << 4U)
#define FV_RANKCTL_DIFF_RANK_RD_GAP(v) \
	(((v) << 4U) & FM_RANKCTL_DIFF_RANK_RD_GAP)
#define GFV_RANKCTL_DIFF_RANK_RD_GAP(v) \
	(((v) & FM_RANKCTL_DIFF_RANK_RD_GAP) >> 4U)

#define FM_RANKCTL_MAX_RANK_RD	(0xfU << 0U)
#define FV_RANKCTL_MAX_RANK_RD(v) \
	(((v) << 0U) & FM_RANKCTL_MAX_RANK_RD)
#define GFV_RANKCTL_MAX_RANK_RD(v) \
	(((v) & FM_RANKCTL_MAX_RANK_RD) >> 0U)

#define UMCTL2_REGS_DRAMTMG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x100U)

#define FM_DRAMTMG0_WR2PRE	(0x7fU << 24U)
#define FV_DRAMTMG0_WR2PRE(v) \
	(((v) << 24U) & FM_DRAMTMG0_WR2PRE)
#define GFV_DRAMTMG0_WR2PRE(v) \
	(((v) & FM_DRAMTMG0_WR2PRE) >> 24U)

#define FM_DRAMTMG0_T_FAW	(0x3fU << 16U)
#define FV_DRAMTMG0_T_FAW(v) \
	(((v) << 16U) & FM_DRAMTMG0_T_FAW)
#define GFV_DRAMTMG0_T_FAW(v) \
	(((v) & FM_DRAMTMG0_T_FAW) >> 16U)

#define FM_DRAMTMG0_T_RAS_MAX	(0x7fU << 8U)
#define FV_DRAMTMG0_T_RAS_MAX(v) \
	(((v) << 8U) & FM_DRAMTMG0_T_RAS_MAX)
#define GFV_DRAMTMG0_T_RAS_MAX(v) \
	(((v) & FM_DRAMTMG0_T_RAS_MAX) >> 8U)

#define FM_DRAMTMG0_T_RAS_MIN	(0x3fU << 0U)
#define FV_DRAMTMG0_T_RAS_MIN(v) \
	(((v) << 0U) & FM_DRAMTMG0_T_RAS_MIN)
#define GFV_DRAMTMG0_T_RAS_MIN(v) \
	(((v) & FM_DRAMTMG0_T_RAS_MIN) >> 0U)

#define UMCTL2_REGS_DRAMTMG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x104U)

#define FM_DRAMTMG1_T_XP	(0x1fU << 16U)
#define FV_DRAMTMG1_T_XP(v) \
	(((v) << 16U) & FM_DRAMTMG1_T_XP)
#define GFV_DRAMTMG1_T_XP(v) \
	(((v) & FM_DRAMTMG1_T_XP) >> 16U)

#define FM_DRAMTMG1_RD2PRE	(0x3fU << 8U)
#define FV_DRAMTMG1_RD2PRE(v) \
	(((v) << 8U) & FM_DRAMTMG1_RD2PRE)
#define GFV_DRAMTMG1_RD2PRE(v) \
	(((v) & FM_DRAMTMG1_RD2PRE) >> 8U)

#define FM_DRAMTMG1_T_RC	(0x7fU << 0U)
#define FV_DRAMTMG1_T_RC(v) \
	(((v) << 0U) & FM_DRAMTMG1_T_RC)
#define GFV_DRAMTMG1_T_RC(v) \
	(((v) & FM_DRAMTMG1_T_RC) >> 0U)

#define UMCTL2_REGS_DRAMTMG2_OFF	(GRP_UMCTL2_REGS_BASE + 0x108U)

#define FM_DRAMTMG2_WRITE_LATENCY	(0x3fU << 24U)
#define FV_DRAMTMG2_WRITE_LATENCY(v) \
	(((v) << 24U) & FM_DRAMTMG2_WRITE_LATENCY)
#define GFV_DRAMTMG2_WRITE_LATENCY(v) \
	(((v) & FM_DRAMTMG2_WRITE_LATENCY) >> 24U)

#define FM_DRAMTMG2_READ_LATENCY	(0x3fU << 16U)
#define FV_DRAMTMG2_READ_LATENCY(v) \
	(((v) << 16U) & FM_DRAMTMG2_READ_LATENCY)
#define GFV_DRAMTMG2_READ_LATENCY(v) \
	(((v) & FM_DRAMTMG2_READ_LATENCY) >> 16U)

#define FM_DRAMTMG2_RD2WR	(0x3fU << 8U)
#define FV_DRAMTMG2_RD2WR(v) \
	(((v) << 8U) & FM_DRAMTMG2_RD2WR)
#define GFV_DRAMTMG2_RD2WR(v) \
	(((v) & FM_DRAMTMG2_RD2WR) >> 8U)

#define FM_DRAMTMG2_WR2RD	(0x3fU << 0U)
#define FV_DRAMTMG2_WR2RD(v) \
	(((v) << 0U) & FM_DRAMTMG2_WR2RD)
#define GFV_DRAMTMG2_WR2RD(v) \
	(((v) & FM_DRAMTMG2_WR2RD) >> 0U)

#define UMCTL2_REGS_DRAMTMG3_OFF	(GRP_UMCTL2_REGS_BASE + 0x10cU)

#define FM_DRAMTMG3_T_MRW	(0x3ffU << 20U)
#define FV_DRAMTMG3_T_MRW(v) \
	(((v) << 20U) & FM_DRAMTMG3_T_MRW)
#define GFV_DRAMTMG3_T_MRW(v) \
	(((v) & FM_DRAMTMG3_T_MRW) >> 20U)

#define FM_DRAMTMG3_T_MRD	(0x3fU << 12U)
#define FV_DRAMTMG3_T_MRD(v) \
	(((v) << 12U) & FM_DRAMTMG3_T_MRD)
#define GFV_DRAMTMG3_T_MRD(v) \
	(((v) & FM_DRAMTMG3_T_MRD) >> 12U)

#define FM_DRAMTMG3_T_MOD	(0x3ffU << 0U)
#define FV_DRAMTMG3_T_MOD(v) \
	(((v) << 0U) & FM_DRAMTMG3_T_MOD)
#define GFV_DRAMTMG3_T_MOD(v) \
	(((v) & FM_DRAMTMG3_T_MOD) >> 0U)

#define UMCTL2_REGS_DRAMTMG4_OFF	(GRP_UMCTL2_REGS_BASE + 0x110U)

#define FM_DRAMTMG4_T_RCD	(0x1fU << 24U)
#define FV_DRAMTMG4_T_RCD(v) \
	(((v) << 24U) & FM_DRAMTMG4_T_RCD)
#define GFV_DRAMTMG4_T_RCD(v) \
	(((v) & FM_DRAMTMG4_T_RCD) >> 24U)

#define FM_DRAMTMG4_T_CCD	(0xfU << 16U)
#define FV_DRAMTMG4_T_CCD(v) \
	(((v) << 16U) & FM_DRAMTMG4_T_CCD)
#define GFV_DRAMTMG4_T_CCD(v) \
	(((v) & FM_DRAMTMG4_T_CCD) >> 16U)

#define FM_DRAMTMG4_T_RRD	(0xfU << 8U)
#define FV_DRAMTMG4_T_RRD(v) \
	(((v) << 8U) & FM_DRAMTMG4_T_RRD)
#define GFV_DRAMTMG4_T_RRD(v) \
	(((v) & FM_DRAMTMG4_T_RRD) >> 8U)

#define FM_DRAMTMG4_T_RP	(0x1fU << 0U)
#define FV_DRAMTMG4_T_RP(v) \
	(((v) << 0U) & FM_DRAMTMG4_T_RP)
#define GFV_DRAMTMG4_T_RP(v) \
	(((v) & FM_DRAMTMG4_T_RP) >> 0U)

#define UMCTL2_REGS_DRAMTMG5_OFF	(GRP_UMCTL2_REGS_BASE + 0x114U)

#define FM_DRAMTMG5_T_CKSRX	(0xfU << 24U)
#define FV_DRAMTMG5_T_CKSRX(v) \
	(((v) << 24U) & FM_DRAMTMG5_T_CKSRX)
#define GFV_DRAMTMG5_T_CKSRX(v) \
	(((v) & FM_DRAMTMG5_T_CKSRX) >> 24U)

#define FM_DRAMTMG5_T_CKSRE	(0xfU << 16U)
#define FV_DRAMTMG5_T_CKSRE(v) \
	(((v) << 16U) & FM_DRAMTMG5_T_CKSRE)
#define GFV_DRAMTMG5_T_CKSRE(v) \
	(((v) & FM_DRAMTMG5_T_CKSRE) >> 16U)

#define FM_DRAMTMG5_T_CKESR	(0x3fU << 8U)
#define FV_DRAMTMG5_T_CKESR(v) \
	(((v) << 8U) & FM_DRAMTMG5_T_CKESR)
#define GFV_DRAMTMG5_T_CKESR(v) \
	(((v) & FM_DRAMTMG5_T_CKESR) >> 8U)

#define FM_DRAMTMG5_T_CKE	(0x1fU << 0U)
#define FV_DRAMTMG5_T_CKE(v) \
	(((v) << 0U) & FM_DRAMTMG5_T_CKE)
#define GFV_DRAMTMG5_T_CKE(v) \
	(((v) & FM_DRAMTMG5_T_CKE) >> 0U)

#define UMCTL2_REGS_DRAMTMG6_OFF	(GRP_UMCTL2_REGS_BASE + 0x118U)

#define FM_DRAMTMG6_T_CKDPDE	(0xfU << 24U)
#define FV_DRAMTMG6_T_CKDPDE(v) \
	(((v) << 24U) & FM_DRAMTMG6_T_CKDPDE)
#define GFV_DRAMTMG6_T_CKDPDE(v) \
	(((v) & FM_DRAMTMG6_T_CKDPDE) >> 24U)

#define FM_DRAMTMG6_T_CKDPDX	(0xfU << 16U)
#define FV_DRAMTMG6_T_CKDPDX(v) \
	(((v) << 16U) & FM_DRAMTMG6_T_CKDPDX)
#define GFV_DRAMTMG6_T_CKDPDX(v) \
	(((v) & FM_DRAMTMG6_T_CKDPDX) >> 16U)

#define FM_DRAMTMG6_T_CKCSX	(0xfU << 0U)
#define FV_DRAMTMG6_T_CKCSX(v) \
	(((v) << 0U) & FM_DRAMTMG6_T_CKCSX)
#define GFV_DRAMTMG6_T_CKCSX(v) \
	(((v) & FM_DRAMTMG6_T_CKCSX) >> 0U)

#define UMCTL2_REGS_DRAMTMG7_OFF	(GRP_UMCTL2_REGS_BASE + 0x11cU)

#define FM_DRAMTMG7_T_CKPDE	(0xfU << 8U)
#define FV_DRAMTMG7_T_CKPDE(v) \
	(((v) << 8U) & FM_DRAMTMG7_T_CKPDE)
#define GFV_DRAMTMG7_T_CKPDE(v) \
	(((v) & FM_DRAMTMG7_T_CKPDE) >> 8U)

#define FM_DRAMTMG7_T_CKPDX	(0xfU << 0U)
#define FV_DRAMTMG7_T_CKPDX(v) \
	(((v) << 0U) & FM_DRAMTMG7_T_CKPDX)
#define GFV_DRAMTMG7_T_CKPDX(v) \
	(((v) & FM_DRAMTMG7_T_CKPDX) >> 0U)

#define UMCTL2_REGS_DRAMTMG8_OFF	(GRP_UMCTL2_REGS_BASE + 0x120U)

#define FM_DRAMTMG8_T_XS_FAST_X32	(0x7fU << 24U)
#define FV_DRAMTMG8_T_XS_FAST_X32(v) \
	(((v) << 24U) & FM_DRAMTMG8_T_XS_FAST_X32)
#define GFV_DRAMTMG8_T_XS_FAST_X32(v) \
	(((v) & FM_DRAMTMG8_T_XS_FAST_X32) >> 24U)

#define FM_DRAMTMG8_T_XS_ABORT_X32	(0x7fU << 16U)
#define FV_DRAMTMG8_T_XS_ABORT_X32(v) \
	(((v) << 16U) & FM_DRAMTMG8_T_XS_ABORT_X32)
#define GFV_DRAMTMG8_T_XS_ABORT_X32(v) \
	(((v) & FM_DRAMTMG8_T_XS_ABORT_X32) >> 16U)

#define FM_DRAMTMG8_T_XS_DLL_X32	(0x7fU << 8U)
#define FV_DRAMTMG8_T_XS_DLL_X32(v) \
	(((v) << 8U) & FM_DRAMTMG8_T_XS_DLL_X32)
#define GFV_DRAMTMG8_T_XS_DLL_X32(v) \
	(((v) & FM_DRAMTMG8_T_XS_DLL_X32) >> 8U)

#define FM_DRAMTMG8_T_XS_X32	(0x7fU << 0U)
#define FV_DRAMTMG8_T_XS_X32(v) \
	(((v) << 0U) & FM_DRAMTMG8_T_XS_X32)
#define GFV_DRAMTMG8_T_XS_X32(v) \
	(((v) & FM_DRAMTMG8_T_XS_X32) >> 0U)

#define UMCTL2_REGS_DRAMTMG9_OFF	(GRP_UMCTL2_REGS_BASE + 0x124U)

#define BM_DRAMTMG9_DDR4_WR_PREAMBLE	(0x01U << 30U)

#define FM_DRAMTMG9_T_CCD_S	(0x7U << 16U)
#define FV_DRAMTMG9_T_CCD_S(v) \
	(((v) << 16U) & FM_DRAMTMG9_T_CCD_S)
#define GFV_DRAMTMG9_T_CCD_S(v) \
	(((v) & FM_DRAMTMG9_T_CCD_S) >> 16U)

#define FM_DRAMTMG9_T_RRD_S	(0xfU << 8U)
#define FV_DRAMTMG9_T_RRD_S(v) \
	(((v) << 8U) & FM_DRAMTMG9_T_RRD_S)
#define GFV_DRAMTMG9_T_RRD_S(v) \
	(((v) & FM_DRAMTMG9_T_RRD_S) >> 8U)

#define FM_DRAMTMG9_WR2RD_S	(0x3fU << 0U)
#define FV_DRAMTMG9_WR2RD_S(v) \
	(((v) << 0U) & FM_DRAMTMG9_WR2RD_S)
#define GFV_DRAMTMG9_WR2RD_S(v) \
	(((v) & FM_DRAMTMG9_WR2RD_S) >> 0U)

#define UMCTL2_REGS_DRAMTMG10_OFF	(GRP_UMCTL2_REGS_BASE + 0x128U)

#define FM_DRAMTMG10_T_SYNC_GEAR	(0x1fU << 16U)
#define FV_DRAMTMG10_T_SYNC_GEAR(v) \
	(((v) << 16U) & FM_DRAMTMG10_T_SYNC_GEAR)
#define GFV_DRAMTMG10_T_SYNC_GEAR(v) \
	(((v) & FM_DRAMTMG10_T_SYNC_GEAR) >> 16U)

#define FM_DRAMTMG10_T_CMD_GEAR	(0x1fU << 8U)
#define FV_DRAMTMG10_T_CMD_GEAR(v) \
	(((v) << 8U) & FM_DRAMTMG10_T_CMD_GEAR)
#define GFV_DRAMTMG10_T_CMD_GEAR(v) \
	(((v) & FM_DRAMTMG10_T_CMD_GEAR) >> 8U)

#define FM_DRAMTMG10_T_GEAR_SETUP	(0x3U << 2U)
#define FV_DRAMTMG10_T_GEAR_SETUP(v) \
	(((v) << 2U) & FM_DRAMTMG10_T_GEAR_SETUP)
#define GFV_DRAMTMG10_T_GEAR_SETUP(v) \
	(((v) & FM_DRAMTMG10_T_GEAR_SETUP) >> 2U)

#define FM_DRAMTMG10_T_GEAR_HOLD	(0x3U << 0U)
#define FV_DRAMTMG10_T_GEAR_HOLD(v) \
	(((v) << 0U) & FM_DRAMTMG10_T_GEAR_HOLD)
#define GFV_DRAMTMG10_T_GEAR_HOLD(v) \
	(((v) & FM_DRAMTMG10_T_GEAR_HOLD) >> 0U)

#define UMCTL2_REGS_DRAMTMG11_OFF	(GRP_UMCTL2_REGS_BASE + 0x12cU)

#define FM_DRAMTMG11_POST_MPSM_GAP_X32	(0x7fU << 24U)
#define FV_DRAMTMG11_POST_MPSM_GAP_X32(v) \
	(((v) << 24U) & FM_DRAMTMG11_POST_MPSM_GAP_X32)
#define GFV_DRAMTMG11_POST_MPSM_GAP_X32(v) \
	(((v) & FM_DRAMTMG11_POST_MPSM_GAP_X32) >> 24U)

#define FM_DRAMTMG11_T_MPX_LH	(0x1fU << 16U)
#define FV_DRAMTMG11_T_MPX_LH(v) \
	(((v) << 16U) & FM_DRAMTMG11_T_MPX_LH)
#define GFV_DRAMTMG11_T_MPX_LH(v) \
	(((v) & FM_DRAMTMG11_T_MPX_LH) >> 16U)

#define FM_DRAMTMG11_T_MPX_S	(0x3U << 8U)
#define FV_DRAMTMG11_T_MPX_S(v) \
	(((v) << 8U) & FM_DRAMTMG11_T_MPX_S)
#define GFV_DRAMTMG11_T_MPX_S(v) \
	(((v) & FM_DRAMTMG11_T_MPX_S) >> 8U)

#define FM_DRAMTMG11_T_CKMPE	(0x1fU << 0U)
#define FV_DRAMTMG11_T_CKMPE(v) \
	(((v) << 0U) & FM_DRAMTMG11_T_CKMPE)
#define GFV_DRAMTMG11_T_CKMPE(v) \
	(((v) & FM_DRAMTMG11_T_CKMPE) >> 0U)

#define UMCTL2_REGS_DRAMTMG12_OFF	(GRP_UMCTL2_REGS_BASE + 0x130U)

#define FM_DRAMTMG12_T_WR_MPR	(0x3fU << 24U)
#define FV_DRAMTMG12_T_WR_MPR(v) \
	(((v) << 24U) & FM_DRAMTMG12_T_WR_MPR)
#define GFV_DRAMTMG12_T_WR_MPR(v) \
	(((v) & FM_DRAMTMG12_T_WR_MPR) >> 24U)

#define FM_DRAMTMG12_T_CMDCKE	(0x3U << 16U)
#define FV_DRAMTMG12_T_CMDCKE(v) \
	(((v) << 16U) & FM_DRAMTMG12_T_CMDCKE)
#define GFV_DRAMTMG12_T_CMDCKE(v) \
	(((v) & FM_DRAMTMG12_T_CMDCKE) >> 16U)

#define FM_DRAMTMG12_T_MRD_PDA	(0x1fU << 0U)
#define FV_DRAMTMG12_T_MRD_PDA(v) \
	(((v) << 0U) & FM_DRAMTMG12_T_MRD_PDA)
#define GFV_DRAMTMG12_T_MRD_PDA(v) \
	(((v) & FM_DRAMTMG12_T_MRD_PDA) >> 0U)

#define UMCTL2_REGS_DRAMTMG13_OFF	(GRP_UMCTL2_REGS_BASE + 0x134U)

#define FM_DRAMTMG13_ODTLOFF	(0x7fU << 24U)
#define FV_DRAMTMG13_ODTLOFF(v) \
	(((v) << 24U) & FM_DRAMTMG13_ODTLOFF)
#define GFV_DRAMTMG13_ODTLOFF(v) \
	(((v) & FM_DRAMTMG13_ODTLOFF) >> 24U)

#define FM_DRAMTMG13_T_CCD_MW	(0x3fU << 16U)
#define FV_DRAMTMG13_T_CCD_MW(v) \
	(((v) << 16U) & FM_DRAMTMG13_T_CCD_MW)
#define GFV_DRAMTMG13_T_CCD_MW(v) \
	(((v) & FM_DRAMTMG13_T_CCD_MW) >> 16U)

#define FM_DRAMTMG13_T_PPD	(0x7U << 0U)
#define FV_DRAMTMG13_T_PPD(v) \
	(((v) << 0U) & FM_DRAMTMG13_T_PPD)
#define GFV_DRAMTMG13_T_PPD(v) \
	(((v) & FM_DRAMTMG13_T_PPD) >> 0U)

#define UMCTL2_REGS_DRAMTMG14_OFF	(GRP_UMCTL2_REGS_BASE + 0x138U)

#define FM_DRAMTMG14_T_XSR	(0xfffU << 0U)
#define FV_DRAMTMG14_T_XSR(v) \
	(((v) << 0U) & FM_DRAMTMG14_T_XSR)
#define GFV_DRAMTMG14_T_XSR(v) \
	(((v) & FM_DRAMTMG14_T_XSR) >> 0U)

#define UMCTL2_REGS_DRAMTMG15_OFF	(GRP_UMCTL2_REGS_BASE + 0x13cU)

#define BM_DRAMTMG15_EN_DFI_LP_T_STAB	(0x01U << 31U)

#define FM_DRAMTMG15_T_STAB_X32	(0xffU << 0U)
#define FV_DRAMTMG15_T_STAB_X32(v) \
	(((v) << 0U) & FM_DRAMTMG15_T_STAB_X32)
#define GFV_DRAMTMG15_T_STAB_X32(v) \
	(((v) & FM_DRAMTMG15_T_STAB_X32) >> 0U)

#define UMCTL2_REGS_ZQCTL0_OFF	(GRP_UMCTL2_REGS_BASE + 0x180U)

#define BM_ZQCTL0_DIS_AUTO_ZQ	(0x01U << 31U)

#define BM_ZQCTL0_DIS_SRX_ZQCL	(0x01U << 30U)

#define BM_ZQCTL0_ZQ_RESISTOR_SHARED	(0x01U << 29U)

#define BM_ZQCTL0_DIS_MPSMX_ZQCL	(0x01U << 28U)

#define FM_ZQCTL0_T_ZQ_LONG_NOP	(0x7ffU << 16U)
#define FV_ZQCTL0_T_ZQ_LONG_NOP(v) \
	(((v) << 16U) & FM_ZQCTL0_T_ZQ_LONG_NOP)
#define GFV_ZQCTL0_T_ZQ_LONG_NOP(v) \
	(((v) & FM_ZQCTL0_T_ZQ_LONG_NOP) >> 16U)

#define FM_ZQCTL0_T_ZQ_SHORT_NOP	(0x3ffU << 0U)
#define FV_ZQCTL0_T_ZQ_SHORT_NOP(v) \
	(((v) << 0U) & FM_ZQCTL0_T_ZQ_SHORT_NOP)
#define GFV_ZQCTL0_T_ZQ_SHORT_NOP(v) \
	(((v) & FM_ZQCTL0_T_ZQ_SHORT_NOP) >> 0U)

#define UMCTL2_REGS_ZQCTL1_OFF	(GRP_UMCTL2_REGS_BASE + 0x184U)

#define FM_ZQCTL1_T_ZQ_RESET_NOP	(0x3ffU << 20U)
#define FV_ZQCTL1_T_ZQ_RESET_NOP(v) \
	(((v) << 20U) & FM_ZQCTL1_T_ZQ_RESET_NOP)
#define GFV_ZQCTL1_T_ZQ_RESET_NOP(v) \
	(((v) & FM_ZQCTL1_T_ZQ_RESET_NOP) >> 20U)

#define FM_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024	(0xfffffU << 0U)
#define FV_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024(v) \
	(((v) << 0U) & FM_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024)
#define GFV_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024(v) \
	(((v) & FM_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024) >> 0U)

#define UMCTL2_REGS_ZQCTL2_OFF	(GRP_UMCTL2_REGS_BASE + 0x188U)

#define BM_ZQCTL2_ZQ_RESET	(0x01U << 0U)

#define UMCTL2_REGS_ZQSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x18cU)

#define BM_ZQSTAT_ZQ_RESET_BUSY	(0x01U << 0U)

#define UMCTL2_REGS_DFITMG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x190U)

#define FM_DFITMG0_DFI_T_CTRL_DELAY	(0x1fU << 24U)
#define FV_DFITMG0_DFI_T_CTRL_DELAY(v) \
	(((v) << 24U) & FM_DFITMG0_DFI_T_CTRL_DELAY)
#define GFV_DFITMG0_DFI_T_CTRL_DELAY(v) \
	(((v) & FM_DFITMG0_DFI_T_CTRL_DELAY) >> 24U)

#define BM_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK	(0x01U << 23U)

#define FM_DFITMG0_DFI_T_RDDATA_EN	(0x7fU << 16U)
#define FV_DFITMG0_DFI_T_RDDATA_EN(v) \
	(((v) << 16U) & FM_DFITMG0_DFI_T_RDDATA_EN)
#define GFV_DFITMG0_DFI_T_RDDATA_EN(v) \
	(((v) & FM_DFITMG0_DFI_T_RDDATA_EN) >> 16U)

#define BM_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK	(0x01U << 15U)

#define FM_DFITMG0_DFI_TPHY_WRDATA	(0x3fU << 8U)
#define FV_DFITMG0_DFI_TPHY_WRDATA(v) \
	(((v) << 8U) & FM_DFITMG0_DFI_TPHY_WRDATA)
#define GFV_DFITMG0_DFI_TPHY_WRDATA(v) \
	(((v) & FM_DFITMG0_DFI_TPHY_WRDATA) >> 8U)

#define FM_DFITMG0_DFI_TPHY_WRLAT	(0x3fU << 0U)
#define FV_DFITMG0_DFI_TPHY_WRLAT(v) \
	(((v) << 0U) & FM_DFITMG0_DFI_TPHY_WRLAT)
#define GFV_DFITMG0_DFI_TPHY_WRLAT(v) \
	(((v) & FM_DFITMG0_DFI_TPHY_WRLAT) >> 0U)

#define UMCTL2_REGS_DFITMG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x194U)

#define FM_DFITMG1_DFI_T_CMD_LAT	(0xfU << 28U)
#define FV_DFITMG1_DFI_T_CMD_LAT(v) \
	(((v) << 28U) & FM_DFITMG1_DFI_T_CMD_LAT)
#define GFV_DFITMG1_DFI_T_CMD_LAT(v) \
	(((v) & FM_DFITMG1_DFI_T_CMD_LAT) >> 28U)

#define FM_DFITMG1_DFI_T_PARIN_LAT	(0x3U << 24U)
#define FV_DFITMG1_DFI_T_PARIN_LAT(v) \
	(((v) << 24U) & FM_DFITMG1_DFI_T_PARIN_LAT)
#define GFV_DFITMG1_DFI_T_PARIN_LAT(v) \
	(((v) & FM_DFITMG1_DFI_T_PARIN_LAT) >> 24U)

#define FM_DFITMG1_DFI_T_WRDATA_DELAY	(0x1fU << 16U)
#define FV_DFITMG1_DFI_T_WRDATA_DELAY(v) \
	(((v) << 16U) & FM_DFITMG1_DFI_T_WRDATA_DELAY)
#define GFV_DFITMG1_DFI_T_WRDATA_DELAY(v) \
	(((v) & FM_DFITMG1_DFI_T_WRDATA_DELAY) >> 16U)

#define FM_DFITMG1_DFI_T_DRAM_CLK_DISABLE	(0x1fU << 8U)
#define FV_DFITMG1_DFI_T_DRAM_CLK_DISABLE(v) \
	(((v) << 8U) & FM_DFITMG1_DFI_T_DRAM_CLK_DISABLE)
#define GFV_DFITMG1_DFI_T_DRAM_CLK_DISABLE(v) \
	(((v) & FM_DFITMG1_DFI_T_DRAM_CLK_DISABLE) >> 8U)

#define FM_DFITMG1_DFI_T_DRAM_CLK_ENABLE	(0x1fU << 0U)
#define FV_DFITMG1_DFI_T_DRAM_CLK_ENABLE(v) \
	(((v) << 0U) & FM_DFITMG1_DFI_T_DRAM_CLK_ENABLE)
#define GFV_DFITMG1_DFI_T_DRAM_CLK_ENABLE(v) \
	(((v) & FM_DFITMG1_DFI_T_DRAM_CLK_ENABLE) >> 0U)

#define UMCTL2_REGS_DFILPCFG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x198U)

#define FM_DFILPCFG0_DFI_TLP_RESP	(0x1fU << 24U)
#define FV_DFILPCFG0_DFI_TLP_RESP(v) \
	(((v) << 24U) & FM_DFILPCFG0_DFI_TLP_RESP)
#define GFV_DFILPCFG0_DFI_TLP_RESP(v) \
	(((v) & FM_DFILPCFG0_DFI_TLP_RESP) >> 24U)

#define FM_DFILPCFG0_DFI_LP_WAKEUP_DPD	(0xfU << 20U)
#define FV_DFILPCFG0_DFI_LP_WAKEUP_DPD(v) \
	(((v) << 20U) & FM_DFILPCFG0_DFI_LP_WAKEUP_DPD)
#define GFV_DFILPCFG0_DFI_LP_WAKEUP_DPD(v) \
	(((v) & FM_DFILPCFG0_DFI_LP_WAKEUP_DPD) >> 20U)

#define BM_DFILPCFG0_DFI_LP_EN_DPD	(0x01U << 16U)

#define FM_DFILPCFG0_DFI_LP_WAKEUP_SR	(0xfU << 12U)
#define FV_DFILPCFG0_DFI_LP_WAKEUP_SR(v) \
	(((v) << 12U) & FM_DFILPCFG0_DFI_LP_WAKEUP_SR)
#define GFV_DFILPCFG0_DFI_LP_WAKEUP_SR(v) \
	(((v) & FM_DFILPCFG0_DFI_LP_WAKEUP_SR) >> 12U)

#define BM_DFILPCFG0_DFI_LP_EN_SR	(0x01U << 8U)

#define FM_DFILPCFG0_DFI_LP_WAKEUP_PD	(0xfU << 4U)
#define FV_DFILPCFG0_DFI_LP_WAKEUP_PD(v) \
	(((v) << 4U) & FM_DFILPCFG0_DFI_LP_WAKEUP_PD)
#define GFV_DFILPCFG0_DFI_LP_WAKEUP_PD(v) \
	(((v) & FM_DFILPCFG0_DFI_LP_WAKEUP_PD) >> 4U)

#define BM_DFILPCFG0_DFI_LP_EN_PD	(0x01U << 0U)

#define UMCTL2_REGS_DFILPCFG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x19cU)

#define FM_DFILPCFG1_DFI_LP_WAKEUP_MPSM	(0xfU << 4U)
#define FV_DFILPCFG1_DFI_LP_WAKEUP_MPSM(v) \
	(((v) << 4U) & FM_DFILPCFG1_DFI_LP_WAKEUP_MPSM)
#define GFV_DFILPCFG1_DFI_LP_WAKEUP_MPSM(v) \
	(((v) & FM_DFILPCFG1_DFI_LP_WAKEUP_MPSM) >> 4U)

#define BM_DFILPCFG1_DFI_LP_EN_MPSM	(0x01U << 0U)

#define UMCTL2_REGS_DFIUPD0_OFF	(GRP_UMCTL2_REGS_BASE + 0x1a0U)

#define BM_DFIUPD0_DIS_AUTO_CTRLUPD	(0x01U << 31U)

#define BM_DFIUPD0_DIS_AUTO_CTRLUPD_SRX	(0x01U << 30U)

#define BM_DFIUPD0_CTRLUPD_PRE_SRX	(0x01U << 29U)

#define FM_DFIUPD0_DFI_T_CTRLUP_MAX	(0x3ffU << 16U)
#define FV_DFIUPD0_DFI_T_CTRLUP_MAX(v) \
	(((v) << 16U) & FM_DFIUPD0_DFI_T_CTRLUP_MAX)
#define GFV_DFIUPD0_DFI_T_CTRLUP_MAX(v) \
	(((v) & FM_DFIUPD0_DFI_T_CTRLUP_MAX) >> 16U)

#define FM_DFIUPD0_DFI_T_CTRLUP_MIN	(0x3ffU << 0U)
#define FV_DFIUPD0_DFI_T_CTRLUP_MIN(v) \
	(((v) << 0U) & FM_DFIUPD0_DFI_T_CTRLUP_MIN)
#define GFV_DFIUPD0_DFI_T_CTRLUP_MIN(v) \
	(((v) & FM_DFIUPD0_DFI_T_CTRLUP_MIN) >> 0U)

#define UMCTL2_REGS_DFIUPD1_OFF	(GRP_UMCTL2_REGS_BASE + 0x1a4U)

#define FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024	(0xffU << 16U)
#define FV_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024(v) \
	(((v) << 16U) & FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024)
#define GFV_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024(v) \
	(((v) & FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024) >> 16U)

#define FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024	(0xffU << 0U)
#define FV_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024(v) \
	(((v) << 0U) & FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024)
#define GFV_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024(v) \
	(((v) & FM_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024) >> 0U)

#define UMCTL2_REGS_DFIUPD2_OFF	(GRP_UMCTL2_REGS_BASE + 0x1a8U)

#define BM_DFIUPD2_DFI_PHYUPD_EN	(0x01U << 31U)

#define UMCTL2_REGS_DFIMISC_OFF	(GRP_UMCTL2_REGS_BASE + 0x1b0U)

#define FM_DFIMISC_DFI_FREQUENCY	(0x1fU << 8U)
#define FV_DFIMISC_DFI_FREQUENCY(v) \
	(((v) << 8U) & FM_DFIMISC_DFI_FREQUENCY)
#define GFV_DFIMISC_DFI_FREQUENCY(v) \
	(((v) & FM_DFIMISC_DFI_FREQUENCY) >> 8U)

#define BM_DFIMISC_LP_OPTIMIZED_WRITE	(0x01U << 7U)

#define BM_DFIMISC_DIS_DYN_ADR_TRI	(0x01U << 6U)

#define BM_DFIMISC_DFI_INIT_START	(0x01U << 5U)

#define BM_DFIMISC_CTL_IDLE_EN	(0x01U << 4U)

#define BM_DFIMISC_DFI_DATA_CS_POLARITY	(0x01U << 2U)

#define BM_DFIMISC_PHY_DBI_MODE	(0x01U << 1U)

#define BM_DFIMISC_DFI_INIT_COMPLETE_EN	(0x01U << 0U)

#define UMCTL2_REGS_DFITMG2_OFF	(GRP_UMCTL2_REGS_BASE + 0x1b4U)

#define FM_DFITMG2_DFI_TPHY_RDCSLAT	(0x7fU << 8U)
#define FV_DFITMG2_DFI_TPHY_RDCSLAT(v) \
	(((v) << 8U) & FM_DFITMG2_DFI_TPHY_RDCSLAT)
#define GFV_DFITMG2_DFI_TPHY_RDCSLAT(v) \
	(((v) & FM_DFITMG2_DFI_TPHY_RDCSLAT) >> 8U)

#define FM_DFITMG2_DFI_TPHY_WRCSLAT	(0x3fU << 0U)
#define FV_DFITMG2_DFI_TPHY_WRCSLAT(v) \
	(((v) << 0U) & FM_DFITMG2_DFI_TPHY_WRCSLAT)
#define GFV_DFITMG2_DFI_TPHY_WRCSLAT(v) \
	(((v) & FM_DFITMG2_DFI_TPHY_WRCSLAT) >> 0U)

#define UMCTL2_REGS_DFITMG3_OFF	(GRP_UMCTL2_REGS_BASE + 0x1b8U)

#define FM_DFITMG3_DFI_T_GEARDOWN_DELAY	(0x1fU << 0U)
#define FV_DFITMG3_DFI_T_GEARDOWN_DELAY(v) \
	(((v) << 0U) & FM_DFITMG3_DFI_T_GEARDOWN_DELAY)
#define GFV_DFITMG3_DFI_T_GEARDOWN_DELAY(v) \
	(((v) & FM_DFITMG3_DFI_T_GEARDOWN_DELAY) >> 0U)

#define UMCTL2_REGS_DFISTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x1bcU)

#define BM_DFISTAT_DFI_LP_ACK	(0x01U << 1U)

#define BM_DFISTAT_DFI_INIT_COMPLETE	(0x01U << 0U)

#define UMCTL2_REGS_DBICTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x1c0U)

#define BM_DBICTL_RD_DBI_EN	(0x01U << 2U)

#define BM_DBICTL_WR_DBI_EN	(0x01U << 1U)

#define BM_DBICTL_DM_EN	(0x01U << 0U)

#define UMCTL2_REGS_DFIPHYMSTR_OFF	(GRP_UMCTL2_REGS_BASE + 0x1c4U)

#define BM_DFIPHYMSTR_DFI_PHYMSTR_EN	(0x01U << 0U)

#define UMCTL2_REGS_ADDRMAP0_OFF	(GRP_UMCTL2_REGS_BASE + 0x200U)

#define FM_ADDRMAP0_ADDRMAP_CS_BIT0	(0x1fU << 0U)
#define FV_ADDRMAP0_ADDRMAP_CS_BIT0(v) \
	(((v) << 0U) & FM_ADDRMAP0_ADDRMAP_CS_BIT0)
#define GFV_ADDRMAP0_ADDRMAP_CS_BIT0(v) \
	(((v) & FM_ADDRMAP0_ADDRMAP_CS_BIT0) >> 0U)

#define UMCTL2_REGS_ADDRMAP1_OFF	(GRP_UMCTL2_REGS_BASE + 0x204U)

#define FM_ADDRMAP1_ADDRMAP_BANK_B2	(0x3fU << 16U)
#define FV_ADDRMAP1_ADDRMAP_BANK_B2(v) \
	(((v) << 16U) & FM_ADDRMAP1_ADDRMAP_BANK_B2)
#define GFV_ADDRMAP1_ADDRMAP_BANK_B2(v) \
	(((v) & FM_ADDRMAP1_ADDRMAP_BANK_B2) >> 16U)

#define FM_ADDRMAP1_ADDRMAP_BANK_B1	(0x3fU << 8U)
#define FV_ADDRMAP1_ADDRMAP_BANK_B1(v) \
	(((v) << 8U) & FM_ADDRMAP1_ADDRMAP_BANK_B1)
#define GFV_ADDRMAP1_ADDRMAP_BANK_B1(v) \
	(((v) & FM_ADDRMAP1_ADDRMAP_BANK_B1) >> 8U)

#define FM_ADDRMAP1_ADDRMAP_BANK_B0	(0x3fU << 0U)
#define FV_ADDRMAP1_ADDRMAP_BANK_B0(v) \
	(((v) << 0U) & FM_ADDRMAP1_ADDRMAP_BANK_B0)
#define GFV_ADDRMAP1_ADDRMAP_BANK_B0(v) \
	(((v) & FM_ADDRMAP1_ADDRMAP_BANK_B0) >> 0U)

#define UMCTL2_REGS_ADDRMAP2_OFF	(GRP_UMCTL2_REGS_BASE + 0x208U)

#define FM_ADDRMAP2_ADDRMAP_COL_B5	(0xfU << 24U)
#define FV_ADDRMAP2_ADDRMAP_COL_B5(v) \
	(((v) << 24U) & FM_ADDRMAP2_ADDRMAP_COL_B5)
#define GFV_ADDRMAP2_ADDRMAP_COL_B5(v) \
	(((v) & FM_ADDRMAP2_ADDRMAP_COL_B5) >> 24U)

#define FM_ADDRMAP2_ADDRMAP_COL_B4	(0xfU << 16U)
#define FV_ADDRMAP2_ADDRMAP_COL_B4(v) \
	(((v) << 16U) & FM_ADDRMAP2_ADDRMAP_COL_B4)
#define GFV_ADDRMAP2_ADDRMAP_COL_B4(v) \
	(((v) & FM_ADDRMAP2_ADDRMAP_COL_B4) >> 16U)

#define FM_ADDRMAP2_ADDRMAP_COL_B3	(0x1fU << 8U)
#define FV_ADDRMAP2_ADDRMAP_COL_B3(v) \
	(((v) << 8U) & FM_ADDRMAP2_ADDRMAP_COL_B3)
#define GFV_ADDRMAP2_ADDRMAP_COL_B3(v) \
	(((v) & FM_ADDRMAP2_ADDRMAP_COL_B3) >> 8U)

#define FM_ADDRMAP2_ADDRMAP_COL_B2	(0xfU << 0U)
#define FV_ADDRMAP2_ADDRMAP_COL_B2(v) \
	(((v) << 0U) & FM_ADDRMAP2_ADDRMAP_COL_B2)
#define GFV_ADDRMAP2_ADDRMAP_COL_B2(v) \
	(((v) & FM_ADDRMAP2_ADDRMAP_COL_B2) >> 0U)

#define UMCTL2_REGS_ADDRMAP3_OFF	(GRP_UMCTL2_REGS_BASE + 0x20cU)

#define FM_ADDRMAP3_ADDRMAP_COL_B9	(0x1fU << 24U)
#define FV_ADDRMAP3_ADDRMAP_COL_B9(v) \
	(((v) << 24U) & FM_ADDRMAP3_ADDRMAP_COL_B9)
#define GFV_ADDRMAP3_ADDRMAP_COL_B9(v) \
	(((v) & FM_ADDRMAP3_ADDRMAP_COL_B9) >> 24U)

#define FM_ADDRMAP3_ADDRMAP_COL_B8	(0x1fU << 16U)
#define FV_ADDRMAP3_ADDRMAP_COL_B8(v) \
	(((v) << 16U) & FM_ADDRMAP3_ADDRMAP_COL_B8)
#define GFV_ADDRMAP3_ADDRMAP_COL_B8(v) \
	(((v) & FM_ADDRMAP3_ADDRMAP_COL_B8) >> 16U)

#define FM_ADDRMAP3_ADDRMAP_COL_B7	(0x1fU << 8U)
#define FV_ADDRMAP3_ADDRMAP_COL_B7(v) \
	(((v) << 8U) & FM_ADDRMAP3_ADDRMAP_COL_B7)
#define GFV_ADDRMAP3_ADDRMAP_COL_B7(v) \
	(((v) & FM_ADDRMAP3_ADDRMAP_COL_B7) >> 8U)

#define FM_ADDRMAP3_ADDRMAP_COL_B6	(0x1fU << 0U)
#define FV_ADDRMAP3_ADDRMAP_COL_B6(v) \
	(((v) << 0U) & FM_ADDRMAP3_ADDRMAP_COL_B6)
#define GFV_ADDRMAP3_ADDRMAP_COL_B6(v) \
	(((v) & FM_ADDRMAP3_ADDRMAP_COL_B6) >> 0U)

#define UMCTL2_REGS_ADDRMAP4_OFF	(GRP_UMCTL2_REGS_BASE + 0x210U)

#define BM_ADDRMAP4_COL_ADDR_SHIFT	(0x01U << 31U)

#define FM_ADDRMAP4_ADDRMAP_COL_B11	(0x1fU << 8U)
#define FV_ADDRMAP4_ADDRMAP_COL_B11(v) \
	(((v) << 8U) & FM_ADDRMAP4_ADDRMAP_COL_B11)
#define GFV_ADDRMAP4_ADDRMAP_COL_B11(v) \
	(((v) & FM_ADDRMAP4_ADDRMAP_COL_B11) >> 8U)

#define FM_ADDRMAP4_ADDRMAP_COL_B10	(0x1fU << 0U)
#define FV_ADDRMAP4_ADDRMAP_COL_B10(v) \
	(((v) << 0U) & FM_ADDRMAP4_ADDRMAP_COL_B10)
#define GFV_ADDRMAP4_ADDRMAP_COL_B10(v) \
	(((v) & FM_ADDRMAP4_ADDRMAP_COL_B10) >> 0U)

#define UMCTL2_REGS_ADDRMAP5_OFF	(GRP_UMCTL2_REGS_BASE + 0x214U)

#define FM_ADDRMAP5_ADDRMAP_ROW_B11	(0xfU << 24U)
#define FV_ADDRMAP5_ADDRMAP_ROW_B11(v) \
	(((v) << 24U) & FM_ADDRMAP5_ADDRMAP_ROW_B11)
#define GFV_ADDRMAP5_ADDRMAP_ROW_B11(v) \
	(((v) & FM_ADDRMAP5_ADDRMAP_ROW_B11) >> 24U)

#define FM_ADDRMAP5_ADDRMAP_ROW_B2_10	(0xfU << 16U)
#define FV_ADDRMAP5_ADDRMAP_ROW_B2_10(v) \
	(((v) << 16U) & FM_ADDRMAP5_ADDRMAP_ROW_B2_10)
#define GFV_ADDRMAP5_ADDRMAP_ROW_B2_10(v) \
	(((v) & FM_ADDRMAP5_ADDRMAP_ROW_B2_10) >> 16U)

#define FM_ADDRMAP5_ADDRMAP_ROW_B1	(0xfU << 8U)
#define FV_ADDRMAP5_ADDRMAP_ROW_B1(v) \
	(((v) << 8U) & FM_ADDRMAP5_ADDRMAP_ROW_B1)
#define GFV_ADDRMAP5_ADDRMAP_ROW_B1(v) \
	(((v) & FM_ADDRMAP5_ADDRMAP_ROW_B1) >> 8U)

#define FM_ADDRMAP5_ADDRMAP_ROW_B0	(0xfU << 0U)
#define FV_ADDRMAP5_ADDRMAP_ROW_B0(v) \
	(((v) << 0U) & FM_ADDRMAP5_ADDRMAP_ROW_B0)
#define GFV_ADDRMAP5_ADDRMAP_ROW_B0(v) \
	(((v) & FM_ADDRMAP5_ADDRMAP_ROW_B0) >> 0U)

#define UMCTL2_REGS_ADDRMAP6_OFF	(GRP_UMCTL2_REGS_BASE + 0x218U)

#define BM_ADDRMAP6_LPDDR3_6GB_12GB	(0x01U << 31U)

#define FM_ADDRMAP6_LPDDR4_3GB_6GB_12GB	(0x3U << 29U)
#define FV_ADDRMAP6_LPDDR4_3GB_6GB_12GB(v) \
	(((v) << 29U) & FM_ADDRMAP6_LPDDR4_3GB_6GB_12GB)
#define GFV_ADDRMAP6_LPDDR4_3GB_6GB_12GB(v) \
	(((v) & FM_ADDRMAP6_LPDDR4_3GB_6GB_12GB) >> 29U)

#define FM_ADDRMAP6_ADDRMAP_ROW_B15	(0xfU << 24U)
#define FV_ADDRMAP6_ADDRMAP_ROW_B15(v) \
	(((v) << 24U) & FM_ADDRMAP6_ADDRMAP_ROW_B15)
#define GFV_ADDRMAP6_ADDRMAP_ROW_B15(v) \
	(((v) & FM_ADDRMAP6_ADDRMAP_ROW_B15) >> 24U)

#define FM_ADDRMAP6_ADDRMAP_ROW_B14	(0xfU << 16U)
#define FV_ADDRMAP6_ADDRMAP_ROW_B14(v) \
	(((v) << 16U) & FM_ADDRMAP6_ADDRMAP_ROW_B14)
#define GFV_ADDRMAP6_ADDRMAP_ROW_B14(v) \
	(((v) & FM_ADDRMAP6_ADDRMAP_ROW_B14) >> 16U)

#define FM_ADDRMAP6_ADDRMAP_ROW_B13	(0xfU << 8U)
#define FV_ADDRMAP6_ADDRMAP_ROW_B13(v) \
	(((v) << 8U) & FM_ADDRMAP6_ADDRMAP_ROW_B13)
#define GFV_ADDRMAP6_ADDRMAP_ROW_B13(v) \
	(((v) & FM_ADDRMAP6_ADDRMAP_ROW_B13) >> 8U)

#define FM_ADDRMAP6_ADDRMAP_ROW_B12	(0xfU << 0U)
#define FV_ADDRMAP6_ADDRMAP_ROW_B12(v) \
	(((v) << 0U) & FM_ADDRMAP6_ADDRMAP_ROW_B12)
#define GFV_ADDRMAP6_ADDRMAP_ROW_B12(v) \
	(((v) & FM_ADDRMAP6_ADDRMAP_ROW_B12) >> 0U)

#define UMCTL2_REGS_ADDRMAP7_OFF	(GRP_UMCTL2_REGS_BASE + 0x21cU)

#define FM_ADDRMAP7_ADDRMAP_ROW_B17	(0xfU << 8U)
#define FV_ADDRMAP7_ADDRMAP_ROW_B17(v) \
	(((v) << 8U) & FM_ADDRMAP7_ADDRMAP_ROW_B17)
#define GFV_ADDRMAP7_ADDRMAP_ROW_B17(v) \
	(((v) & FM_ADDRMAP7_ADDRMAP_ROW_B17) >> 8U)

#define FM_ADDRMAP7_ADDRMAP_ROW_B16	(0xfU << 0U)
#define FV_ADDRMAP7_ADDRMAP_ROW_B16(v) \
	(((v) << 0U) & FM_ADDRMAP7_ADDRMAP_ROW_B16)
#define GFV_ADDRMAP7_ADDRMAP_ROW_B16(v) \
	(((v) & FM_ADDRMAP7_ADDRMAP_ROW_B16) >> 0U)

#define UMCTL2_REGS_ADDRMAP8_OFF	(GRP_UMCTL2_REGS_BASE + 0x220U)

#define FM_ADDRMAP8_ADDRMAP_BG_B1	(0x3fU << 8U)
#define FV_ADDRMAP8_ADDRMAP_BG_B1(v) \
	(((v) << 8U) & FM_ADDRMAP8_ADDRMAP_BG_B1)
#define GFV_ADDRMAP8_ADDRMAP_BG_B1(v) \
	(((v) & FM_ADDRMAP8_ADDRMAP_BG_B1) >> 8U)

#define FM_ADDRMAP8_ADDRMAP_BG_B0	(0x3fU << 0U)
#define FV_ADDRMAP8_ADDRMAP_BG_B0(v) \
	(((v) << 0U) & FM_ADDRMAP8_ADDRMAP_BG_B0)
#define GFV_ADDRMAP8_ADDRMAP_BG_B0(v) \
	(((v) & FM_ADDRMAP8_ADDRMAP_BG_B0) >> 0U)

#define UMCTL2_REGS_ADDRMAP9_OFF	(GRP_UMCTL2_REGS_BASE + 0x224U)

#define FM_ADDRMAP9_ADDRMAP_ROW_B5	(0xfU << 24U)
#define FV_ADDRMAP9_ADDRMAP_ROW_B5(v) \
	(((v) << 24U) & FM_ADDRMAP9_ADDRMAP_ROW_B5)
#define GFV_ADDRMAP9_ADDRMAP_ROW_B5(v) \
	(((v) & FM_ADDRMAP9_ADDRMAP_ROW_B5) >> 24U)

#define FM_ADDRMAP9_ADDRMAP_ROW_B4	(0xfU << 16U)
#define FV_ADDRMAP9_ADDRMAP_ROW_B4(v) \
	(((v) << 16U) & FM_ADDRMAP9_ADDRMAP_ROW_B4)
#define GFV_ADDRMAP9_ADDRMAP_ROW_B4(v) \
	(((v) & FM_ADDRMAP9_ADDRMAP_ROW_B4) >> 16U)

#define FM_ADDRMAP9_ADDRMAP_ROW_B3	(0xfU << 8U)
#define FV_ADDRMAP9_ADDRMAP_ROW_B3(v) \
	(((v) << 8U) & FM_ADDRMAP9_ADDRMAP_ROW_B3)
#define GFV_ADDRMAP9_ADDRMAP_ROW_B3(v) \
	(((v) & FM_ADDRMAP9_ADDRMAP_ROW_B3) >> 8U)

#define FM_ADDRMAP9_ADDRMAP_ROW_B2	(0xfU << 0U)
#define FV_ADDRMAP9_ADDRMAP_ROW_B2(v) \
	(((v) << 0U) & FM_ADDRMAP9_ADDRMAP_ROW_B2)
#define GFV_ADDRMAP9_ADDRMAP_ROW_B2(v) \
	(((v) & FM_ADDRMAP9_ADDRMAP_ROW_B2) >> 0U)

#define UMCTL2_REGS_ADDRMAP10_OFF	(GRP_UMCTL2_REGS_BASE + 0x228U)

#define FM_ADDRMAP10_ADDRMAP_ROW_B9	(0xfU << 24U)
#define FV_ADDRMAP10_ADDRMAP_ROW_B9(v) \
	(((v) << 24U) & FM_ADDRMAP10_ADDRMAP_ROW_B9)
#define GFV_ADDRMAP10_ADDRMAP_ROW_B9(v) \
	(((v) & FM_ADDRMAP10_ADDRMAP_ROW_B9) >> 24U)

#define FM_ADDRMAP10_ADDRMAP_ROW_B8	(0xfU << 16U)
#define FV_ADDRMAP10_ADDRMAP_ROW_B8(v) \
	(((v) << 16U) & FM_ADDRMAP10_ADDRMAP_ROW_B8)
#define GFV_ADDRMAP10_ADDRMAP_ROW_B8(v) \
	(((v) & FM_ADDRMAP10_ADDRMAP_ROW_B8) >> 16U)

#define FM_ADDRMAP10_ADDRMAP_ROW_B7	(0xfU << 8U)
#define FV_ADDRMAP10_ADDRMAP_ROW_B7(v) \
	(((v) << 8U) & FM_ADDRMAP10_ADDRMAP_ROW_B7)
#define GFV_ADDRMAP10_ADDRMAP_ROW_B7(v) \
	(((v) & FM_ADDRMAP10_ADDRMAP_ROW_B7) >> 8U)

#define FM_ADDRMAP10_ADDRMAP_ROW_B6	(0xfU << 0U)
#define FV_ADDRMAP10_ADDRMAP_ROW_B6(v) \
	(((v) << 0U) & FM_ADDRMAP10_ADDRMAP_ROW_B6)
#define GFV_ADDRMAP10_ADDRMAP_ROW_B6(v) \
	(((v) & FM_ADDRMAP10_ADDRMAP_ROW_B6) >> 0U)

#define UMCTL2_REGS_ADDRMAP11_OFF	(GRP_UMCTL2_REGS_BASE + 0x22cU)

#define FM_ADDRMAP11_ADDRMAP_ROW_B10	(0xfU << 0U)
#define FV_ADDRMAP11_ADDRMAP_ROW_B10(v) \
	(((v) << 0U) & FM_ADDRMAP11_ADDRMAP_ROW_B10)
#define GFV_ADDRMAP11_ADDRMAP_ROW_B10(v) \
	(((v) & FM_ADDRMAP11_ADDRMAP_ROW_B10) >> 0U)

#define UMCTL2_REGS_ODTCFG_OFF	(GRP_UMCTL2_REGS_BASE + 0x240U)

#define FM_ODTCFG_WR_ODT_HOLD	(0xfU << 24U)
#define FV_ODTCFG_WR_ODT_HOLD(v) \
	(((v) << 24U) & FM_ODTCFG_WR_ODT_HOLD)
#define GFV_ODTCFG_WR_ODT_HOLD(v) \
	(((v) & FM_ODTCFG_WR_ODT_HOLD) >> 24U)

#define FM_ODTCFG_WR_ODT_DELAY	(0x1fU << 16U)
#define FV_ODTCFG_WR_ODT_DELAY(v) \
	(((v) << 16U) & FM_ODTCFG_WR_ODT_DELAY)
#define GFV_ODTCFG_WR_ODT_DELAY(v) \
	(((v) & FM_ODTCFG_WR_ODT_DELAY) >> 16U)

#define FM_ODTCFG_RD_ODT_HOLD	(0xfU << 8U)
#define FV_ODTCFG_RD_ODT_HOLD(v) \
	(((v) << 8U) & FM_ODTCFG_RD_ODT_HOLD)
#define GFV_ODTCFG_RD_ODT_HOLD(v) \
	(((v) & FM_ODTCFG_RD_ODT_HOLD) >> 8U)

#define FM_ODTCFG_RD_ODT_DELAY	(0x1fU << 2U)
#define FV_ODTCFG_RD_ODT_DELAY(v) \
	(((v) << 2U) & FM_ODTCFG_RD_ODT_DELAY)
#define GFV_ODTCFG_RD_ODT_DELAY(v) \
	(((v) & FM_ODTCFG_RD_ODT_DELAY) >> 2U)

#define UMCTL2_REGS_ODTMAP_OFF	(GRP_UMCTL2_REGS_BASE + 0x244U)

#define FM_ODTMAP_RANK1_RD_ODT	(0x3U << 12U)
#define FV_ODTMAP_RANK1_RD_ODT(v) \
	(((v) << 12U) & FM_ODTMAP_RANK1_RD_ODT)
#define GFV_ODTMAP_RANK1_RD_ODT(v) \
	(((v) & FM_ODTMAP_RANK1_RD_ODT) >> 12U)

#define FM_ODTMAP_RANK1_WR_ODT	(0x3U << 8U)
#define FV_ODTMAP_RANK1_WR_ODT(v) \
	(((v) << 8U) & FM_ODTMAP_RANK1_WR_ODT)
#define GFV_ODTMAP_RANK1_WR_ODT(v) \
	(((v) & FM_ODTMAP_RANK1_WR_ODT) >> 8U)

#define FM_ODTMAP_RANK0_RD_ODT	(0x3U << 4U)
#define FV_ODTMAP_RANK0_RD_ODT(v) \
	(((v) << 4U) & FM_ODTMAP_RANK0_RD_ODT)
#define GFV_ODTMAP_RANK0_RD_ODT(v) \
	(((v) & FM_ODTMAP_RANK0_RD_ODT) >> 4U)

#define FM_ODTMAP_RANK0_WR_ODT	(0x3U << 0U)
#define FV_ODTMAP_RANK0_WR_ODT(v) \
	(((v) << 0U) & FM_ODTMAP_RANK0_WR_ODT)
#define GFV_ODTMAP_RANK0_WR_ODT(v) \
	(((v) & FM_ODTMAP_RANK0_WR_ODT) >> 0U)

#define UMCTL2_REGS_SCHED_OFF	(GRP_UMCTL2_REGS_BASE + 0x250U)

#define FM_SCHED_RDWR_IDLE_GAP	(0x7fU << 24U)
#define FV_SCHED_RDWR_IDLE_GAP(v) \
	(((v) << 24U) & FM_SCHED_RDWR_IDLE_GAP)
#define GFV_SCHED_RDWR_IDLE_GAP(v) \
	(((v) & FM_SCHED_RDWR_IDLE_GAP) >> 24U)

#define FM_SCHED_GO2CRITICAL_HYSTERESIS	(0xffU << 16U)
#define FV_SCHED_GO2CRITICAL_HYSTERESIS(v) \
	(((v) << 16U) & FM_SCHED_GO2CRITICAL_HYSTERESIS)
#define GFV_SCHED_GO2CRITICAL_HYSTERESIS(v) \
	(((v) & FM_SCHED_GO2CRITICAL_HYSTERESIS) >> 16U)

#define BM_SCHED_LPDDR4_OPT_ACT_TIMING	(0x01U << 15U)

#define FM_SCHED_LPR_NUM_ENTRIES	(0x1fU << 8U)
#define FV_SCHED_LPR_NUM_ENTRIES(v) \
	(((v) << 8U) & FM_SCHED_LPR_NUM_ENTRIES)
#define GFV_SCHED_LPR_NUM_ENTRIES(v) \
	(((v) & FM_SCHED_LPR_NUM_ENTRIES) >> 8U)

#define BM_SCHED_AUTOPRE_RMW	(0x01U << 7U)

#define BM_SCHED_PAGECLOSE	(0x01U << 2U)

#define BM_SCHED_PREFER_WRITE	(0x01U << 1U)

#define UMCTL2_REGS_SCHED1_OFF	(GRP_UMCTL2_REGS_BASE + 0x254U)

#define FM_SCHED1_PAGECLOSE_TIMER	(0xffU << 0U)
#define FV_SCHED1_PAGECLOSE_TIMER(v) \
	(((v) << 0U) & FM_SCHED1_PAGECLOSE_TIMER)
#define GFV_SCHED1_PAGECLOSE_TIMER(v) \
	(((v) & FM_SCHED1_PAGECLOSE_TIMER) >> 0U)

#define UMCTL2_REGS_PERFHPR1_OFF	(GRP_UMCTL2_REGS_BASE + 0x25cU)

#define FM_PERFHPR1_HPR_XACT_RUN_LENGTH	(0xffU << 24U)
#define FV_PERFHPR1_HPR_XACT_RUN_LENGTH(v) \
	(((v) << 24U) & FM_PERFHPR1_HPR_XACT_RUN_LENGTH)
#define GFV_PERFHPR1_HPR_XACT_RUN_LENGTH(v) \
	(((v) & FM_PERFHPR1_HPR_XACT_RUN_LENGTH) >> 24U)

#define FM_PERFHPR1_HPR_MAX_STARVE	(0xffffU << 0U)
#define FV_PERFHPR1_HPR_MAX_STARVE(v) \
	(((v) << 0U) & FM_PERFHPR1_HPR_MAX_STARVE)
#define GFV_PERFHPR1_HPR_MAX_STARVE(v) \
	(((v) & FM_PERFHPR1_HPR_MAX_STARVE) >> 0U)

#define UMCTL2_REGS_PERFLPR1_OFF	(GRP_UMCTL2_REGS_BASE + 0x264U)

#define FM_PERFLPR1_LPR_XACT_RUN_LENGTH	(0xffU << 24U)
#define FV_PERFLPR1_LPR_XACT_RUN_LENGTH(v) \
	(((v) << 24U) & FM_PERFLPR1_LPR_XACT_RUN_LENGTH)
#define GFV_PERFLPR1_LPR_XACT_RUN_LENGTH(v) \
	(((v) & FM_PERFLPR1_LPR_XACT_RUN_LENGTH) >> 24U)

#define FM_PERFLPR1_LPR_MAX_STARVE	(0xffffU << 0U)
#define FV_PERFLPR1_LPR_MAX_STARVE(v) \
	(((v) << 0U) & FM_PERFLPR1_LPR_MAX_STARVE)
#define GFV_PERFLPR1_LPR_MAX_STARVE(v) \
	(((v) & FM_PERFLPR1_LPR_MAX_STARVE) >> 0U)

#define UMCTL2_REGS_PERFWR1_OFF	(GRP_UMCTL2_REGS_BASE + 0x26cU)

#define FM_PERFWR1_W_XACT_RUN_LENGTH	(0xffU << 24U)
#define FV_PERFWR1_W_XACT_RUN_LENGTH(v) \
	(((v) << 24U) & FM_PERFWR1_W_XACT_RUN_LENGTH)
#define GFV_PERFWR1_W_XACT_RUN_LENGTH(v) \
	(((v) & FM_PERFWR1_W_XACT_RUN_LENGTH) >> 24U)

#define FM_PERFWR1_W_MAX_STARVE	(0xffffU << 0U)
#define FV_PERFWR1_W_MAX_STARVE(v) \
	(((v) << 0U) & FM_PERFWR1_W_MAX_STARVE)
#define GFV_PERFWR1_W_MAX_STARVE(v) \
	(((v) & FM_PERFWR1_W_MAX_STARVE) >> 0U)

#define UMCTL2_REGS_DBG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x300U)

#define BM_DBG0_DIS_MAX_RANK_WR_OPT	(0x01U << 7U)

#define BM_DBG0_DIS_MAX_RANK_RD_OPT	(0x01U << 6U)

#define BM_DBG0_DIS_COLLISION_PAGE_OPT	(0x01U << 4U)

#define BM_DBG0_DIS_WC	(0x01U << 0U)

#define UMCTL2_REGS_DBG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x304U)

#define BM_DBG1_DIS_HIF	(0x01U << 1U)

#define BM_DBG1_DIS_DQ	(0x01U << 0U)

#define UMCTL2_REGS_DBGCAM_OFF	(GRP_UMCTL2_REGS_BASE + 0x308U)

#define BM_DBGCAM_WR_DATA_PIPELINE_EMPTY	(0x01U << 29U)

#define BM_DBGCAM_RD_DATA_PIPELINE_EMPTY	(0x01U << 28U)

#define BM_DBGCAM_DBG_WR_Q_EMPTY	(0x01U << 26U)

#define BM_DBGCAM_DBG_RD_Q_EMPTY	(0x01U << 25U)

#define BM_DBGCAM_DBG_STALL	(0x01U << 24U)

#define FM_DBGCAM_DBG_W_Q_DEPTH	(0x3fU << 16U)
#define FV_DBGCAM_DBG_W_Q_DEPTH(v) \
	(((v) << 16U) & FM_DBGCAM_DBG_W_Q_DEPTH)
#define GFV_DBGCAM_DBG_W_Q_DEPTH(v) \
	(((v) & FM_DBGCAM_DBG_W_Q_DEPTH) >> 16U)

#define FM_DBGCAM_DBG_LPR_Q_DEPTH	(0x3fU << 8U)
#define FV_DBGCAM_DBG_LPR_Q_DEPTH(v) \
	(((v) << 8U) & FM_DBGCAM_DBG_LPR_Q_DEPTH)
#define GFV_DBGCAM_DBG_LPR_Q_DEPTH(v) \
	(((v) & FM_DBGCAM_DBG_LPR_Q_DEPTH) >> 8U)

#define FM_DBGCAM_DBG_HPR_Q_DEPTH	(0x3fU << 0U)
#define FV_DBGCAM_DBG_HPR_Q_DEPTH(v) \
	(((v) << 0U) & FM_DBGCAM_DBG_HPR_Q_DEPTH)
#define GFV_DBGCAM_DBG_HPR_Q_DEPTH(v) \
	(((v) & FM_DBGCAM_DBG_HPR_Q_DEPTH) >> 0U)

#define UMCTL2_REGS_DBGCMD_OFF	(GRP_UMCTL2_REGS_BASE + 0x30cU)

#define BM_DBGCMD_CTRLUPD	(0x01U << 5U)

#define BM_DBGCMD_ZQ_CALIB_SHORT	(0x01U << 4U)

#define BM_DBGCMD_RANK1_REFRESH	(0x01U << 1U)

#define BM_DBGCMD_RANK0_REFRESH	(0x01U << 0U)

#define UMCTL2_REGS_DBGSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x310U)

#define BM_DBGSTAT_CTRLUPD_BUSY	(0x01U << 5U)

#define BM_DBGSTAT_ZQ_CALIB_SHORT_BUSY	(0x01U << 4U)

#define BM_DBGSTAT_RANK1_REFRESH_BUSY	(0x01U << 1U)

#define BM_DBGSTAT_RANK0_REFRESH_BUSY	(0x01U << 0U)

#define UMCTL2_REGS_DBGCAM1_OFF	(GRP_UMCTL2_REGS_BASE + 0x318U)

#define FM_DBGCAM1_DBG_WRECC_Q_DEPTH	(0x3fU << 0U)
#define FV_DBGCAM1_DBG_WRECC_Q_DEPTH(v) \
	(((v) << 0U) & FM_DBGCAM1_DBG_WRECC_Q_DEPTH)
#define GFV_DBGCAM1_DBG_WRECC_Q_DEPTH(v) \
	(((v) & FM_DBGCAM1_DBG_WRECC_Q_DEPTH) >> 0U)

#define UMCTL2_REGS_SWCTL_OFF	(GRP_UMCTL2_REGS_BASE + 0x320U)

#define BM_SWCTL_SW_DONE	(0x01U << 0U)

#define UMCTL2_REGS_SWSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x324U)

#define BM_SWSTAT_SW_DONE_ACK	(0x01U << 0U)

#define UMCTL2_REGS_SWCTLSTATIC_OFF	(GRP_UMCTL2_REGS_BASE + 0x328U)

#define BM_SWCTLSTATIC_SW_STATIC_UNLOCK	(0x01U << 0U)

#define UMCTL2_REGS_OCPARCFG0_OFF	(GRP_UMCTL2_REGS_BASE + 0x330U)

#define BM_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE	(0x01U << 26U)

#define BM_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE	(0x01U << 25U)

#define BM_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR	(0x01U << 24U)

#define BM_OCPARCFG0_PAR_RADDR_ERR_INTR_EN	(0x01U << 23U)

#define BM_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR	(0x01U << 22U)

#define BM_OCPARCFG0_PAR_WADDR_ERR_INTR_EN	(0x01U << 21U)

#define BM_OCPARCFG0_PAR_ADDR_SLVERR_EN	(0x01U << 20U)

#define BM_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE	(0x01U << 15U)

#define BM_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR	(0x01U << 14U)

#define BM_OCPARCFG0_PAR_RDATA_ERR_INTR_EN	(0x01U << 13U)

#define BM_OCPARCFG0_PAR_RDATA_SLVERR_EN	(0x01U << 12U)

#define BM_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE	(0x01U << 7U)

#define BM_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR	(0x01U << 6U)

#define BM_OCPARCFG0_PAR_WDATA_SLVERR_EN	(0x01U << 5U)

#define BM_OCPARCFG0_PAR_WDATA_ERR_INTR_EN	(0x01U << 4U)

#define BM_OCPARCFG0_OC_PARITY_TYPE	(0x01U << 1U)

#define BM_OCPARCFG0_OC_PARITY_EN	(0x01U << 0U)

#define UMCTL2_REGS_OCPARCFG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x334U)

#define FM_OCPARCFG1_PAR_POISON_LOC_WR_PORT	(0xfU << 8U)
#define FV_OCPARCFG1_PAR_POISON_LOC_WR_PORT(v) \
	(((v) << 8U) & FM_OCPARCFG1_PAR_POISON_LOC_WR_PORT)
#define GFV_OCPARCFG1_PAR_POISON_LOC_WR_PORT(v) \
	(((v) & FM_OCPARCFG1_PAR_POISON_LOC_WR_PORT) >> 8U)

#define FM_OCPARCFG1_PAR_POISON_LOC_RD_PORT	(0xfU << 4U)
#define FV_OCPARCFG1_PAR_POISON_LOC_RD_PORT(v) \
	(((v) << 4U) & FM_OCPARCFG1_PAR_POISON_LOC_RD_PORT)
#define GFV_OCPARCFG1_PAR_POISON_LOC_RD_PORT(v) \
	(((v) & FM_OCPARCFG1_PAR_POISON_LOC_RD_PORT) >> 4U)

#define BM_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE	(0x01U << 3U)

#define BM_OCPARCFG1_PAR_POISON_LOC_RD_DFI	(0x01U << 2U)

#define BM_OCPARCFG1_PAR_POISON_EN	(0x01U << 0U)

#define UMCTL2_REGS_OCPARSTAT0_OFF	(GRP_UMCTL2_REGS_BASE + 0x338U)

#define BM_OCPARSTAT0_PAR_RADDR_ERR_INTR_0	(0x01U << 16U)

#define BM_OCPARSTAT0_PAR_WADDR_ERR_INTR_0	(0x01U << 0U)

#define UMCTL2_REGS_OCPARSTAT1_OFF	(GRP_UMCTL2_REGS_BASE + 0x33cU)

#define BM_OCPARSTAT1_PAR_RDATA_ERR_INTR_0	(0x01U << 16U)

#define BM_OCPARSTAT1_PAR_WDATA_IN_ERR_INTR_0	(0x01U << 0U)

#define UMCTL2_REGS_OCPARSTAT2_OFF	(GRP_UMCTL2_REGS_BASE + 0x340U)

#define BM_OCPARSTAT2_PAR_RDATA_IN_ERR_ECC_INTR	(0x01U << 4U)

#define FM_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR	(0x3U << 0U)
#define FV_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR(v) \
	(((v) << 0U) & FM_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR)
#define GFV_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR(v) \
	(((v) & FM_OCPARSTAT2_PAR_WDATA_OUT_ERR_INTR) >> 0U)

#define UMCTL2_REGS_POISONCFG_OFF	(GRP_UMCTL2_REGS_BASE + 0x36cU)

#define BM_POISONCFG_RD_POISON_INTR_CLR	(0x01U << 24U)

#define BM_POISONCFG_RD_POISON_INTR_EN	(0x01U << 20U)

#define BM_POISONCFG_RD_POISON_SLVERR_EN	(0x01U << 16U)

#define BM_POISONCFG_WR_POISON_INTR_CLR	(0x01U << 8U)

#define BM_POISONCFG_WR_POISON_INTR_EN	(0x01U << 4U)

#define BM_POISONCFG_WR_POISON_SLVERR_EN	(0x01U << 0U)

#define UMCTL2_REGS_POISONSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x370U)

#define BM_POISONSTAT_RD_POISON_INTR_0	(0x01U << 16U)

#define BM_POISONSTAT_WR_POISON_INTR_0	(0x01U << 0U)

#define UMCTL2_REGS_ADVECCINDEX_OFF	(GRP_UMCTL2_REGS_BASE + 0x374U)

#define FM_ADVECCINDEX_ECC_POISON_BEATS_SEL	(0xfU << 5U)
#define FV_ADVECCINDEX_ECC_POISON_BEATS_SEL(v) \
	(((v) << 5U) & FM_ADVECCINDEX_ECC_POISON_BEATS_SEL)
#define GFV_ADVECCINDEX_ECC_POISON_BEATS_SEL(v) \
	(((v) & FM_ADVECCINDEX_ECC_POISON_BEATS_SEL) >> 5U)

#define FM_ADVECCINDEX_ECC_ERR_SYMBOL_SEL	(0x3U << 3U)
#define FV_ADVECCINDEX_ECC_ERR_SYMBOL_SEL(v) \
	(((v) << 3U) & FM_ADVECCINDEX_ECC_ERR_SYMBOL_SEL)
#define GFV_ADVECCINDEX_ECC_ERR_SYMBOL_SEL(v) \
	(((v) & FM_ADVECCINDEX_ECC_ERR_SYMBOL_SEL) >> 3U)

#define FM_ADVECCINDEX_ECC_SYNDROME_SEL	(0x7U << 0U)
#define FV_ADVECCINDEX_ECC_SYNDROME_SEL(v) \
	(((v) << 0U) & FM_ADVECCINDEX_ECC_SYNDROME_SEL)
#define GFV_ADVECCINDEX_ECC_SYNDROME_SEL(v) \
	(((v) & FM_ADVECCINDEX_ECC_SYNDROME_SEL) >> 0U)

#define UMCTL2_REGS_ECCPOISONPAT0_OFF	(GRP_UMCTL2_REGS_BASE + 0x37cU)

#define FM_ECCPOISONPAT0_ECC_POISON_DATA_31_0	(0xffffffffU << 0U)
#define FV_ECCPOISONPAT0_ECC_POISON_DATA_31_0(v) \
	(((v) << 0U) & FM_ECCPOISONPAT0_ECC_POISON_DATA_31_0)
#define GFV_ECCPOISONPAT0_ECC_POISON_DATA_31_0(v) \
	(((v) & FM_ECCPOISONPAT0_ECC_POISON_DATA_31_0) >> 0U)

#define UMCTL2_REGS_ECCPOISONPAT2_OFF	(GRP_UMCTL2_REGS_BASE + 0x384U)

#define FM_ECCPOISONPAT2_ECC_POISON_DATA_71_64	(0xffU << 0U)
#define FV_ECCPOISONPAT2_ECC_POISON_DATA_71_64(v) \
	(((v) << 0U) & FM_ECCPOISONPAT2_ECC_POISON_DATA_71_64)
#define GFV_ECCPOISONPAT2_ECC_POISON_DATA_71_64(v) \
	(((v) & FM_ECCPOISONPAT2_ECC_POISON_DATA_71_64) >> 0U)

#define UMCTL2_REGS_ECCAPSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x388U)

#define BM_ECCAPSTAT_ECC_AP_ERR	(0x01U << 0U)

#define UMCTL2_REGS_REGPARCFG_OFF	(GRP_UMCTL2_REGS_BASE + 0x3c0U)

#define BM_REGPARCFG_REG_PAR_POISON_EN	(0x01U << 8U)

#define BM_REGPARCFG_REG_PAR_ERR_INTR_FORCE	(0x01U << 3U)

#define BM_REGPARCFG_REG_PAR_ERR_INTR_CLR	(0x01U << 2U)

#define BM_REGPARCFG_REG_PAR_ERR_INTR_EN	(0x01U << 1U)

#define BM_REGPARCFG_REG_PAR_EN	(0x01U << 0U)

#define UMCTL2_REGS_REGPARSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x3c4U)

#define BM_REGPARSTAT_REG_PAR_ERR_INTR	(0x01U << 0U)

#define UMCTL2_REGS_OCCAPCFG_OFF	(GRP_UMCTL2_REGS_BASE + 0x3e0U)

#define BM_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN	(0x01U << 27U)

#define BM_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ	(0x01U << 26U)

#define BM_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL	(0x01U << 25U)

#define BM_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ	(0x01U << 24U)

#define BM_OCCAPCFG_OCCAP_ARB_INTR_FORCE	(0x01U << 18U)

#define BM_OCCAPCFG_OCCAP_ARB_INTR_CLR	(0x01U << 17U)

#define BM_OCCAPCFG_OCCAP_ARB_INTR_EN	(0x01U << 16U)

#define BM_OCCAPCFG_OCCAP_EN	(0x01U << 0U)

#define UMCTL2_REGS_OCCAPSTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x3e4U)

#define BM_OCCAPSTAT_OCCAP_ARB_CMP_POISON_PARALLEL_ERR	(0x01U << 25U)

#define BM_OCCAPSTAT_OCCAP_ARB_CMP_POISON_SEQ_ERR	(0x01U << 24U)

#define BM_OCCAPSTAT_OCCAP_ARB_CMP_POISON_COMPLETE	(0x01U << 17U)

#define BM_OCCAPSTAT_OCCAP_ARB_ERR_INTR	(0x01U << 16U)

#define UMCTL2_REGS_OCCAPCFG1_OFF	(GRP_UMCTL2_REGS_BASE + 0x3e8U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ	(0x01U << 26U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL	(0x01U << 25U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ	(0x01U << 24U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE	(0x01U << 18U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR	(0x01U << 17U)

#define BM_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN	(0x01U << 16U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ	(0x01U << 10U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL	(0x01U << 9U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ	(0x01U << 8U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE	(0x01U << 2U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR	(0x01U << 1U)

#define BM_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN	(0x01U << 0U)

#define UMCTL2_REGS_OCCAPSTAT1_OFF	(GRP_UMCTL2_REGS_BASE + 0x3ecU)

#define BM_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_PARALLEL_ERR	(0x01U << 25U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_SEQ_ERR	(0x01U << 24U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_CTRL_POISON_COMPLETE	(0x01U << 17U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_CTRL_ERR_INTR	(0x01U << 16U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_PARALLEL_ERR	(0x01U << 9U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_SEQ_ERR	(0x01U << 8U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_DATA_POISON_COMPLETE	(0x01U << 1U)

#define BM_OCCAPSTAT1_OCCAP_DDRC_DATA_ERR_INTR	(0x01U << 0U)

#define UMCTL2_REGS_DERATESTAT_OFF	(GRP_UMCTL2_REGS_BASE + 0x3f0U)

#define BM_DERATESTAT_DERATE_TEMP_LIMIT_INTR	(0x01U << 0U)

#define UMCTL2_MP_PSTAT_OFF	(GRP_UMCTL2_MP_BASE + 0x4U)

#define BM_PSTAT_WR_PORT_BUSY_0	(0x01U << 16U)

#define BM_PSTAT_RD_PORT_BUSY_0	(0x01U << 0U)

#define UMCTL2_MP_PCCFG_OFF	(GRP_UMCTL2_MP_BASE + 0x8U)

#define BM_PCCFG_BL_EXP_MODE	(0x01U << 8U)

#define BM_PCCFG_PAGEMATCH_LIMIT	(0x01U << 4U)

#define BM_PCCFG_GO2CRITICAL_EN	(0x01U << 0U)

#define UMCTL2_MP_PCFGR_0_OFF	(GRP_UMCTL2_MP_BASE + 0xcU)

#define BM_PCFGR_0_RDWR_ORDERED_EN	(0x01U << 16U)

#define BM_PCFGR_0_RD_PORT_PAGEMATCH_EN	(0x01U << 14U)

#define BM_PCFGR_0_RD_PORT_URGENT_EN	(0x01U << 13U)

#define BM_PCFGR_0_RD_PORT_AGING_EN	(0x01U << 12U)

#define FM_PCFGR_0_RD_PORT_PRIORITY	(0x3ffU << 0U)
#define FV_PCFGR_0_RD_PORT_PRIORITY(v) \
	(((v) << 0U) & FM_PCFGR_0_RD_PORT_PRIORITY)
#define GFV_PCFGR_0_RD_PORT_PRIORITY(v) \
	(((v) & FM_PCFGR_0_RD_PORT_PRIORITY) >> 0U)

#define UMCTL2_MP_PCFGW_0_OFF	(GRP_UMCTL2_MP_BASE + 0x10U)

#define BM_PCFGW_0_WR_PORT_PAGEMATCH_EN	(0x01U << 14U)

#define BM_PCFGW_0_WR_PORT_URGENT_EN	(0x01U << 13U)

#define BM_PCFGW_0_WR_PORT_AGING_EN	(0x01U << 12U)

#define FM_PCFGW_0_WR_PORT_PRIORITY	(0x3ffU << 0U)
#define FV_PCFGW_0_WR_PORT_PRIORITY(v) \
	(((v) << 0U) & FM_PCFGW_0_WR_PORT_PRIORITY)
#define GFV_PCFGW_0_WR_PORT_PRIORITY(v) \
	(((v) & FM_PCFGW_0_WR_PORT_PRIORITY) >> 0U)

#define UMCTL2_MP_PCTRL_0_OFF	(GRP_UMCTL2_MP_BASE + 0x98U)

#define BM_PCTRL_0_PORT_EN	(0x01U << 0U)

#define UMCTL2_MP_PCFGQOS0_0_OFF	(GRP_UMCTL2_MP_BASE + 0x9cU)

#define FM_PCFGQOS0_0_RQOS_MAP_REGION2	(0x3U << 24U)
#define FV_PCFGQOS0_0_RQOS_MAP_REGION2(v) \
	(((v) << 24U) & FM_PCFGQOS0_0_RQOS_MAP_REGION2)
#define GFV_PCFGQOS0_0_RQOS_MAP_REGION2(v) \
	(((v) & FM_PCFGQOS0_0_RQOS_MAP_REGION2) >> 24U)

#define FM_PCFGQOS0_0_RQOS_MAP_REGION1	(0x3U << 20U)
#define FV_PCFGQOS0_0_RQOS_MAP_REGION1(v) \
	(((v) << 20U) & FM_PCFGQOS0_0_RQOS_MAP_REGION1)
#define GFV_PCFGQOS0_0_RQOS_MAP_REGION1(v) \
	(((v) & FM_PCFGQOS0_0_RQOS_MAP_REGION1) >> 20U)

#define FM_PCFGQOS0_0_RQOS_MAP_REGION0	(0x3U << 16U)
#define FV_PCFGQOS0_0_RQOS_MAP_REGION0(v) \
	(((v) << 16U) & FM_PCFGQOS0_0_RQOS_MAP_REGION0)
#define GFV_PCFGQOS0_0_RQOS_MAP_REGION0(v) \
	(((v) & FM_PCFGQOS0_0_RQOS_MAP_REGION0) >> 16U)

#define FM_PCFGQOS0_0_RQOS_MAP_LEVEL2	(0xfU << 8U)
#define FV_PCFGQOS0_0_RQOS_MAP_LEVEL2(v) \
	(((v) << 8U) & FM_PCFGQOS0_0_RQOS_MAP_LEVEL2)
#define GFV_PCFGQOS0_0_RQOS_MAP_LEVEL2(v) \
	(((v) & FM_PCFGQOS0_0_RQOS_MAP_LEVEL2) >> 8U)

#define FM_PCFGQOS0_0_RQOS_MAP_LEVEL1	(0xfU << 0U)
#define FV_PCFGQOS0_0_RQOS_MAP_LEVEL1(v) \
	(((v) << 0U) & FM_PCFGQOS0_0_RQOS_MAP_LEVEL1)
#define GFV_PCFGQOS0_0_RQOS_MAP_LEVEL1(v) \
	(((v) & FM_PCFGQOS0_0_RQOS_MAP_LEVEL1) >> 0U)

#define UMCTL2_MP_PCFGQOS1_0_OFF	(GRP_UMCTL2_MP_BASE + 0xa0U)

#define FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTR	(0x7ffU << 16U)
#define FV_PCFGQOS1_0_RQOS_MAP_TIMEOUTR(v) \
	(((v) << 16U) & FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTR)
#define GFV_PCFGQOS1_0_RQOS_MAP_TIMEOUTR(v) \
	(((v) & FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTR) >> 16U)

#define FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTB	(0x7ffU << 0U)
#define FV_PCFGQOS1_0_RQOS_MAP_TIMEOUTB(v) \
	(((v) << 0U) & FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTB)
#define GFV_PCFGQOS1_0_RQOS_MAP_TIMEOUTB(v) \
	(((v) & FM_PCFGQOS1_0_RQOS_MAP_TIMEOUTB) >> 0U)

#define UMCTL2_MP_PCFGWQOS0_0_OFF	(GRP_UMCTL2_MP_BASE + 0xa4U)

#define FM_PCFGWQOS0_0_WQOS_MAP_REGION2	(0x3U << 24U)
#define FV_PCFGWQOS0_0_WQOS_MAP_REGION2(v) \
	(((v) << 24U) & FM_PCFGWQOS0_0_WQOS_MAP_REGION2)
#define GFV_PCFGWQOS0_0_WQOS_MAP_REGION2(v) \
	(((v) & FM_PCFGWQOS0_0_WQOS_MAP_REGION2) >> 24U)

#define FM_PCFGWQOS0_0_WQOS_MAP_REGION1	(0x3U << 20U)
#define FV_PCFGWQOS0_0_WQOS_MAP_REGION1(v) \
	(((v) << 20U) & FM_PCFGWQOS0_0_WQOS_MAP_REGION1)
#define GFV_PCFGWQOS0_0_WQOS_MAP_REGION1(v) \
	(((v) & FM_PCFGWQOS0_0_WQOS_MAP_REGION1) >> 20U)

#define FM_PCFGWQOS0_0_WQOS_MAP_REGION0	(0x3U << 16U)
#define FV_PCFGWQOS0_0_WQOS_MAP_REGION0(v) \
	(((v) << 16U) & FM_PCFGWQOS0_0_WQOS_MAP_REGION0)
#define GFV_PCFGWQOS0_0_WQOS_MAP_REGION0(v) \
	(((v) & FM_PCFGWQOS0_0_WQOS_MAP_REGION0) >> 16U)

#define FM_PCFGWQOS0_0_WQOS_MAP_LEVEL2	(0xfU << 8U)
#define FV_PCFGWQOS0_0_WQOS_MAP_LEVEL2(v) \
	(((v) << 8U) & FM_PCFGWQOS0_0_WQOS_MAP_LEVEL2)
#define GFV_PCFGWQOS0_0_WQOS_MAP_LEVEL2(v) \
	(((v) & FM_PCFGWQOS0_0_WQOS_MAP_LEVEL2) >> 8U)

#define FM_PCFGWQOS0_0_WQOS_MAP_LEVEL1	(0xfU << 0U)
#define FV_PCFGWQOS0_0_WQOS_MAP_LEVEL1(v) \
	(((v) << 0U) & FM_PCFGWQOS0_0_WQOS_MAP_LEVEL1)
#define GFV_PCFGWQOS0_0_WQOS_MAP_LEVEL1(v) \
	(((v) & FM_PCFGWQOS0_0_WQOS_MAP_LEVEL1) >> 0U)

#define UMCTL2_MP_PCFGWQOS1_0_OFF	(GRP_UMCTL2_MP_BASE + 0xa8U)

#define FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2	(0x7ffU << 16U)
#define FV_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2(v) \
	(((v) << 16U) & FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2)
#define GFV_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2(v) \
	(((v) & FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2) >> 16U)

#define FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1	(0x7ffU << 0U)
#define FV_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1(v) \
	(((v) << 0U) & FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1)
#define GFV_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1(v) \
	(((v) & FM_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1) >> 0U)

#define UMCTL2_MP_SARBASE0_OFF	(GRP_UMCTL2_MP_BASE + 0xb0cU)

#define FM_SARBASE0_BASE_ADDR	(0xfffU << 0U)
#define FV_SARBASE0_BASE_ADDR(v) \
	(((v) << 0U) & FM_SARBASE0_BASE_ADDR)
#define GFV_SARBASE0_BASE_ADDR(v) \
	(((v) & FM_SARBASE0_BASE_ADDR) >> 0U)

#define UMCTL2_MP_SARSIZE0_OFF	(GRP_UMCTL2_MP_BASE + 0xb10U)

#define FM_SARSIZE0_NBLOCKS	(0xffU << 0U)
#define FV_SARSIZE0_NBLOCKS(v) \
	(((v) << 0U) & FM_SARSIZE0_NBLOCKS)
#define GFV_SARSIZE0_NBLOCKS(v) \
	(((v) & FM_SARSIZE0_NBLOCKS) >> 0U)

#define UMCTL2_MP_SARBASE1_OFF	(GRP_UMCTL2_MP_BASE + 0xb14U)

#define FM_SARBASE1_BASE_ADDR	(0xfffU << 0U)
#define FV_SARBASE1_BASE_ADDR(v) \
	(((v) << 0U) & FM_SARBASE1_BASE_ADDR)
#define GFV_SARBASE1_BASE_ADDR(v) \
	(((v) & FM_SARBASE1_BASE_ADDR) >> 0U)

#define UMCTL2_MP_SARSIZE1_OFF	(GRP_UMCTL2_MP_BASE + 0xb18U)

#define FM_SARSIZE1_NBLOCKS	(0xffU << 0U)
#define FV_SARSIZE1_NBLOCKS(v) \
	(((v) << 0U) & FM_SARSIZE1_NBLOCKS)
#define GFV_SARSIZE1_NBLOCKS(v) \
	(((v) & FM_SARSIZE1_NBLOCKS) >> 0U)

#define UMCTL2_MP_SARBASE2_OFF	(GRP_UMCTL2_MP_BASE + 0xb1cU)

#define FM_SARBASE2_BASE_ADDR	(0xfffU << 0U)
#define FV_SARBASE2_BASE_ADDR(v) \
	(((v) << 0U) & FM_SARBASE2_BASE_ADDR)
#define GFV_SARBASE2_BASE_ADDR(v) \
	(((v) & FM_SARBASE2_BASE_ADDR) >> 0U)

#define UMCTL2_MP_SARSIZE2_OFF	(GRP_UMCTL2_MP_BASE + 0xb20U)

#define FM_SARSIZE2_NBLOCKS	(0xffU << 0U)
#define FV_SARSIZE2_NBLOCKS(v) \
	(((v) << 0U) & FM_SARSIZE2_NBLOCKS)
#define GFV_SARSIZE2_NBLOCKS(v) \
	(((v) & FM_SARSIZE2_NBLOCKS) >> 0U)

#define UMCTL2_MP_SARBASE3_OFF	(GRP_UMCTL2_MP_BASE + 0xb24U)

#define FM_SARBASE3_BASE_ADDR	(0xfffU << 0U)
#define FV_SARBASE3_BASE_ADDR(v) \
	(((v) << 0U) & FM_SARBASE3_BASE_ADDR)
#define GFV_SARBASE3_BASE_ADDR(v) \
	(((v) & FM_SARBASE3_BASE_ADDR) >> 0U)

#define UMCTL2_MP_SARSIZE3_OFF	(GRP_UMCTL2_MP_BASE + 0xb28U)

#define FM_SARSIZE3_NBLOCKS	(0xffU << 0U)
#define FV_SARSIZE3_NBLOCKS(v) \
	(((v) << 0U) & FM_SARSIZE3_NBLOCKS)
#define GFV_SARSIZE3_NBLOCKS(v) \
	(((v) & FM_SARSIZE3_NBLOCKS) >> 0U)

#define UMCTL2_MP_SBRCTL_OFF	(GRP_UMCTL2_MP_BASE + 0xb2cU)

#define FM_SBRCTL_SCRUB_INTERVAL	(0x1fffU << 8U)
#define FV_SBRCTL_SCRUB_INTERVAL(v) \
	(((v) << 8U) & FM_SBRCTL_SCRUB_INTERVAL)
#define GFV_SBRCTL_SCRUB_INTERVAL(v) \
	(((v) & FM_SBRCTL_SCRUB_INTERVAL) >> 8U)

#define FM_SBRCTL_SCRUB_BURST	(0x7U << 4U)
#define FV_SBRCTL_SCRUB_BURST(v) \
	(((v) << 4U) & FM_SBRCTL_SCRUB_BURST)
#define GFV_SBRCTL_SCRUB_BURST(v) \
	(((v) & FM_SBRCTL_SCRUB_BURST) >> 4U)

#define BM_SBRCTL_SCRUB_MODE	(0x01U << 2U)

#define BM_SBRCTL_SCRUB_DURING_LOWPOWER	(0x01U << 1U)

#define BM_SBRCTL_SCRUB_EN	(0x01U << 0U)

#define UMCTL2_MP_SBRSTAT_OFF	(GRP_UMCTL2_MP_BASE + 0xb30U)

#define BM_SBRSTAT_SCRUB_DONE	(0x01U << 1U)

#define BM_SBRSTAT_SCRUB_BUSY	(0x01U << 0U)

#define UMCTL2_MP_SBRWDATA0_OFF	(GRP_UMCTL2_MP_BASE + 0xb34U)

#define FM_SBRWDATA0_SCRUB_PATTERN0	(0xffffffffU << 0U)
#define FV_SBRWDATA0_SCRUB_PATTERN0(v) \
	(((v) << 0U) & FM_SBRWDATA0_SCRUB_PATTERN0)
#define GFV_SBRWDATA0_SCRUB_PATTERN0(v) \
	(((v) & FM_SBRWDATA0_SCRUB_PATTERN0) >> 0U)

#define UMCTL2_MP_SBRSTART0_OFF	(GRP_UMCTL2_MP_BASE + 0xb40U)

#define FM_SBRSTART0_SBR_ADDRESS_START_MASK_0	(0xffffffffU << 0U)
#define FV_SBRSTART0_SBR_ADDRESS_START_MASK_0(v) \
	(((v) << 0U) & FM_SBRSTART0_SBR_ADDRESS_START_MASK_0)
#define GFV_SBRSTART0_SBR_ADDRESS_START_MASK_0(v) \
	(((v) & FM_SBRSTART0_SBR_ADDRESS_START_MASK_0) >> 0U)

#define UMCTL2_MP_SBRSTART1_OFF	(GRP_UMCTL2_MP_BASE + 0xb44U)

#define FM_SBRSTART1_SBR_ADDRESS_START_MASK_1	(0xfU << 0U)
#define FV_SBRSTART1_SBR_ADDRESS_START_MASK_1(v) \
	(((v) << 0U) & FM_SBRSTART1_SBR_ADDRESS_START_MASK_1)
#define GFV_SBRSTART1_SBR_ADDRESS_START_MASK_1(v) \
	(((v) & FM_SBRSTART1_SBR_ADDRESS_START_MASK_1) >> 0U)

#define UMCTL2_MP_SBRRANGE0_OFF	(GRP_UMCTL2_MP_BASE + 0xb48U)

#define FM_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0	(0xffffffffU << 0U)
#define FV_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0(v) \
	(((v) << 0U) & FM_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0)
#define GFV_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0(v) \
	(((v) & FM_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0) >> 0U)

#define UMCTL2_MP_SBRRANGE1_OFF	(GRP_UMCTL2_MP_BASE + 0xb4cU)

#define FM_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1	(0xfU << 0U)
#define FV_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1(v) \
	(((v) << 0U) & FM_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1)
#define GFV_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1(v) \
	(((v) & FM_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1) >> 0U)

#define UMCTL2_MP_UMCTL2_VER_NUMBER_OFF	(GRP_UMCTL2_MP_BASE + 0xbf8U)

#define FM_UMCTL2_VER_NUMBER_VER_NUMBER	(0xffffffffU << 0U)
#define FV_UMCTL2_VER_NUMBER_VER_NUMBER(v) \
	(((v) << 0U) & FM_UMCTL2_VER_NUMBER_VER_NUMBER)
#define GFV_UMCTL2_VER_NUMBER_VER_NUMBER(v) \
	(((v) & FM_UMCTL2_VER_NUMBER_VER_NUMBER) >> 0U)

#define UMCTL2_MP_UMCTL2_VER_TYPE_OFF	(GRP_UMCTL2_MP_BASE + 0xbfcU)

#define FM_UMCTL2_VER_TYPE_VER_TYPE	(0xffffffffU << 0U)
#define FV_UMCTL2_VER_TYPE_VER_TYPE(v) \
	(((v) << 0U) & FM_UMCTL2_VER_TYPE_VER_TYPE)
#define GFV_UMCTL2_VER_TYPE_VER_TYPE(v) \
	(((v) & FM_UMCTL2_VER_TYPE_VER_TYPE) >> 0U)

#define UMCTL2_REGS_FREQ1_DERATEEN_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x20U)

#define UMCTL2_REGS_FREQ1_DERATEINT_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x24U)

#define UMCTL2_REGS_FREQ1_PWRTMG_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x34U)

#define UMCTL2_REGS_FREQ1_RFSHCTL0_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x50U)

#define UMCTL2_REGS_FREQ1_RFSHTMG_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x64U)

#define UMCTL2_REGS_FREQ1_RFSHTMG1_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x68U)

#define UMCTL2_REGS_FREQ1_INIT3_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0xdcU)

#define UMCTL2_REGS_FREQ1_INIT4_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0xe0U)

#define UMCTL2_REGS_FREQ1_INIT6_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0xe8U)

#define UMCTL2_REGS_FREQ1_INIT7_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0xecU)

#define UMCTL2_REGS_FREQ1_RANKCTL_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0xf4U)

#define UMCTL2_REGS_FREQ1_DRAMTMG0_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x100U)

#define UMCTL2_REGS_FREQ1_DRAMTMG1_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x104U)

#define UMCTL2_REGS_FREQ1_DRAMTMG2_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x108U)

#define UMCTL2_REGS_FREQ1_DRAMTMG3_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x10cU)

#define UMCTL2_REGS_FREQ1_DRAMTMG4_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x110U)

#define UMCTL2_REGS_FREQ1_DRAMTMG5_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x114U)

#define UMCTL2_REGS_FREQ1_DRAMTMG6_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x118U)

#define UMCTL2_REGS_FREQ1_DRAMTMG7_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x11cU)

#define UMCTL2_REGS_FREQ1_DRAMTMG8_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x120U)

#define UMCTL2_REGS_FREQ1_DRAMTMG9_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x124U)

#define UMCTL2_REGS_FREQ1_DRAMTMG10_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x128U)

#define UMCTL2_REGS_FREQ1_DRAMTMG11_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x12cU)

#define UMCTL2_REGS_FREQ1_DRAMTMG12_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x130U)

#define UMCTL2_REGS_FREQ1_DRAMTMG13_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x134U)

#define UMCTL2_REGS_FREQ1_DRAMTMG14_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x138U)

#define UMCTL2_REGS_FREQ1_DRAMTMG15_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x13cU)

#define UMCTL2_REGS_FREQ1_ZQCTL0_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x180U)

#define UMCTL2_REGS_FREQ1_DFITMG0_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x190U)

#define UMCTL2_REGS_FREQ1_DFITMG1_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x194U)

#define UMCTL2_REGS_FREQ1_DFITMG2_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x1b4U)

#define UMCTL2_REGS_FREQ1_DFITMG3_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x1b8U)

#define UMCTL2_REGS_FREQ1_ODTCFG_OFF	(GRP_UMCTL2_REGS_FREQ1_BASE + 0x240U)

#define UMCTL2_REGS_FREQ2_DERATEEN_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x20U)

#define UMCTL2_REGS_FREQ2_DERATEINT_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x24U)

#define UMCTL2_REGS_FREQ2_PWRTMG_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x34U)

#define UMCTL2_REGS_FREQ2_RFSHCTL0_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x50U)

#define UMCTL2_REGS_FREQ2_RFSHTMG_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x64U)

#define UMCTL2_REGS_FREQ2_RFSHTMG1_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x68U)

#define UMCTL2_REGS_FREQ2_INIT3_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0xdcU)

#define UMCTL2_REGS_FREQ2_INIT4_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0xe0U)

#define UMCTL2_REGS_FREQ2_INIT6_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0xe8U)

#define UMCTL2_REGS_FREQ2_INIT7_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0xecU)

#define UMCTL2_REGS_FREQ2_RANKCTL_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0xf4U)

#define UMCTL2_REGS_FREQ2_DRAMTMG0_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x100U)

#define UMCTL2_REGS_FREQ2_DRAMTMG1_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x104U)

#define UMCTL2_REGS_FREQ2_DRAMTMG2_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x108U)

#define UMCTL2_REGS_FREQ2_DRAMTMG3_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x10cU)

#define UMCTL2_REGS_FREQ2_DRAMTMG4_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x110U)

#define UMCTL2_REGS_FREQ2_DRAMTMG5_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x114U)

#define UMCTL2_REGS_FREQ2_DRAMTMG6_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x118U)

#define UMCTL2_REGS_FREQ2_DRAMTMG7_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x11cU)

#define UMCTL2_REGS_FREQ2_DRAMTMG8_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x120U)

#define UMCTL2_REGS_FREQ2_DRAMTMG9_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x124U)

#define UMCTL2_REGS_FREQ2_DRAMTMG10_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x128U)

#define UMCTL2_REGS_FREQ2_DRAMTMG11_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x12cU)

#define UMCTL2_REGS_FREQ2_DRAMTMG12_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x130U)

#define UMCTL2_REGS_FREQ2_DRAMTMG13_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x134U)

#define UMCTL2_REGS_FREQ2_DRAMTMG14_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x138U)

#define UMCTL2_REGS_FREQ2_DRAMTMG15_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x13cU)

#define UMCTL2_REGS_FREQ2_ZQCTL0_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x180U)

#define UMCTL2_REGS_FREQ2_DFITMG0_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x190U)

#define UMCTL2_REGS_FREQ2_DFITMG1_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x194U)

#define UMCTL2_REGS_FREQ2_DFITMG2_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x1b4U)

#define UMCTL2_REGS_FREQ2_DFITMG3_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x1b8U)

#define UMCTL2_REGS_FREQ2_ODTCFG_OFF	(GRP_UMCTL2_REGS_FREQ2_BASE + 0x240U)

#define UMCTL2_REGS_FREQ3_DERATEEN_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x20U)

#define UMCTL2_REGS_FREQ3_DERATEINT_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x24U)

#define UMCTL2_REGS_FREQ3_PWRTMG_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x34U)

#define UMCTL2_REGS_FREQ3_RFSHCTL0_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x50U)

#define UMCTL2_REGS_FREQ3_RFSHTMG_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x64U)

#define UMCTL2_REGS_FREQ3_RFSHTMG1_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x68U)

#define UMCTL2_REGS_FREQ3_INIT3_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0xdcU)

#define UMCTL2_REGS_FREQ3_INIT4_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0xe0U)

#define UMCTL2_REGS_FREQ3_INIT6_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0xe8U)

#define UMCTL2_REGS_FREQ3_INIT7_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0xecU)

#define UMCTL2_REGS_FREQ3_RANKCTL_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0xf4U)

#define UMCTL2_REGS_FREQ3_DRAMTMG0_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x100U)

#define UMCTL2_REGS_FREQ3_DRAMTMG1_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x104U)

#define UMCTL2_REGS_FREQ3_DRAMTMG2_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x108U)

#define UMCTL2_REGS_FREQ3_DRAMTMG3_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x10cU)

#define UMCTL2_REGS_FREQ3_DRAMTMG4_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x110U)

#define UMCTL2_REGS_FREQ3_DRAMTMG5_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x114U)

#define UMCTL2_REGS_FREQ3_DRAMTMG6_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x118U)

#define UMCTL2_REGS_FREQ3_DRAMTMG7_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x11cU)

#define UMCTL2_REGS_FREQ3_DRAMTMG8_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x120U)

#define UMCTL2_REGS_FREQ3_DRAMTMG9_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x124U)

#define UMCTL2_REGS_FREQ3_DRAMTMG10_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x128U)

#define UMCTL2_REGS_FREQ3_DRAMTMG11_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x12cU)

#define UMCTL2_REGS_FREQ3_DRAMTMG12_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x130U)

#define UMCTL2_REGS_FREQ3_DRAMTMG13_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x134U)

#define UMCTL2_REGS_FREQ3_DRAMTMG14_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x138U)

#define UMCTL2_REGS_FREQ3_DRAMTMG15_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x13cU)

#define UMCTL2_REGS_FREQ3_ZQCTL0_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x180U)

#define UMCTL2_REGS_FREQ3_DFITMG0_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x190U)

#define UMCTL2_REGS_FREQ3_DFITMG1_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x194U)

#define UMCTL2_REGS_FREQ3_DFITMG2_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x1b4U)

#define UMCTL2_REGS_FREQ3_DFITMG3_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x1b8U)

#define UMCTL2_REGS_FREQ3_ODTCFG_OFF	(GRP_UMCTL2_REGS_FREQ3_BASE + 0x240U)


#endif 	/* __DWC_DDR_UMCTL2_REG_H__ */