VHDL implementation of an 8-bit ALU with an instruction set interpreter modeled after the IJVM Architectures ALU.




Instruction set:

A          - 0x01

B          - 0x02

not A      - 0x03

not B      - 0x04

A + B      - 0x05

A + B + 1  - 0x06

A + 1      - 0x07

B + 1      - 0x08

B - A      - 0x09

B - 1      - 0x0a

-A         - 0x0b

A and B    - 0x0c

A or B     - 0x0d

0          - 0x0e

1          - 0x0f

-1         - 0x10

