# synchronous_fifo_using_verilog