;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 10, 30
	SLT 461, 801
	SUB @-171, 106
	ADD 10, 9
	SUB 270, 60
	SUB 270, 60
	SUB @-171, 106
	SPL 0, #2
	MOV -7, <-20
	SUB @127, 106
	SLT 210, 30
	SPL 0, <-54
	SPL 0, <-54
	SUB <0, @2
	JMP -7, @-20
	SUB @326, 106
	SUB #146, @580
	SLT 121, 10
	JMZ 10, 9
	SPL 0, <-54
	SPL 0, <-54
	JMZ <130, 9
	JMZ <130, 9
	SPL 0, <-54
	SUB -16, @-10
	JMZ <130, 9
	SPL 0, #5
	ADD 10, 9
	ADD 10, 9
	SUB -16, @-10
	SPL 100, 90
	ADD 270, 60
	DJN -1, @-20
	SUB #146, @580
	SUB #146, @580
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	CMP -7, <-420
	SUB @127, 106
	SUB @127, 106
	SPL 0, #2
	SPL @70, <-206
	CMP -7, <-420
	MOV -7, <-20
