

================================================================
== Vitis HLS Report for 'conv2_Pipeline_5'
================================================================
* Date:           Mon Nov  6 16:29:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      71|    199|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U324  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_349_fu_202_p2        |         +|   0|  0|  17|          10|          10|
    |empty_fu_169_p2            |         +|   0|  0|  15|           8|           1|
    |next_mul510_fu_233_p2      |         +|   0|  0|  24|          17|           9|
    |next_urem512_fu_178_p2     |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |empty_348_fu_184_p2        |      icmp|   0|  0|  15|           8|           7|
    |exitcond5418_fu_163_p2     |      icmp|   0|  0|  15|           8|           2|
    |idx_urem513_fu_190_p3      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          62|          41|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_0_i_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem511_load     |   9|          2|    8|         16|
    |bundle_1_blk_n_W                      |   9|          2|    1|          2|
    |loop_index_0_i_fu_78                  |   9|          2|    8|         16|
    |phi_mul509_fu_74                      |   9|          2|   17|         34|
    |phi_urem511_fu_70                     |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond5418_reg_296              |   1|   0|    1|          0|
    |loop_index_0_i_fu_78              |   8|   0|    8|          0|
    |phi_mul509_fu_74                  |  17|   0|   17|          0|
    |phi_urem511_fu_70                 |   8|   0|    8|          0|
    |tmp_6_reg_320                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  71|   0|   71|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                          conv2_Pipeline_5|  return value|
|m_axi_bundle_1_AWVALID                                             |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWREADY                                             |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWADDR                                              |  out|   64|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWID                                                |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWLEN                                               |  out|   32|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWSIZE                                              |  out|    3|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWBURST                                             |  out|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWLOCK                                              |  out|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWCACHE                                             |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWPROT                                              |  out|    3|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWQOS                                               |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWREGION                                            |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_AWUSER                                              |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WVALID                                              |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WREADY                                              |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WDATA                                               |  out|   32|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WSTRB                                               |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WLAST                                               |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WID                                                 |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_WUSER                                               |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARVALID                                             |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARREADY                                             |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARADDR                                              |  out|   64|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARID                                                |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARLEN                                               |  out|   32|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARSIZE                                              |  out|    3|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARBURST                                             |  out|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARLOCK                                              |  out|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARCACHE                                             |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARPROT                                              |  out|    3|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARQOS                                               |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARREGION                                            |  out|    4|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_ARUSER                                              |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RVALID                                              |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RREADY                                              |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RDATA                                               |   in|   32|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RLAST                                               |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RID                                                 |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RFIFONUM                                            |   in|   13|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RUSER                                               |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_RRESP                                               |   in|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_BVALID                                              |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_BREADY                                              |  out|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_BRESP                                               |   in|    2|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_BID                                                 |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|m_axi_bundle_1_BUSER                                               |   in|    1|       m_axi|                                                  bundle_1|       pointer|
|sext_ln122                                                         |   in|   62|     ap_none|                                                sext_ln122|        scalar|
|mul_ln115                                                          |   in|   10|     ap_none|                                                 mul_ln115|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

