{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718332248674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718332248674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 05:30:48 2024 " "Processing started: Fri Jun 14 05:30:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718332248674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718332248674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off f2 -c f2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off f2 -c f2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718332248674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718332249132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location.v 1 1 " "Found 1 design units, including 1 entities, in source file location.v" { { "Info" "ISGN_ENTITY_NAME" "1 location " "Found entity 1: location" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(94) " "Verilog HDL information at top.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718332249217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2.v 1 1 " "Found 1 design units, including 1 entities, in source file f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 f2 " "Found entity 1: f2" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spaceship_body.v(71) " "Verilog HDL information at spaceship_body.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718332249233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship_body.v 1 1 " "Found 1 design units, including 1 entities, in source file spaceship_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceship_body " "Found entity 1: spaceship_body" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle.v 1 1 " "Found 1 design units, including 1 entities, in source file angle.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle " "Found entity 1: angle" {  } { { "angle.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/angle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_hierarchy.v 1 1 " "Found 1 design units, including 1 entities, in source file color_hierarchy.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_hierarchy " "Found entity 1: color_hierarchy" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249268 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "enemy_matrix.v " "Can't analyze file -- file enemy_matrix.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1718332249270 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_movement.v(17) " "Verilog HDL Declaration warning at enemy_movement.v(17): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_movement.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_movement.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718332249280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_movement.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_movement " "Found entity 1: enemy_movement" {  } { { "enemy_movement.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_mechanism.v 1 1 " "Found 1 design units, including 1 entities, in source file shoot_mechanism.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_mechanism " "Found entity 1: shoot_mechanism" {  } { { "shoot_mechanism.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/shoot_mechanism.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rocket_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rocket_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 rocket_driver " "Found entity 1: rocket_driver" {  } { { "rocket_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/rocket_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_spawn_signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_spawn_signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_spawn_signal_generator " "Found entity 1: enemy_spawn_signal_generator" {  } { { "enemy_spawn_signal_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_spawn_signal_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249307 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_spawn_location_generator.v(11) " "Verilog HDL Declaration warning at enemy_spawn_location_generator.v(11): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_spawn_location_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_spawn_location_generator.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718332249317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_spawn_location_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_spawn_location_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_spawn_location_generator " "Found entity 1: enemy_spawn_location_generator" {  } { { "enemy_spawn_location_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_spawn_location_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dynamics_top.v(202) " "Verilog HDL information at dynamics_top.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718332249334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamics_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamics_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamics_top " "Found entity 1: dynamics_top" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yildiz_kumlu.v 1 1 " "Found 1 design units, including 1 entities, in source file yildiz_kumlu.v" { { "Info" "ISGN_ENTITY_NAME" "1 yildiz_kumlu " "Found entity 1: yildiz_kumlu" {  } { { "yildiz_kumlu.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/yildiz_kumlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_display.v 1 1 " "Found 1 design units, including 1 entities, in source file game_over_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "game_over_display.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/game_over_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249376 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_effect.v(39) " "Verilog HDL Declaration warning at enemy_effect.v(39): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_effect.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_effect.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718332249390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_effect.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_effect.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_effect " "Found entity 1: enemy_effect" {  } { { "enemy_effect.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_effect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332249391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332249391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rocket_angle dynamics_top.v(83) " "Verilog HDL Implicit Net warning at dynamics_top.v(83): created implicit net for \"rocket_angle\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332249391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spawn dynamics_top.v(191) " "Verilog HDL Implicit Net warning at dynamics_top.v(191): created implicit net for \"spawn\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332249391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "f2.v(73) " "Verilog HDL Instantiation warning at f2.v(73): instance has no name" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1718332249412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "f2 " "Elaborating entity \"f2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718332249530 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 f2.v(17) " "Output port \"HEX2\" at f2.v(17) has no driver" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718332249544 "|f2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 f2.v(18) " "Output port \"HEX3\" at f2.v(18) has no driver" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718332249544 "|f2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 f2.v(19) " "Output port \"HEX4\" at f2.v(19) has no driver" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718332249544 "|f2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 f2.v(20) " "Output port \"HEX5\" at f2.v(20) has no driver" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718332249544 "|f2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] f2.v(26) " "Output port \"LEDR\[9..3\]\" at f2.v(26) has no driver" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718332249544 "|f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:comb_3 " "Elaborating entity \"top\" for hierarchy \"top:comb_3\"" {  } { { "f2.v" "comb_3" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score top.v(71) " "Verilog HDL or VHDL warning at top.v(71): object \"score\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718332249560 "|f2|top:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(97) " "Verilog HDL assignment warning at top.v(97): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249560 "|f2|top:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(98) " "Verilog HDL assignment warning at top.v(98): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249560 "|f2|top:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver top:comb_3\|vga_driver:u1 " "Elaborating entity \"vga_driver\" for hierarchy \"top:comb_3\|vga_driver:u1\"" {  } { { "top.v" "u1" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceship_body top:comb_3\|spaceship_body:u2 " "Elaborating entity \"spaceship_body\" for hierarchy \"top:comb_3\|spaceship_body:u2\"" {  } { { "top.v" "u2" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shoot_detected spaceship_body.v(15) " "Verilog HDL or VHDL warning at spaceship_body.v(15): object \"shoot_detected\" assigned a value but never read" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718332249592 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(31) " "Verilog HDL assignment warning at spaceship_body.v(31): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249592 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(32) " "Verilog HDL assignment warning at spaceship_body.v(32): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249592 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(47) " "Verilog HDL assignment warning at spaceship_body.v(47): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249592 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(48) " "Verilog HDL assignment warning at spaceship_body.v(48): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249592 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(49) " "Verilog HDL assignment warning at spaceship_body.v(49): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(50) " "Verilog HDL assignment warning at spaceship_body.v(50): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(51) " "Verilog HDL assignment warning at spaceship_body.v(51): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(52) " "Verilog HDL assignment warning at spaceship_body.v(52): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(53) " "Verilog HDL assignment warning at spaceship_body.v(53): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(54) " "Verilog HDL assignment warning at spaceship_body.v(54): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(55) " "Verilog HDL assignment warning at spaceship_body.v(55): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(56) " "Verilog HDL assignment warning at spaceship_body.v(56): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(57) " "Verilog HDL assignment warning at spaceship_body.v(57): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(58) " "Verilog HDL assignment warning at spaceship_body.v(58): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(59) " "Verilog HDL assignment warning at spaceship_body.v(59): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(60) " "Verilog HDL assignment warning at spaceship_body.v(60): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(61) " "Verilog HDL assignment warning at spaceship_body.v(61): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(62) " "Verilog HDL assignment warning at spaceship_body.v(62): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spaceship_body.v(63) " "Verilog HDL assignment warning at spaceship_body.v(63): truncated value with size 32 to match size of target (11)" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/spaceship_body.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249593 "|f2|top:comb_3|spaceship_body:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle top:comb_3\|angle:u3 " "Elaborating entity \"angle\" for hierarchy \"top:comb_3\|angle:u3\"" {  } { { "top.v" "u3" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle.v(10) " "Verilog HDL assignment warning at angle.v(10): truncated value with size 32 to match size of target (4)" {  } { { "angle.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/angle.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249607 "|f2|top:comb_3|angle:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle.v(13) " "Verilog HDL assignment warning at angle.v(13): truncated value with size 32 to match size of target (4)" {  } { { "angle.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/angle.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249607 "|f2|top:comb_3|angle:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard top:comb_3\|scoreboard:u4 " "Elaborating entity \"scoreboard\" for hierarchy \"top:comb_3\|scoreboard:u4\"" {  } { { "top.v" "u4" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard.v(137) " "Verilog HDL assignment warning at scoreboard.v(137): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249622 "|f2|top:comb_3|scoreboard:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard.v(138) " "Verilog HDL assignment warning at scoreboard.v(138): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249622 "|f2|top:comb_3|scoreboard:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard.v(145) " "Verilog HDL assignment warning at scoreboard.v(145): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249622 "|f2|top:comb_3|scoreboard:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard.v(148) " "Verilog HDL assignment warning at scoreboard.v(148): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249622 "|f2|top:comb_3|scoreboard:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreboard.v(151) " "Verilog HDL assignment warning at scoreboard.v(151): truncated value with size 32 to match size of target (4)" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249622 "|f2|top:comb_3|scoreboard:u4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "font " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"font\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1718332249622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_hierarchy top:comb_3\|color_hierarchy:u5 " "Elaborating entity \"color_hierarchy\" for hierarchy \"top:comb_3\|color_hierarchy:u5\"" {  } { { "top.v" "u5" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249623 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset color_hierarchy.v(13) " "Verilog HDL Always Construct warning at color_hierarchy.v(13): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gameover color_hierarchy.v(18) " "Verilog HDL Always Construct warning at color_hierarchy.v(18): variable \"gameover\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_scoreboard color_hierarchy.v(19) " "Verilog HDL Always Construct warning at color_hierarchy.v(19): variable \"color_scoreboard\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_scoreboard color_hierarchy.v(20) " "Verilog HDL Always Construct warning at color_hierarchy.v(20): variable \"color_scoreboard\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_gameover color_hierarchy.v(23) " "Verilog HDL Always Construct warning at color_hierarchy.v(23): variable \"color_gameover\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_spaceship color_hierarchy.v(27) " "Verilog HDL Always Construct warning at color_hierarchy.v(27): variable \"color_spaceship\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_spaceship color_hierarchy.v(28) " "Verilog HDL Always Construct warning at color_hierarchy.v(28): variable \"color_spaceship\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_scoreboard color_hierarchy.v(30) " "Verilog HDL Always Construct warning at color_hierarchy.v(30): variable \"color_scoreboard\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_scoreboard color_hierarchy.v(31) " "Verilog HDL Always Construct warning at color_hierarchy.v(31): variable \"color_scoreboard\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_enemy color_hierarchy.v(33) " "Verilog HDL Always Construct warning at color_hierarchy.v(33): variable \"color_enemy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_enemy color_hierarchy.v(34) " "Verilog HDL Always Construct warning at color_hierarchy.v(34): variable \"color_enemy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_yildiz color_hierarchy.v(36) " "Verilog HDL Always Construct warning at color_hierarchy.v(36): variable \"color_yildiz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249636 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background_switch color_hierarchy.v(37) " "Verilog HDL Always Construct warning at color_hierarchy.v(37): variable \"background_switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249637 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_yildiz color_hierarchy.v(38) " "Verilog HDL Always Construct warning at color_hierarchy.v(38): variable \"color_yildiz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/color_hierarchy.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718332249637 "|f2|top:comb_3|color_hierarchy:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_movement top:comb_3\|enemy_movement:u6 " "Elaborating entity \"enemy_movement\" for hierarchy \"top:comb_3\|enemy_movement:u6\"" {  } { { "top.v" "u6" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "location top:comb_3\|enemy_movement:u6\|location:loc1 " "Elaborating entity \"location\" for hierarchy \"top:comb_3\|enemy_movement:u6\|location:loc1\"" {  } { { "enemy_movement.v" "loc1" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/enemy_movement.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "radius location.v(8) " "Verilog HDL or VHDL warning at location.v(8): object \"radius\" assigned a value but never read" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718332249686 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 location.v(8) " "Verilog HDL assignment warning at location.v(8): truncated value with size 32 to match size of target (1)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249686 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 location.v(11) " "Verilog HDL assignment warning at location.v(11): truncated value with size 32 to match size of target (1)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249686 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(14) " "Verilog HDL assignment warning at location.v(14): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(15) " "Verilog HDL assignment warning at location.v(15): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(18) " "Verilog HDL assignment warning at location.v(18): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(19) " "Verilog HDL assignment warning at location.v(19): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(22) " "Verilog HDL assignment warning at location.v(22): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(23) " "Verilog HDL assignment warning at location.v(23): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(26) " "Verilog HDL assignment warning at location.v(26): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(27) " "Verilog HDL assignment warning at location.v(27): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(30) " "Verilog HDL assignment warning at location.v(30): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(31) " "Verilog HDL assignment warning at location.v(31): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(34) " "Verilog HDL assignment warning at location.v(34): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(35) " "Verilog HDL assignment warning at location.v(35): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(38) " "Verilog HDL assignment warning at location.v(38): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(39) " "Verilog HDL assignment warning at location.v(39): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(42) " "Verilog HDL assignment warning at location.v(42): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(43) " "Verilog HDL assignment warning at location.v(43): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249687 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(46) " "Verilog HDL assignment warning at location.v(46): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(47) " "Verilog HDL assignment warning at location.v(47): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(50) " "Verilog HDL assignment warning at location.v(50): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(51) " "Verilog HDL assignment warning at location.v(51): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(54) " "Verilog HDL assignment warning at location.v(54): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(55) " "Verilog HDL assignment warning at location.v(55): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(58) " "Verilog HDL assignment warning at location.v(58): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(59) " "Verilog HDL assignment warning at location.v(59): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(62) " "Verilog HDL assignment warning at location.v(62): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(63) " "Verilog HDL assignment warning at location.v(63): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(66) " "Verilog HDL assignment warning at location.v(66): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(67) " "Verilog HDL assignment warning at location.v(67): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(70) " "Verilog HDL assignment warning at location.v(70): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(71) " "Verilog HDL assignment warning at location.v(71): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249688 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(74) " "Verilog HDL assignment warning at location.v(74): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249689 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 location.v(75) " "Verilog HDL assignment warning at location.v(75): truncated value with size 32 to match size of target (10)" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/location.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249689 "|f2|top:comb_3|enemy_movement:u6|location:loc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamics_top top:comb_3\|dynamics_top:u7 " "Elaborating entity \"dynamics_top\" for hierarchy \"top:comb_3\|dynamics_top:u7\"" {  } { { "top.v" "u7" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 dynamics_top.v(52) " "Verilog HDL assignment warning at dynamics_top.v(52): truncated value with size 4 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(231) " "Verilog HDL assignment warning at dynamics_top.v(231): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(234) " "Verilog HDL assignment warning at dynamics_top.v(234): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(237) " "Verilog HDL assignment warning at dynamics_top.v(237): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(240) " "Verilog HDL assignment warning at dynamics_top.v(240): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(243) " "Verilog HDL assignment warning at dynamics_top.v(243): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(246) " "Verilog HDL assignment warning at dynamics_top.v(246): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(249) " "Verilog HDL assignment warning at dynamics_top.v(249): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dynamics_top.v(252) " "Verilog HDL assignment warning at dynamics_top.v(252): truncated value with size 32 to match size of target (5)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(266) " "Verilog HDL Case Statement information at dynamics_top.v(266): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 266 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249719 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(292) " "Verilog HDL Case Statement information at dynamics_top.v(292): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 292 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(318) " "Verilog HDL Case Statement information at dynamics_top.v(318): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 318 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(344) " "Verilog HDL Case Statement information at dynamics_top.v(344): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 344 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(370) " "Verilog HDL Case Statement information at dynamics_top.v(370): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 370 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(396) " "Verilog HDL Case Statement information at dynamics_top.v(396): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 396 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(422) " "Verilog HDL Case Statement information at dynamics_top.v(422): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamics_top.v(448) " "Verilog HDL Case Statement information at dynamics_top.v(448): all case item expressions in this case statement are onehot" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 448 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(516) " "Verilog HDL assignment warning at dynamics_top.v(516): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(517) " "Verilog HDL assignment warning at dynamics_top.v(517): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(518) " "Verilog HDL assignment warning at dynamics_top.v(518): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(519) " "Verilog HDL assignment warning at dynamics_top.v(519): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(520) " "Verilog HDL assignment warning at dynamics_top.v(520): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(521) " "Verilog HDL assignment warning at dynamics_top.v(521): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(522) " "Verilog HDL assignment warning at dynamics_top.v(522): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249720 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dynamics_top.v(523) " "Verilog HDL assignment warning at dynamics_top.v(523): truncated value with size 32 to match size of target (3)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(539) " "Verilog HDL assignment warning at dynamics_top.v(539): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(544) " "Verilog HDL assignment warning at dynamics_top.v(544): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(549) " "Verilog HDL assignment warning at dynamics_top.v(549): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(554) " "Verilog HDL assignment warning at dynamics_top.v(554): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(559) " "Verilog HDL assignment warning at dynamics_top.v(559): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(564) " "Verilog HDL assignment warning at dynamics_top.v(564): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(569) " "Verilog HDL assignment warning at dynamics_top.v(569): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dynamics_top.v(574) " "Verilog HDL assignment warning at dynamics_top.v(574): truncated value with size 32 to match size of target (7)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_limit dynamics_top.v(622) " "Verilog HDL Always Construct warning at dynamics_top.v(622): inferring latch(es) for variable \"counter_limit\", which holds its previous value in one or more paths through the always construct" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[0\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[0\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[1\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[1\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[2\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[2\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[3\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[3\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[4\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[4\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[5\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[5\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249721 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[6\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[6\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[7\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[7\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[8\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[8\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[9\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[9\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[10\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[10\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[11\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[11\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[12\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[12\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[13\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[13\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[14\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[14\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[15\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[15\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[16\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[16\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[17\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[17\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[18\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[18\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[19\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[19\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[20\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[20\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[21\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[21\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249722 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[22\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[22\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[23\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[23\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[24\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[24\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[25\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[25\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[26\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[26\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[27\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[27\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[28\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[28\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[29\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[29\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[30\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[30\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_limit\[31\] dynamics_top.v(622) " "Inferred latch for \"counter_limit\[31\]\" at dynamics_top.v(622)" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718332249723 "|f2|top:comb_3|dynamics_top:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider top:comb_3\|dynamics_top:u7\|ClockDivider:clock_instantiation " "Elaborating entity \"ClockDivider\" for hierarchy \"top:comb_3\|dynamics_top:u7\|ClockDivider:clock_instantiation\"" {  } { { "dynamics_top.v" "clock_instantiation" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(12) " "Verilog HDL assignment warning at ClockDivider.v(12): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(13) " "Verilog HDL assignment warning at ClockDivider.v(13): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(14) " "Verilog HDL assignment warning at ClockDivider.v(14): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(15) " "Verilog HDL assignment warning at ClockDivider.v(15): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(16) " "Verilog HDL assignment warning at ClockDivider.v(16): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ClockDivider.v(22) " "Verilog HDL assignment warning at ClockDivider.v(22): truncated value with size 32 to match size of target (26)" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/ClockDivider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249737 "|f2|top:comb_3|dynamics_top:u7|ClockDivider:clock_instantiation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shoot_mechanism top:comb_3\|dynamics_top:u7\|shoot_mechanism:shoot_mechanism_instantiation " "Elaborating entity \"shoot_mechanism\" for hierarchy \"top:comb_3\|dynamics_top:u7\|shoot_mechanism:shoot_mechanism_instantiation\"" {  } { { "dynamics_top.v" "shoot_mechanism_instantiation" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_spawn_signal_generator top:comb_3\|dynamics_top:u7\|enemy_spawn_signal_generator:signal_gen_inst " "Elaborating entity \"enemy_spawn_signal_generator\" for hierarchy \"top:comb_3\|dynamics_top:u7\|enemy_spawn_signal_generator:signal_gen_inst\"" {  } { { "dynamics_top.v" "signal_gen_inst" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rocket_driver top:comb_3\|dynamics_top:u7\|rocket_driver:rocket_inst " "Elaborating entity \"rocket_driver\" for hierarchy \"top:comb_3\|dynamics_top:u7\|rocket_driver:rocket_inst\"" {  } { { "dynamics_top.v" "rocket_inst" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rocket_driver.v(23) " "Verilog HDL assignment warning at rocket_driver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "rocket_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/rocket_driver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249782 "|f2|top:comb_3|dynamics_top:u7|rocket_driver:rocket_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rocket_driver.v(29) " "Verilog HDL assignment warning at rocket_driver.v(29): truncated value with size 32 to match size of target (4)" {  } { { "rocket_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/rocket_driver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718332249782 "|f2|top:comb_3|dynamics_top:u7|rocket_driver:rocket_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_spawn_location_generator top:comb_3\|dynamics_top:u7\|enemy_spawn_location_generator:erg_inst " "Elaborating entity \"enemy_spawn_location_generator\" for hierarchy \"top:comb_3\|dynamics_top:u7\|enemy_spawn_location_generator:erg_inst\"" {  } { { "dynamics_top.v" "erg_inst" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yildiz_kumlu top:comb_3\|yildiz_kumlu:u8 " "Elaborating entity \"yildiz_kumlu\" for hierarchy \"top:comb_3\|yildiz_kumlu:u8\"" {  } { { "top.v" "u8" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_display top:comb_3\|game_over_display:u9 " "Elaborating entity \"game_over_display\" for hierarchy \"top:comb_3\|game_over_display:u9\"" {  } { { "top.v" "u9" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display top:comb_3\|seven_segment_display:u10 " "Elaborating entity \"seven_segment_display\" for hierarchy \"top:comb_3\|seven_segment_display:u10\"" {  } { { "top.v" "u10" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332249827 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:comb_3\|Mod0\"" {  } { { "top.v" "Mod0" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252556 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:comb_3\|Div0\"" {  } { { "top.v" "Div0" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252556 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:comb_3\|scoreboard:u4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:comb_3\|scoreboard:u4\|Mod0\"" {  } { { "scoreboard.v" "Mod0" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252556 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:comb_3\|scoreboard:u4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:comb_3\|scoreboard:u4\|Div0\"" {  } { { "scoreboard.v" "Div0" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252556 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1718332252556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"top:comb_3\|lpm_divide:Mod0\"" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"top:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252611 ""}  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718332252611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332252681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332252681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332252706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332252706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332252735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332252735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top:comb_3\|lpm_divide:Div0\"" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"top:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252810 ""}  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/top.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718332252810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332252883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332252883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|scoreboard:u4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"top:comb_3\|scoreboard:u4\|lpm_divide:Mod0\"" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332252916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|scoreboard:u4\|lpm_divide:Mod0 " "Instantiated megafunction \"top:comb_3\|scoreboard:u4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332252916 ""}  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718332252916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332252987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332252987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332253012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332253012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332253039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332253039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:comb_3\|scoreboard:u4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top:comb_3\|scoreboard:u4\|lpm_divide:Div0\"" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332253079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:comb_3\|scoreboard:u4\|lpm_divide:Div0 " "Instantiated megafunction \"top:comb_3\|scoreboard:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253079 ""}  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/scoreboard.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718332253079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718332253149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718332253149 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718332253551 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[8\] top:comb_3\|dynamics_top:u7\|counter_limit\[3\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[8\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[3\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[23\] top:comb_3\|dynamics_top:u7\|counter_limit\[5\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[23\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[5\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[24\] top:comb_3\|dynamics_top:u7\|counter_limit\[6\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[24\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[6\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[17\] top:comb_3\|dynamics_top:u7\|counter_limit\[10\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[17\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[10\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[20\] top:comb_3\|dynamics_top:u7\|counter_limit\[12\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[20\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[12\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[21\] top:comb_3\|dynamics_top:u7\|counter_limit\[13\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[21\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[13\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top:comb_3\|dynamics_top:u7\|counter_limit\[22\] top:comb_3\|dynamics_top:u7\|counter_limit\[14\] " "Duplicate LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[22\]\" merged with LATCH primitive \"top:comb_3\|dynamics_top:u7\|counter_limit\[14\]\"" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/dynamics_top.v" 622 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718332253597 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1718332253597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718332260312 "|f2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718332260312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718332262740 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718332263828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.map.smsg " "Generated suppressed messages file C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718332263942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718332264532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/as/f2/f2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718332264980 "|f2|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718332264980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3386 " "Implemented 3386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718332264995 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718332264995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3263 " "Implemented 3263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718332264995 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1718332264995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718332264995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718332265043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 05:31:05 2024 " "Processing ended: Fri Jun 14 05:31:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718332265043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718332265043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718332265043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718332265043 ""}
