{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632888689955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888689955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:11:29 2021 " "Processing started: Wed Sep 29 11:11:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888689955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632888689955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hienthi8led -c hienthi8led " "Command: quartus_map --read_settings_files=on --write_settings_files=off hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632888689956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632888690211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hienthi8led.v 4 4 " "Found 4 design units, including 4 entities, in source file hienthi8led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hienthi8led " "Found entity 1: hienthi8led" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888690248 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3bit5to1 " "Found entity 2: mux3bit5to1" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888690248 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello " "Found entity 3: hello" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888690248 ""} { "Info" "ISGN_ENTITY_NAME" "4 TB_hienthi8led " "Found entity 4: TB_hienthi8led" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888690248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632888690248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hienthi8led " "Elaborating entity \"hienthi8led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632888690275 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X0\[7..3\] hienthi8led.v(5) " "Output port \"X0\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X1\[7..3\] hienthi8led.v(5) " "Output port \"X1\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X2\[7..3\] hienthi8led.v(5) " "Output port \"X2\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X3\[7..3\] hienthi8led.v(5) " "Output port \"X3\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X4\[7..3\] hienthi8led.v(5) " "Output port \"X4\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X5\[7..3\] hienthi8led.v(5) " "Output port \"X5\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X6\[7..3\] hienthi8led.v(5) " "Output port \"X6\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X7\[7..3\] hienthi8led.v(5) " "Output port \"X7\[7..3\]\" at hienthi8led.v(5) has no driver" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1632888690277 "|hienthi8led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit5to1 mux3bit5to1:H1 " "Elaborating entity \"mux3bit5to1\" for hierarchy \"mux3bit5to1:H1\"" {  } { { "hienthi8led.v" "H1" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632888690293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello hello:H2 " "Elaborating entity \"hello\" for hierarchy \"hello:H2\"" {  } { { "hienthi8led.v" "H2" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632888690301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(41) " "Verilog HDL assignment warning at hienthi8led.v(41): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(42) " "Verilog HDL assignment warning at hienthi8led.v(42): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(43) " "Verilog HDL assignment warning at hienthi8led.v(43): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(44) " "Verilog HDL assignment warning at hienthi8led.v(44): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(45) " "Verilog HDL assignment warning at hienthi8led.v(45): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(46) " "Verilog HDL assignment warning at hienthi8led.v(46): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690301 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(47) " "Verilog HDL assignment warning at hienthi8led.v(47): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(48) " "Verilog HDL assignment warning at hienthi8led.v(48): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(52) " "Verilog HDL assignment warning at hienthi8led.v(52): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(53) " "Verilog HDL assignment warning at hienthi8led.v(53): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(54) " "Verilog HDL assignment warning at hienthi8led.v(54): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(55) " "Verilog HDL assignment warning at hienthi8led.v(55): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(56) " "Verilog HDL assignment warning at hienthi8led.v(56): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(57) " "Verilog HDL assignment warning at hienthi8led.v(57): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690302 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(58) " "Verilog HDL assignment warning at hienthi8led.v(58): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(59) " "Verilog HDL assignment warning at hienthi8led.v(59): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(63) " "Verilog HDL assignment warning at hienthi8led.v(63): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(64) " "Verilog HDL assignment warning at hienthi8led.v(64): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(65) " "Verilog HDL assignment warning at hienthi8led.v(65): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(66) " "Verilog HDL assignment warning at hienthi8led.v(66): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(67) " "Verilog HDL assignment warning at hienthi8led.v(67): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(68) " "Verilog HDL assignment warning at hienthi8led.v(68): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(69) " "Verilog HDL assignment warning at hienthi8led.v(69): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690303 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(70) " "Verilog HDL assignment warning at hienthi8led.v(70): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690304 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(74) " "Verilog HDL assignment warning at hienthi8led.v(74): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690304 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(75) " "Verilog HDL assignment warning at hienthi8led.v(75): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690304 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(76) " "Verilog HDL assignment warning at hienthi8led.v(76): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690304 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(77) " "Verilog HDL assignment warning at hienthi8led.v(77): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690304 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(78) " "Verilog HDL assignment warning at hienthi8led.v(78): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(79) " "Verilog HDL assignment warning at hienthi8led.v(79): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(80) " "Verilog HDL assignment warning at hienthi8led.v(80): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(81) " "Verilog HDL assignment warning at hienthi8led.v(81): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(86) " "Verilog HDL assignment warning at hienthi8led.v(86): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(87) " "Verilog HDL assignment warning at hienthi8led.v(87): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(88) " "Verilog HDL assignment warning at hienthi8led.v(88): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(89) " "Verilog HDL assignment warning at hienthi8led.v(89): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690305 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(90) " "Verilog HDL assignment warning at hienthi8led.v(90): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(91) " "Verilog HDL assignment warning at hienthi8led.v(91): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(92) " "Verilog HDL assignment warning at hienthi8led.v(92): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(93) " "Verilog HDL assignment warning at hienthi8led.v(93): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(97) " "Verilog HDL assignment warning at hienthi8led.v(97): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(98) " "Verilog HDL assignment warning at hienthi8led.v(98): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(99) " "Verilog HDL assignment warning at hienthi8led.v(99): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(100) " "Verilog HDL assignment warning at hienthi8led.v(100): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(101) " "Verilog HDL assignment warning at hienthi8led.v(101): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(102) " "Verilog HDL assignment warning at hienthi8led.v(102): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(103) " "Verilog HDL assignment warning at hienthi8led.v(103): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690306 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(104) " "Verilog HDL assignment warning at hienthi8led.v(104): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(108) " "Verilog HDL assignment warning at hienthi8led.v(108): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(109) " "Verilog HDL assignment warning at hienthi8led.v(109): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(110) " "Verilog HDL assignment warning at hienthi8led.v(110): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(111) " "Verilog HDL assignment warning at hienthi8led.v(111): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(112) " "Verilog HDL assignment warning at hienthi8led.v(112): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(113) " "Verilog HDL assignment warning at hienthi8led.v(113): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(114) " "Verilog HDL assignment warning at hienthi8led.v(114): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(115) " "Verilog HDL assignment warning at hienthi8led.v(115): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(119) " "Verilog HDL assignment warning at hienthi8led.v(119): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(120) " "Verilog HDL assignment warning at hienthi8led.v(120): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(121) " "Verilog HDL assignment warning at hienthi8led.v(121): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(122) " "Verilog HDL assignment warning at hienthi8led.v(122): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(123) " "Verilog HDL assignment warning at hienthi8led.v(123): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690307 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(124) " "Verilog HDL assignment warning at hienthi8led.v(124): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690308 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(125) " "Verilog HDL assignment warning at hienthi8led.v(125): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690308 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(126) " "Verilog HDL assignment warning at hienthi8led.v(126): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888690308 "|hienthi8led|hello:H2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1632888690570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[3\] GND " "Pin \"X0\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[4\] GND " "Pin \"X0\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[5\] GND " "Pin \"X0\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[6\] GND " "Pin \"X0\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[7\] GND " "Pin \"X0\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[3\] GND " "Pin \"X1\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[4\] GND " "Pin \"X1\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[5\] GND " "Pin \"X1\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[6\] GND " "Pin \"X1\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[7\] GND " "Pin \"X1\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[3\] GND " "Pin \"X2\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[4\] GND " "Pin \"X2\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[5\] GND " "Pin \"X2\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[6\] GND " "Pin \"X2\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[7\] GND " "Pin \"X2\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[3\] GND " "Pin \"X3\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[4\] GND " "Pin \"X3\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[5\] GND " "Pin \"X3\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[6\] GND " "Pin \"X3\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[7\] GND " "Pin \"X3\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[3\] GND " "Pin \"X4\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[4\] GND " "Pin \"X4\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[5\] GND " "Pin \"X4\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[6\] GND " "Pin \"X4\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[7\] GND " "Pin \"X4\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[3\] GND " "Pin \"X5\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[4\] GND " "Pin \"X5\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[5\] GND " "Pin \"X5\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[6\] GND " "Pin \"X5\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[7\] GND " "Pin \"X5\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[3\] GND " "Pin \"X6\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[4\] GND " "Pin \"X6\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[5\] GND " "Pin \"X6\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[6\] GND " "Pin \"X6\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[7\] GND " "Pin \"X6\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[3\] GND " "Pin \"X7\[3\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[4\] GND " "Pin \"X7\[4\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[5\] GND " "Pin \"X7\[5\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[6\] GND " "Pin \"X7\[6\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[7\] GND " "Pin \"X7\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888690596 "|hienthi8led|X7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632888690596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632888690776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632888690776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632888690800 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632888690800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632888690800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632888690800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888690819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:11:30 2021 " "Processing ended: Wed Sep 29 11:11:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888690819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888690819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888690819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632888690819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632888691756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888691756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:11:31 2021 " "Processing started: Wed Sep 29 11:11:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888691756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632888691756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632888691757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1632888691818 ""}
{ "Info" "0" "" "Project  = hienthi8led" {  } {  } 0 0 "Project  = hienthi8led" 0 0 "Fitter" 0 0 1632888691818 ""}
{ "Info" "0" "" "Revision = hienthi8led" {  } {  } 0 0 "Revision = hienthi8led" 0 0 "Fitter" 0 0 1632888691818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1632888691866 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hienthi8led EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"hienthi8led\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632888691871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632888691898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632888691898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632888691950 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632888691963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632888692363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632888692363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632888692363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632888692364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632888692364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632888692364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632888692364 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 91 " "No exact pin location assignment(s) for 91 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[0\] " "Pin X0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[1\] " "Pin X0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[2\] " "Pin X0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[3\] " "Pin X0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[4\] " "Pin X0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[5\] " "Pin X0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[6\] " "Pin X0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X0\[7\] " "Pin X0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X0[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[0\] " "Pin X1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[1\] " "Pin X1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[2\] " "Pin X1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[3\] " "Pin X1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[4\] " "Pin X1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[5\] " "Pin X1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[6\] " "Pin X1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1\[7\] " "Pin X1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X1[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[0\] " "Pin X2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[1\] " "Pin X2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[2\] " "Pin X2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[3\] " "Pin X2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[4\] " "Pin X2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[5\] " "Pin X2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[6\] " "Pin X2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2\[7\] " "Pin X2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X2[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[0\] " "Pin X3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[1\] " "Pin X3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[2\] " "Pin X3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[3\] " "Pin X3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[4\] " "Pin X3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[5\] " "Pin X3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[6\] " "Pin X3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X3\[7\] " "Pin X3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X3[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[0\] " "Pin X4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[1\] " "Pin X4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[2\] " "Pin X4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[3\] " "Pin X4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[4\] " "Pin X4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[5\] " "Pin X4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[6\] " "Pin X4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X4\[7\] " "Pin X4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X4[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[0\] " "Pin X5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[1\] " "Pin X5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[2\] " "Pin X5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[3\] " "Pin X5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[4\] " "Pin X5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[5\] " "Pin X5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[6\] " "Pin X5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X5\[7\] " "Pin X5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X5[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[0\] " "Pin X6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[1\] " "Pin X6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[2\] " "Pin X6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[3\] " "Pin X6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[4\] " "Pin X6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[5\] " "Pin X6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[6\] " "Pin X6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X6\[7\] " "Pin X6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X6[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[0\] " "Pin X7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[1\] " "Pin X7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[2\] " "Pin X7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[3\] " "Pin X7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[3] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[4\] " "Pin X7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[4] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[5\] " "Pin X7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[5] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[6\] " "Pin X7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[6] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X7\[7\] " "Pin X7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { X7[7] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K6\[1\] " "Pin K6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K6[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K0\[0\] " "Pin K0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K0[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K7\[1\] " "Pin K7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K7[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K0\[1\] " "Pin K0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K0[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K5\[1\] " "Pin K5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K5[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K8\[1\] " "Pin K8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K8[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K3\[1\] " "Pin K3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K3[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K2\[1\] " "Pin K2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K2[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K1\[1\] " "Pin K1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K1[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K4\[1\] " "Pin K4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K4[1] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K0\[2\] " "Pin K0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K0[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K6\[0\] " "Pin K6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K6[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K7\[0\] " "Pin K7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K7[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K5\[0\] " "Pin K5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K5[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K8\[0\] " "Pin K8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K8[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K3\[0\] " "Pin K3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K3[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K2\[0\] " "Pin K2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K2[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K1\[0\] " "Pin K1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K1[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K4\[0\] " "Pin K4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K4[0] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K6\[2\] " "Pin K6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K6[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K7\[2\] " "Pin K7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K7[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K5\[2\] " "Pin K5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K5[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K8\[2\] " "Pin K8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K8[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K3\[2\] " "Pin K3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K3[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K2\[2\] " "Pin K2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K2[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K1\[2\] " "Pin K1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K1[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K4\[2\] " "Pin K4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { K4[2] } } } { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632888692441 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1632888692441 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hienthi8led.sdc " "Synopsys Design Constraints File file not found: 'hienthi8led.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632888692547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632888692547 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1632888692547 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1632888692548 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632888692548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632888692549 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632888692549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632888692550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632888692550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632888692550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632888692550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632888692550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632888692551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632888692551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1632888692551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632888692551 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "91 unused 3.3V 27 64 0 " "Number of I/O pins in group: 91 (unused VREF, 3.3V VCCIO, 27 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1632888692553 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1632888692553 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632888692553 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632888692554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1632888692554 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632888692554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632888692581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632888693715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632888693774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632888693778 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632888693928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632888693928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632888693970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "E:/HDL/led7hienthitren8led/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1632888695780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632888695780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632888695873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1632888695875 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1632888695875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632888695875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1632888695881 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632888695884 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[0\] 0 " "Pin \"X0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[1\] 0 " "Pin \"X0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[2\] 0 " "Pin \"X0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[3\] 0 " "Pin \"X0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[4\] 0 " "Pin \"X0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[5\] 0 " "Pin \"X0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[6\] 0 " "Pin \"X0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X0\[7\] 0 " "Pin \"X0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[0\] 0 " "Pin \"X1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[1\] 0 " "Pin \"X1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[2\] 0 " "Pin \"X1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[3\] 0 " "Pin \"X1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[4\] 0 " "Pin \"X1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[5\] 0 " "Pin \"X1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[6\] 0 " "Pin \"X1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1\[7\] 0 " "Pin \"X1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[0\] 0 " "Pin \"X2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[1\] 0 " "Pin \"X2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[2\] 0 " "Pin \"X2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[3\] 0 " "Pin \"X2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[4\] 0 " "Pin \"X2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[5\] 0 " "Pin \"X2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[6\] 0 " "Pin \"X2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2\[7\] 0 " "Pin \"X2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[0\] 0 " "Pin \"X3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[1\] 0 " "Pin \"X3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[2\] 0 " "Pin \"X3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[3\] 0 " "Pin \"X3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[4\] 0 " "Pin \"X3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[5\] 0 " "Pin \"X3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[6\] 0 " "Pin \"X3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X3\[7\] 0 " "Pin \"X3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[0\] 0 " "Pin \"X4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[1\] 0 " "Pin \"X4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[2\] 0 " "Pin \"X4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[3\] 0 " "Pin \"X4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[4\] 0 " "Pin \"X4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[5\] 0 " "Pin \"X4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[6\] 0 " "Pin \"X4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X4\[7\] 0 " "Pin \"X4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[0\] 0 " "Pin \"X5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[1\] 0 " "Pin \"X5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[2\] 0 " "Pin \"X5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[3\] 0 " "Pin \"X5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[4\] 0 " "Pin \"X5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[5\] 0 " "Pin \"X5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[6\] 0 " "Pin \"X5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X5\[7\] 0 " "Pin \"X5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[0\] 0 " "Pin \"X6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[1\] 0 " "Pin \"X6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[2\] 0 " "Pin \"X6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[3\] 0 " "Pin \"X6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[4\] 0 " "Pin \"X6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[5\] 0 " "Pin \"X6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[6\] 0 " "Pin \"X6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X6\[7\] 0 " "Pin \"X6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[0\] 0 " "Pin \"X7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[1\] 0 " "Pin \"X7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[2\] 0 " "Pin \"X7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[3\] 0 " "Pin \"X7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[4\] 0 " "Pin \"X7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[5\] 0 " "Pin \"X7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[6\] 0 " "Pin \"X7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X7\[7\] 0 " "Pin \"X7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632888695886 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1632888695886 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632888695951 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632888695958 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632888696030 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632888696255 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1632888696344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HDL/led7hienthitren8led/output_files/hienthi8led.fit.smsg " "Generated suppressed messages file E:/HDL/led7hienthitren8led/output_files/hienthi8led.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632888696422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888696530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:11:36 2021 " "Processing ended: Wed Sep 29 11:11:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888696530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888696530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888696530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632888696530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632888697405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888697405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:11:37 2021 " "Processing started: Wed Sep 29 11:11:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888697405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632888697405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632888697405 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632888698373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632888698420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888698856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:11:38 2021 " "Processing ended: Wed Sep 29 11:11:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888698856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888698856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888698856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632888698856 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632888699551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632888699967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888699969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:11:39 2021 " "Processing started: Wed Sep 29 11:11:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888699969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632888699969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hienthi8led -c hienthi8led " "Command: quartus_sta hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632888699969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1632888700039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632888700156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632888700187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632888700187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hienthi8led.sdc " "Synopsys Design Constraints File file not found: 'hienthi8led.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1632888700267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1632888700267 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1632888700267 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1632888700268 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1632888700269 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1632888700278 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1632888700279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700299 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1632888700323 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1632888700324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1632888700331 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1632888700331 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1632888700331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632888700355 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1632888700378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632888700424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632888700426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888700498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:11:40 2021 " "Processing ended: Wed Sep 29 11:11:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888700498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888700498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888700498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632888700498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632888701361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888701362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:11:41 2021 " "Processing started: Wed Sep 29 11:11:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888701362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632888701362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632888701362 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "hienthi8led.vho\", \"hienthi8led_fast.vho hienthi8led_vhd.sdo hienthi8led_vhd_fast.sdo E:/HDL/led7hienthitren8led/simulation/modelsim/ simulation " "Generated files \"hienthi8led.vho\", \"hienthi8led_fast.vho\", \"hienthi8led_vhd.sdo\" and \"hienthi8led_vhd_fast.sdo\" in directory \"E:/HDL/led7hienthitren8led/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1632888701632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888701664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:11:41 2021 " "Processing ended: Wed Sep 29 11:11:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888701664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888701664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888701664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632888701664 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus II Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632888702319 ""}
