==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/.apc/main.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from lab2/.apc/main.c:1:
lab2/.apc/main.c:18:22: error: use of undeclared identifier 'n'
 for (int i = 0; i < n; i++){
                     ^
lab2/.apc/main.c:19:23: error: use of undeclared identifier 'n'
  for (int j = 0; j < n ; j++){
                      ^
lab2/.apc/main.c:28:22: error: use of undeclared identifier 'n'
 for (int i = 0; i < n; i++){
                     ^
lab2/.apc/main.c:35:21: error: use of undeclared identifier 'n'
 for(int i = 0; i < n; i++)
                    ^
lab2/.apc/main.c:52:10: error: use of undeclared identifier 'n'
 int j = n - 2;
         ^
lab2/.apc/main.c:56:10: error: use of undeclared identifier 'n'
 int k = n - 1;
         ^
lab2/.apc/main.c:59:21: error: use of undeclared identifier 'n'
 int l = j + 1, r = n - 1;
                    ^
lab2/.apc/main.c:71:22: error: use of undeclared identifier 'n'
 for (int i = 0; i < n; i++) {
                     ^
lab2/.apc/main.c:72:27: error: use of undeclared identifier 'n'
  for (int j = i + 1; j < n; j++) {
                          ^
lab2/.apc/main.c:86:21: error: use of undeclared identifier 'n'
 for(int i = 0; i < n; i++) {
                    ^
10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/.apc/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1672 ; free virtual = 4923
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1680 ; free virtual = 4931
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1667 ; free virtual = 4922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1674 ; free virtual = 4929
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:34) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1656 ; free virtual = 4911
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1647 ; free virtual = 4902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_result' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.02 seconds; current allocated memory: 115.440 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 115.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 116.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 116.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_set'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 116.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_det'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 117.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_result' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_address0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_we0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_d0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_address1' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/.apc/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1663 ; free virtual = 4894
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1663 ; free virtual = 4894
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1658 ; free virtual = 4894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:62) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1665 ; free virtual = 4901
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:62) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:68) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1647 ; free virtual = 4882
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 1638 ; free virtual = 4874
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_result' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 115.451 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 116.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 116.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 116.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_set'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 116.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_det'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 117.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_result' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_address0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_we0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_d0' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_address1' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'calc_result/matrix_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'calc_result/matrix_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/.apc/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 163 ; free virtual = 4686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 170 ; free virtual = 4694
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 149 ; free virtual = 4679
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:59) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 148 ; free virtual = 4679
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:59) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:32) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:67) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/.apc/main.c:61:10) to (lab2/.apc/main.c:60:24) in function 'eval_elem'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 124 ; free virtual = 4660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 126 ; free virtual = 4650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_result' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_elem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 125.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 126.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 126.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 127.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_elem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_elem'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 127.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_set'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 129.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_det'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 130.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_result' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'calc_result_sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_result'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 131.450 MB.
INFO: [RTMG 210-278] Implementing memory 'calc_det_permutations_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'calc_result_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 128 ; free virtual = 4644
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/.apc/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 174 ; free virtual = 4663
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 174 ; free virtual = 4663
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 168 ; free virtual = 4661
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:55) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 168 ; free virtual = 4661
INFO: [XFORM 203-602] Inlining function 'count_inversion' into 'eval_elem' (lab2/.apc/main.c:55) automatically.
INFO: [XFORM 203-602] Inlining function 'get_element' into 'eval_elem' (lab2/.apc/main.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'next_set' (lab2/.apc/main.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'clear_perm' into 'calc_det' (lab2/.apc/main.c:63) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/.apc/main.c:57:10) to (lab2/.apc/main.c:56:24) in function 'eval_elem'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 150 ; free virtual = 4643
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 133 ; free virtual = 4626
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_result' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_elem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 125.749 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 126.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 126.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 126.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 127.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_elem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_elem'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 127.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_set' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_set'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 129.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_det' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_det'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 130.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_result/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_result' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'calc_result_sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 131.439 MB.
INFO: [RTMG 210-278] Implementing memory 'calc_det_permutations_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'calc_result_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 868.137 ; gain = 192.969 ; free physical = 128 ; free virtual = 4622
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
