Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
        -verbose
Design : processor
Version: J-2014.09-SP4
Date   : Wed Mar  9 13:01:41 2016
****************************************


Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
processor              8000              saed32lvt_tt1p05vn40c
reg2                   8000              saed32lvt_tt1p05vn40c
mux4_0                 ForQA             saed32lvt_tt1p05vn40c
alu                    ForQA             saed32lvt_tt1p05vn40c
reg3                   8000              saed32lvt_tt1p05vn40c
reg4                   8000              saed32lvt_tt1p05vn40c
shiftextend            ForQA             saed32lvt_tt1p05vn40c
mux4_1                 ForQA             saed32lvt_tt1p05vn40c
mux_1                  ForQA             saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
processor                                 3.307  283.253 9.63e+08 1.25e+03 100.0
  shiftextendx (shiftextend)              0.000    0.000    0.000    0.000   0.0
  JalDataWmuxx (mux4_1)                   0.000    0.000    0.000    0.000   0.0
  MemtoRegWmuxx (mux_1)                   0.000    0.000    0.000    0.000   0.0
  reg4x (reg4)                         9.67e-03   84.209 2.79e+08  363.536  29.1
  reg3x (reg3)                            0.554   92.774 2.79e+08  372.635  29.8
  ALUx (alu)                              0.901    5.194 1.25e+08  131.581  10.5
  ForwardAEmuxx (mux4_0)                  0.000    0.000    0.000    0.000   0.0
  reg2x (reg2)                            1.342  101.076 2.79e+08  381.741  30.5
  regfilex (regfile)                      0.501    0.000    0.000    0.501   0.0
1
