****************************************
Report : timing
        -path_type short
        -delay_type min
        -max_paths 20
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 04:47:00 2024
****************************************

  Startpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                  Incr      Path  
  ----------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (propagated)                                       0.05      0.05

  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.05 r
  id_stage_i/controller_i/boot_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  id_stage_i/controller_i/boot_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.09 f
  data arrival time                                                                0.09

  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (propagated)                                       0.05      0.05
  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.05 r
  library hold time                                                      0.01      0.07
  data required time                                                               0.07
  ----------------------------------------------------------------------------------------------
  data required time                                                               0.07
  data arrival time                                                               -0.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                      0.02



  Startpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (propagated)                                              0.06      0.06

  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.09 f
  ...
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.09 f
  data arrival time                                                                       0.09

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (propagated)                                              0.06      0.06
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                             0.01      0.07
  data required time                                                                      0.07
  -----------------------------------------------------------------------------------------------------
  data required time                                                                      0.07
  data arrival time                                                                      -0.09
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.02



  Startpoint: cs_registers_i/PCMR_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: cs_registers_i/PCCR_inc_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (propagated)                                              0.05      0.05

  cs_registers_i/PCMR_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                          0.00      0.05 r
  cs_registers_i/PCMR_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                           0.03      0.08 f
  ...
  cs_registers_i/PCCR_inc_q_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                   0.01      0.09 f
  data arrival time                                                                       0.09

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (propagated)                                              0.05      0.05
  cs_registers_i/PCCR_inc_q_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                  0.00      0.05 r
  library hold time                                                             0.01      0.06
  data required time                                                                      0.06
  -----------------------------------------------------------------------------------------------------
  data required time                                                                      0.06
  data arrival time                                                                      -0.09
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                          0.10

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                0.01      0.07
  data required time                                                                                         0.07
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.07
  data arrival time                                                                                         -0.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.05      0.05

  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                              0.00      0.05 r
  id_stage_i/controller_i/jump_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                               0.03      0.08 f
  ...
  id_stage_i/controller_i/jump_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                               0.01      0.09 f
  data arrival time                                                                                          0.09

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.05      0.05
  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                              0.00      0.05 r
  library hold time                                                                                0.01      0.06
  data required time                                                                                         0.06
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.06
  data arrival time                                                                                         -0.09
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.09 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                          0.10

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                0.01      0.07
  data required time                                                                                         0.07
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.07
  data arrival time                                                                                         -0.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/illegal_c_insn_id_o_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/illegal_c_insn_id_o_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06

  if_stage_i/illegal_c_insn_id_o_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                   0.00      0.06 r
  if_stage_i/illegal_c_insn_id_o_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                                    0.03      0.08 f
  ...
  if_stage_i/illegal_c_insn_id_o_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                                    0.01      0.10 f
  data arrival time                                                                                          0.10

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06
  if_stage_i/illegal_c_insn_id_o_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                   0.00      0.06 r
  library hold time                                                                                0.01      0.07
  data required time                                                                                         0.07
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.07
  data arrival time                                                                                         -0.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                          0.10

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                0.01      0.07
  data required time                                                                                         0.07
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.07
  data arrival time                                                                                         -0.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.09 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                          0.10

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (propagated)                                                                 0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                0.01      0.07
  data required time                                                                                         0.07
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         0.07
  data arrival time                                                                                         -0.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.03      0.09 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.03      0.09 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.06 r
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.03      0.08 f
  ...
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/D (SAEDRVT14_FSDPRBQ_V2_4)       0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.06 r
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.03      0.08 f
  ...
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.03      0.08 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/instr_rdata_id_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/instr_rdata_id_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06

  if_stage_i/instr_rdata_id_o_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.00      0.06 r
  if_stage_i/instr_rdata_id_o_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)                                     0.03      0.08 f
  ...
  if_stage_i/instr_rdata_id_o_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                                     0.01      0.10 f
  data arrival time                                                                                           0.10

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                  0.06      0.06
  if_stage_i/instr_rdata_id_o_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.00      0.06 r
  library hold time                                                                                 0.01      0.07
  data required time                                                                                          0.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          0.07
  data arrival time                                                                                          -0.10
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03


1
