$date
	Sat May 11 03:55:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 3 $ alu_control [2:0] $end
$var reg 32 % b [31:0] $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 3 ' alu_control [2:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
b1 (
b0 '
b1 &
b1 %
b0 $
b1 #
b1 "
0!
$end
#20
1!
b0 "
b0 )
b0 %
b0 (
#40
0!
b1 "
b1 )
b1 $
b1 '
b1 %
b1 (
#60
b0 %
b0 (
#80
b10 "
b10 )
b10 $
b10 '
b1 %
b1 (
#100
b1 "
b1 )
b0 %
b0 (
#120
1!
b0 "
b0 )
b11 $
b11 '
b1 %
b1 (
#140
0!
b1 "
b1 )
b0 %
b0 (
#160
1!
b0 "
b0 )
b100 $
b100 '
b1 %
b1 (
#180
b0 %
b0 (
#200
