// Seed: 3418210781
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wor id_2,
    output tri id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7
);
  wire id_9;
  tri  id_10;
  assign id_10 = 1;
  wire id_11;
  assign id_1 = id_0;
  assign id_9 = id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_6
);
  reg id_7;
  always begin
    id_7 <= id_7;
  end
  module_0(
      id_3, id_1, id_1, id_1, id_1, id_0, id_4, id_0
  );
  wire id_8;
  supply1 id_9 = 1;
  assign id_6 = 1;
endmodule
