// Seed: 3928910010
module module_0 #(
    parameter id_2 = 32'd62
) ();
  logic id_1 = id_1;
  wire  _id_2 = id_2;
  assign id_2 = ~(id_1) ? id_1 : id_1[id_2 :-1];
  supply0 id_3 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_4 = 32'd90
) (
    input tri id_0,
    input supply0 _id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 _id_4,
    input wire id_5,
    input tri id_6
);
  logic [id_1 : id_4] id_8;
  module_0 modCall_1 ();
endmodule
