library IEEE;
use IEEE.std_logic_1164.all;
entity HWp6 is
port (
		a: in STD_LOGIC;
		b: in STD_LOGIC;
		c: in STD_LOGIC;
		z: out STD_LOGIC
	);
	end HWp6;
architecture HWp6_arch of HWp6 is
	signal temp1, temp2 : STD_LOGIC;
begin
		z <= temp1 or temp2; -- STATEMENT #3
		temp2 <= not c; -- STATEMENT #2
	temp1 <= a and b; -- STATEMENT #1



end HWp6_arch;
