
---------- Begin Simulation Statistics ----------
final_tick                                98651289375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    499                       # Simulator instruction rate (inst/s)
host_mem_usage                               26300400                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131847.68                       # Real time elapsed on the host
host_tick_rate                                 375878                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65798167                       # Number of instructions simulated
sim_ops                                      67607616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049559                       # Number of seconds simulated
sim_ticks                                 49558694375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.255978                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  187191                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255530                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18807                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            218011                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43746                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7909                       # Number of indirect misses.
system.cpu.branchPred.lookups                  409588                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4514                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2268604                       # Number of instructions committed
system.cpu.committedOps                       2573160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.193625                       # CPI: cycles per instruction
system.cpu.discardedOps                         53482                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1219204                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            626611                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           292703                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6269930                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238457                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3663                       # number of quiesce instructions executed
system.cpu.numCycles                          9513674                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3663                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1425136     55.38%     55.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8266      0.32%     55.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                 687297     26.71%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                452461     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2573160                       # Class of committed instruction
system.cpu.quiesceCycles                     69780237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3243744                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1601077                       # Transaction distribution
system.membus.trans_dist::ReadResp            1604665                       # Transaction distribution
system.membus.trans_dist::WriteReq             823968                       # Transaction distribution
system.membus.trans_dist::WriteResp            823968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2978                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1870                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1425                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1426                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3355                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        88638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4775786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4775786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4864973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        81723                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       607959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152823876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152823876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153447259                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2433135                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2433097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2433135                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6203316240                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75177125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              557015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14491625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68219945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9731511179                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1208750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1739264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1739264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3382660                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3382658                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59466                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       221424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9621504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9805824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10243846                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        81723                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3541944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153944064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156893184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    163030911                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17314197000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         11218908                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          744                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14126254056                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8602754000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3967175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19835874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2975381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3967175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30745604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3967175                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2975381                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6942556                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3967175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19835874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6942556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6942556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37688160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56460                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203916                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149223                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2975381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6942556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9917937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2975381                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1139255                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4114636                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2975381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9917937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1139255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14032573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1597369                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1597361                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       790528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       790528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4718592                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4775786                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1575864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150994944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152823876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2912446                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2912446    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2912446                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6699160490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8777294000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100008384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24227952                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1946569441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31737398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39671747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2017978586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39671747                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39732282                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79404029                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1986241188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     71469679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39671747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2097382615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48824320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    196083712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    105119744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    185729024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1525760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37953536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3284992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23437312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35704573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2935709301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    985181725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3956595598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1626541639                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2121116089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3747657729                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35704573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4562250940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3106297814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7704253327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           38                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          279                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       311227                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        49073                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         360300                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       311227                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       311227                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       311227                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        49073                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        360300                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    102170624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         303488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102533764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48824320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50784384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1596416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1602106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       762880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             793506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2061608468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1143129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6123809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2068935941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3845783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31737398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    985181725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3967175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1024732081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3845783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31797932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3046790193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3967175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1143129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6123809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3093668022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2358096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2886816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             842510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1602111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     793506                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1602111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   793506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            100047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           100070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           100035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49589                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52340478260                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8004550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94364365760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32694.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58944.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3063                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1492915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  737950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1602108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               793506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1404789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 123970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       163554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.938259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.341342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.120304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4535      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4154      2.54%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2163      1.32%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2917      1.78%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3140      1.92%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2056      1.26%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2216      1.35%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3107      1.90%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       139266     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       163554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     669.839749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1385.069755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1629     68.16%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.17%     68.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.17%     68.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.21%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.13%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          317     13.26%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.08%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          331     13.85%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.13%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.17%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            2      0.08%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.13%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.08%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6528-6655            1      0.04%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           68      2.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     332.012134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.557372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.271076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1519     63.56%     63.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            87      3.64%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.50%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     67.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.04%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.33%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.46%     68.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     69.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     69.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     69.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     69.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.08%     69.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     69.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     69.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.21%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      1.13%     70.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          694     29.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102458240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50784576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102534084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50784384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2067.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1024.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2068.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1024.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49558741625                       # Total gap between requests
system.mem_ctrls.avgGap                      20687.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    102093824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48822912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60534.282386449573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2060058790.642827749252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1149586.378706935095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6122518.032942024991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3878068.266805505846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31737397.843826875091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 985153313.978925943375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3967174.730478359386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1596416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2978                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       762880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3499005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93961426530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    204599295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    194840930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 105953386640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  18130911775                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 925223028225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5273128885                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58316.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58857.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    229114.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41088.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35578706.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    737748.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1212802.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1716513.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80703606.149997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56327997.599996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2911664156.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1102779132.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     474431794.199898                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     791164282.012379                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     384687545.400014                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5801758514.362752                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.068429                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19830671380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2680860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27047755405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7326                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11906748.191373                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    56861203.357795                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3663    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        31625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55036870750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43614418625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       873220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           873220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       873220                       # number of overall hits
system.cpu.icache.overall_hits::total          873220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          241                       # number of overall misses
system.cpu.icache.overall_misses::total           241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10465000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10465000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10465000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10465000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       873461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       873461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       873461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       873461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.236515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.236515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.236515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.236515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10085500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10085500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000276                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.547718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.547718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.547718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.547718                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       873220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          873220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       873461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       873461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.236515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.236515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.547718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.547718                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.790063                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2957594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                67                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44143.194030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.790063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1747163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1747163                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1106235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1106235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1106235                       # number of overall hits
system.cpu.dcache.overall_hits::total         1106235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6073                       # number of overall misses
system.cpu.dcache.overall_misses::total          6073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    446755750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    446755750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    446755750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    446755750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1112308                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1112308                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1112308                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1112308                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73564.259839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73564.259839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73564.259839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73564.259839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2978                       # number of writebacks
system.cpu.dcache.writebacks::total              2978                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37148                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37148                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    351895625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    351895625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    351895625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    351895625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     80639750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     80639750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004297                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004297                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004297                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73618.331590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73618.331590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73618.331590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73618.331590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.769624                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.769624                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       690768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          690768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    256330750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256330750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       694126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       694126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76334.350804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76334.350804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3708                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3708                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    250969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    250969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     80639750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     80639750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74804.470939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74804.470939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.505394                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.505394                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       415467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         415467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    190425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       418182                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       418182                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70138.121547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70138.121547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33440                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33440                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100926625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100926625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70825.701754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70825.701754                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.484208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4454013                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4454013                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98651289375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                98652524375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    499                       # Simulator instruction rate (inst/s)
host_mem_usage                               26300400                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131847.79                       # Real time elapsed on the host
host_tick_rate                                 375887                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65799660                       # Number of instructions simulated
sim_ops                                      67609460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049560                       # Number of seconds simulated
sim_ticks                                 49559929375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.243221                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  187269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18825                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            218052                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43746                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7909                       # Number of indirect misses.
system.cpu.branchPred.lookups                  409826                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71483                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4514                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2270097                       # Number of instructions committed
system.cpu.committedOps                       2575004                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.191737                       # CPI: cycles per instruction
system.cpu.discardedOps                         53531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1220134                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            627012                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           292848                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6270120                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238565                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3663                       # number of quiesce instructions executed
system.cpu.numCycles                          9515650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3663                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1426200     55.39%     55.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8266      0.32%     55.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.71% # Class of committed instruction
system.cpu.op_class_0::MemRead                 687725     26.71%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                452812     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2575004                       # Class of committed instruction
system.cpu.quiesceCycles                     69780237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3245530                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1601189                       # Transaction distribution
system.membus.trans_dist::ReadResp            1604779                       # Transaction distribution
system.membus.trans_dist::WriteReq             823968                       # Transaction distribution
system.membus.trans_dist::WriteResp            823968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2979                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1870                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1425                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1426                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3356                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        88641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4776010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4776010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4865202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        81723                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       608087                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152831044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152831044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153454619                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2433249                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2433211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2433249                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6203435365                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75177125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              558765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14491625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68225890                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9732130879                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1213750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1739264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1739264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3382883                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3382882                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59466                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       221424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9621504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9805824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3979                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3979                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10244293                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        81723                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3541944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153944064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156893184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    163038047                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17314978000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         11219355                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          744                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14126923056                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8602978000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3967076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19835379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2975307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3967076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30744838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3967076                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2975307                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6942383                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3967076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19835379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6942383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6942383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37687221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63596                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       211052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1990                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149446                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2975307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6942383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9917690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2975307                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1283214                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4258521                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2975307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9917690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1283214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14176211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1597481                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1597473                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       790528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       790528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49272                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4718592                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2002                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4776010                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1575864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150994944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152831044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2912558                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2912558    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2912558                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6699272490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8777854000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100008384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24227952                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1946520934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31736607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39670759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2017928299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39670759                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39731291                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79402050                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1986191692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     71467898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39670759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2097330350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48824320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    196083712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    105119744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    185729024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1525760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37953536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3284992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23437312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35703683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2935636145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    985157175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3956497002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1626501107                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2121063232                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3747564340                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35703683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4562137252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3106220407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7704061342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           38                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          280                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       312511                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        49072                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         361582                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       312511                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       312511                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       312511                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        49072                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        361582                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    102170624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         303552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102540996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48824320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50784448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1596416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1602219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       762880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             793507                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2061557094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1287734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6124948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2069030309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3846979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31736607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    985157175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3967076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1024707836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3846979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31797140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3046714269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3967076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1287734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6124948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3093738146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2358096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2887015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             842510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1602224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     793507                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1602224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   793507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            100047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           100070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           100035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49589                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52343710455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8005115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94370564205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32693.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58943.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3063                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1493019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  737950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1602221                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               793507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1404881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 123970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       163561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.941985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.347895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.115865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4535      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4154      2.54%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2163      1.32%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2917      1.78%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3140      1.92%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2056      1.26%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2216      1.35%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3107      1.90%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       139273     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       163561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     669.839749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1385.069755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1629     68.16%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.17%     68.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.17%     68.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.21%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.13%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          317     13.26%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.08%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.08%     82.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          331     13.85%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.13%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.17%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            2      0.08%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.13%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.08%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6528-6655            1      0.04%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           68      2.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     332.012134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.557372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.271076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1519     63.56%     63.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            87      3.64%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.50%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.21%     67.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.04%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.33%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.46%     68.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.17%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     69.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     69.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     69.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     69.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.08%     69.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     69.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     69.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.21%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           27      1.13%     70.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          694     29.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102465472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50784576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102541316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50784448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2067.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1024.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2069.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1024.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49559979625                       # Total gap between requests
system.mem_ctrls.avgGap                      20686.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    102093824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        64140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48822912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60532.773912977354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2060007455.367767095566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1294190.706259455765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6123656.829767223448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3877971.627960981335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31736606.969287071377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 985128764.623062968254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3967075.871160883922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1596416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2979                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       762880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3499005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93961426530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    210744685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    194893985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 105953386640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  18130911775                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 925223028225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5273128885                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58316.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58857.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    209696.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41090.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35566762.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    737748.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1212802.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1716513.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80708046.974997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56330408.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2911869675                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1102779132.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     474431794.199898                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     791197664.062379                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     384687545.400014                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5802004266.787752                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.070471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19830671380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2680860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27048990405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7326                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11906748.191373                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    56861203.357795                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3663    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        31625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55038105750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43614418625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       873707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           873707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       873707                       # number of overall hits
system.cpu.icache.overall_hits::total          873707                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10508750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10508750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10508750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10508750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       873949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       873949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       873949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       873949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000277                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000277                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000277                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000277                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.586777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.586777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.586777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.586777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10127500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10127500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41849.173554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41849.173554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41849.173554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41849.173554                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       873707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          873707                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10508750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10508750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       873949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       873949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.586777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.586777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10127500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10127500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41849.173554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41849.173554                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.790192                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14804351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34269.331019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.790192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1748140                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1748140                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1107030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1107030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1107030                       # number of overall hits
system.cpu.dcache.overall_hits::total         1107030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6074                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6074                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6074                       # number of overall misses
system.cpu.dcache.overall_misses::total          6074                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    446842625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    446842625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    446842625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    446842625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1113104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1113104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1113104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1113104                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73566.451268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73566.451268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73566.451268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73566.451268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2979                       # number of writebacks
system.cpu.dcache.writebacks::total              2979                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37148                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37148                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    351981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    351981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    351981250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    351981250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     80639750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     80639750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004295                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004295                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73620.842920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73620.842920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73620.842920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73620.842920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.769624                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.769624                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       691212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          691212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    256417625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256417625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       694571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       694571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76337.488836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76337.488836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3708                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3708                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    251054625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    251054625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     80639750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     80639750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74807.695173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74807.695173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.505394                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.505394                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       415818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         415818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    190425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190425000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       418533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       418533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70138.121547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70138.121547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33440                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33440                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100926625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100926625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70825.701754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70825.701754                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1114149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.455043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4457198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4457198                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98652524375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
