#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8891517b70 .scope module, "dmem" "dmem" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "readmode"
    .port_info 4 /INPUT 1 "writemode"
o0x10894c008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8891512d20_0 .net "address", 31 0, o0x10894c008;  0 drivers
o0x10894c038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8891535e00_0 .net "dataIn", 31 0, o0x10894c038;  0 drivers
v0x7f8891535ea0_0 .var "dataOut", 31 0;
v0x7f8891535f50 .array "memory", 0 511, 31 0;
o0x10894c098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8891535ff0_0 .net "readmode", 0 0, o0x10894c098;  0 drivers
o0x10894c0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f88915360d0_0 .net "writemode", 0 0, o0x10894c0c8;  0 drivers
E_0x7f88915228d0 .event edge, v0x7f88915360d0_0, v0x7f8891535ff0_0;
S_0x7f8891527ab0 .scope module, "mux32" "mux32" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /INPUT 1 "sel"
o0x10894c1e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8891536210_0 .net "in0", 31 0, o0x10894c1e8;  0 drivers
o0x10894c218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f88915362c0_0 .net "in1", 31 0, o0x10894c218;  0 drivers
v0x7f8891536370_0 .var "out", 31 0;
o0x10894c278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8891536430_0 .net "sel", 0 0, o0x10894c278;  0 drivers
E_0x7f8891522e50 .event edge, v0x7f88915362c0_0, v0x7f8891536210_0, v0x7f8891536430_0;
S_0x7f8891512800 .scope module, "processorinput" "processorinput" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 1 "clk"
v0x7f88915392e0_0 .net "ALUCon", 3 0, v0x7f8891536ee0_0;  1 drivers
o0x10894ca88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8891539390_0 .net "address", 31 0, o0x10894ca88;  0 drivers
v0x7f8891539430_0 .net "aluop", 1 0, v0x7f8891537480_0;  1 drivers
v0x7f8891539520_0 .net "alusrc", 0 0, v0x7f8891537550_0;  1 drivers
v0x7f88915395b0_0 .net "branch_eq", 0 0, v0x7f88915375e0_0;  1 drivers
v0x7f8891539680_0 .net "branch_ne", 0 0, v0x7f8891537690_0;  1 drivers
o0x10894d388 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8891539730_0 .net "clk", 0 0, o0x10894d388;  0 drivers
v0x7f88915397c0_0 .net "data1", 31 0, v0x7f88915389a0_0;  1 drivers
v0x7f8891539890_0 .net "data2", 31 0, v0x7f8891538a60_0;  1 drivers
v0x7f88915399a0_0 .net "instruction", 31 0, L_0x7f889153a5e0;  1 drivers
v0x7f8891539a30_0 .var "memData", 31 0;
v0x7f8891539ac0_0 .net "memread", 0 0, v0x7f8891537730_0;  1 drivers
v0x7f8891539b70_0 .net "memtoreg", 0 0, v0x7f8891537810_0;  1 drivers
v0x7f8891539c20_0 .net "memwrite", 0 0, v0x7f88915378b0_0;  1 drivers
v0x7f8891539cd0_0 .net "outALU", 31 0, v0x7f8891536aa0_0;  1 drivers
v0x7f8891539d80_0 .net "regdst", 0 0, v0x7f8891537a00_0;  1 drivers
v0x7f8891539e30_0 .net "regwrite", 0 0, v0x7f8891537b10_0;  1 drivers
v0x7f889153a000_0 .net "zero", 0 0, v0x7f8891536b50_0;  1 drivers
E_0x7f8891536530 .event posedge, v0x7f8891539730_0;
L_0x7f889153a6d0 .part L_0x7f889153a5e0, 26, 6;
L_0x7f889153a770 .part L_0x7f889153a5e0, 21, 5;
L_0x7f889153a890 .part L_0x7f889153a5e0, 16, 5;
L_0x7f889153a930 .part L_0x7f889153a5e0, 11, 5;
L_0x7f889153a9d0 .part L_0x7f889153a5e0, 0, 6;
S_0x7f8891536580 .scope module, "alu" "ALU" 4 27, 5 1 0, S_0x7f8891512800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCon"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
v0x7f8891536870_0 .net "ALUCon", 3 0, v0x7f8891536ee0_0;  alias, 1 drivers
v0x7f8891536930_0 .net "a", 31 0, v0x7f88915389a0_0;  alias, 1 drivers
v0x7f88915369e0_0 .net "b", 31 0, v0x7f8891538a60_0;  alias, 1 drivers
v0x7f8891536aa0_0 .var "out", 31 0;
v0x7f8891536b50_0 .var "zero", 0 0;
E_0x7f88915367f0 .event edge, v0x7f8891536aa0_0;
E_0x7f8891536840 .event edge, v0x7f8891536870_0, v0x7f8891536930_0, v0x7f88915369e0_0;
S_0x7f8891536cb0 .scope module, "aluControl" "ALUControl" 4 26, 6 1 0, S_0x7f8891512800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "ALUCon"
v0x7f8891536ee0_0 .var "ALUCon", 3 0;
v0x7f8891536fa0_0 .net "ALUOp", 1 0, v0x7f8891537480_0;  alias, 1 drivers
v0x7f8891537040_0 .net "funct", 5 0, L_0x7f889153a9d0;  1 drivers
E_0x7f8891536eb0 .event edge, v0x7f8891536fa0_0, v0x7f8891537040_0;
S_0x7f8891537150 .scope module, "control" "controlUnit" 4 24, 7 19 0, S_0x7f8891512800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
v0x7f8891537480_0 .var "aluop", 1 0;
v0x7f8891537550_0 .var "alusrc", 0 0;
v0x7f88915375e0_0 .var "branch_eq", 0 0;
v0x7f8891537690_0 .var "branch_ne", 0 0;
v0x7f8891537730_0 .var "memread", 0 0;
v0x7f8891537810_0 .var "memtoreg", 0 0;
v0x7f88915378b0_0 .var "memwrite", 0 0;
v0x7f8891537950_0 .net "opcode", 5 0, L_0x7f889153a6d0;  1 drivers
v0x7f8891537a00_0 .var "regdst", 0 0;
v0x7f8891537b10_0 .var "regwrite", 0 0;
E_0x7f8891537440 .event edge, v0x7f8891537950_0;
S_0x7f8891537c90 .scope module, "inst" "instructionmemory" 4 23, 8 1 0, S_0x7f8891512800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_0x7f889153a5e0 .functor BUFZ 32, L_0x7f889153a280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8891537df0_0 .net *"_s0", 31 0, L_0x7f889153a280;  1 drivers
v0x7f8891537eb0_0 .net *"_s2", 31 0, L_0x7f889153a460;  1 drivers
v0x7f8891537f60_0 .net *"_s4", 27 0, L_0x7f889153a360;  1 drivers
L_0x10897e008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8891538020_0 .net *"_s6", 3 0, L_0x10897e008;  1 drivers
v0x7f88915380d0_0 .net "address", 31 0, o0x10894ca88;  alias, 0 drivers
v0x7f88915381c0_0 .var/i "i", 31 0;
v0x7f8891538270_0 .net "instruction", 31 0, L_0x7f889153a5e0;  alias, 1 drivers
v0x7f8891538320 .array "memory", 0 511, 31 0;
L_0x7f889153a280 .array/port v0x7f8891538320, L_0x7f889153a460;
L_0x7f889153a360 .part o0x10894ca88, 4, 28;
L_0x7f889153a460 .concat [ 28 4 0 0], L_0x7f889153a360, L_0x10897e008;
S_0x7f88915383f0 .scope module, "regis" "register" 4 25, 9 2 0, S_0x7f8891512800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read1"
    .port_info 1 /INPUT 5 "read2"
    .port_info 2 /INPUT 5 "reg_write"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /OUTPUT 32 "data1"
    .port_info 6 /OUTPUT 32 "data2"
v0x7f88915389a0_0 .var "data1", 31 0;
v0x7f8891538a60_0 .var "data2", 31 0;
v0x7f8891538b10_0 .net "read1", 4 0, L_0x7f889153a770;  1 drivers
v0x7f8891538bc0_0 .net "read2", 4 0, L_0x7f889153a890;  1 drivers
v0x7f8891538c70_0 .net "reg_write", 4 0, L_0x7f889153a930;  1 drivers
v0x7f8891538d60 .array "register", 0 31, 31 0;
v0x7f8891539100_0 .net "wdata", 31 0, v0x7f8891539a30_0;  1 drivers
v0x7f88915391b0_0 .net "write", 0 0, v0x7f8891537b10_0;  alias, 1 drivers
E_0x7f88915386d0 .event edge, v0x7f8891537b10_0, v0x7f8891538c70_0, v0x7f8891539100_0;
E_0x7f8891538700/0 .event edge, v0x7f8891538bc0_0, v0x7f8891538c70_0, v0x7f8891537b10_0, v0x7f8891539100_0;
v0x7f8891538d60_0 .array/port v0x7f8891538d60, 0;
v0x7f8891538d60_1 .array/port v0x7f8891538d60, 1;
v0x7f8891538d60_2 .array/port v0x7f8891538d60, 2;
v0x7f8891538d60_3 .array/port v0x7f8891538d60, 3;
E_0x7f8891538700/1 .event edge, v0x7f8891538d60_0, v0x7f8891538d60_1, v0x7f8891538d60_2, v0x7f8891538d60_3;
v0x7f8891538d60_4 .array/port v0x7f8891538d60, 4;
v0x7f8891538d60_5 .array/port v0x7f8891538d60, 5;
v0x7f8891538d60_6 .array/port v0x7f8891538d60, 6;
v0x7f8891538d60_7 .array/port v0x7f8891538d60, 7;
E_0x7f8891538700/2 .event edge, v0x7f8891538d60_4, v0x7f8891538d60_5, v0x7f8891538d60_6, v0x7f8891538d60_7;
v0x7f8891538d60_8 .array/port v0x7f8891538d60, 8;
v0x7f8891538d60_9 .array/port v0x7f8891538d60, 9;
v0x7f8891538d60_10 .array/port v0x7f8891538d60, 10;
v0x7f8891538d60_11 .array/port v0x7f8891538d60, 11;
E_0x7f8891538700/3 .event edge, v0x7f8891538d60_8, v0x7f8891538d60_9, v0x7f8891538d60_10, v0x7f8891538d60_11;
v0x7f8891538d60_12 .array/port v0x7f8891538d60, 12;
v0x7f8891538d60_13 .array/port v0x7f8891538d60, 13;
v0x7f8891538d60_14 .array/port v0x7f8891538d60, 14;
v0x7f8891538d60_15 .array/port v0x7f8891538d60, 15;
E_0x7f8891538700/4 .event edge, v0x7f8891538d60_12, v0x7f8891538d60_13, v0x7f8891538d60_14, v0x7f8891538d60_15;
v0x7f8891538d60_16 .array/port v0x7f8891538d60, 16;
v0x7f8891538d60_17 .array/port v0x7f8891538d60, 17;
v0x7f8891538d60_18 .array/port v0x7f8891538d60, 18;
v0x7f8891538d60_19 .array/port v0x7f8891538d60, 19;
E_0x7f8891538700/5 .event edge, v0x7f8891538d60_16, v0x7f8891538d60_17, v0x7f8891538d60_18, v0x7f8891538d60_19;
v0x7f8891538d60_20 .array/port v0x7f8891538d60, 20;
v0x7f8891538d60_21 .array/port v0x7f8891538d60, 21;
v0x7f8891538d60_22 .array/port v0x7f8891538d60, 22;
v0x7f8891538d60_23 .array/port v0x7f8891538d60, 23;
E_0x7f8891538700/6 .event edge, v0x7f8891538d60_20, v0x7f8891538d60_21, v0x7f8891538d60_22, v0x7f8891538d60_23;
v0x7f8891538d60_24 .array/port v0x7f8891538d60, 24;
v0x7f8891538d60_25 .array/port v0x7f8891538d60, 25;
v0x7f8891538d60_26 .array/port v0x7f8891538d60, 26;
v0x7f8891538d60_27 .array/port v0x7f8891538d60, 27;
E_0x7f8891538700/7 .event edge, v0x7f8891538d60_24, v0x7f8891538d60_25, v0x7f8891538d60_26, v0x7f8891538d60_27;
v0x7f8891538d60_28 .array/port v0x7f8891538d60, 28;
v0x7f8891538d60_29 .array/port v0x7f8891538d60, 29;
v0x7f8891538d60_30 .array/port v0x7f8891538d60, 30;
v0x7f8891538d60_31 .array/port v0x7f8891538d60, 31;
E_0x7f8891538700/8 .event edge, v0x7f8891538d60_28, v0x7f8891538d60_29, v0x7f8891538d60_30, v0x7f8891538d60_31;
E_0x7f8891538700 .event/or E_0x7f8891538700/0, E_0x7f8891538700/1, E_0x7f8891538700/2, E_0x7f8891538700/3, E_0x7f8891538700/4, E_0x7f8891538700/5, E_0x7f8891538700/6, E_0x7f8891538700/7, E_0x7f8891538700/8;
E_0x7f8891538850/0 .event edge, v0x7f8891538b10_0, v0x7f8891538c70_0, v0x7f8891537b10_0, v0x7f8891539100_0;
E_0x7f8891538850/1 .event edge, v0x7f8891538d60_0, v0x7f8891538d60_1, v0x7f8891538d60_2, v0x7f8891538d60_3;
E_0x7f8891538850/2 .event edge, v0x7f8891538d60_4, v0x7f8891538d60_5, v0x7f8891538d60_6, v0x7f8891538d60_7;
E_0x7f8891538850/3 .event edge, v0x7f8891538d60_8, v0x7f8891538d60_9, v0x7f8891538d60_10, v0x7f8891538d60_11;
E_0x7f8891538850/4 .event edge, v0x7f8891538d60_12, v0x7f8891538d60_13, v0x7f8891538d60_14, v0x7f8891538d60_15;
E_0x7f8891538850/5 .event edge, v0x7f8891538d60_16, v0x7f8891538d60_17, v0x7f8891538d60_18, v0x7f8891538d60_19;
E_0x7f8891538850/6 .event edge, v0x7f8891538d60_20, v0x7f8891538d60_21, v0x7f8891538d60_22, v0x7f8891538d60_23;
E_0x7f8891538850/7 .event edge, v0x7f8891538d60_24, v0x7f8891538d60_25, v0x7f8891538d60_26, v0x7f8891538d60_27;
E_0x7f8891538850/8 .event edge, v0x7f8891538d60_28, v0x7f8891538d60_29, v0x7f8891538d60_30, v0x7f8891538d60_31;
E_0x7f8891538850 .event/or E_0x7f8891538850/0, E_0x7f8891538850/1, E_0x7f8891538850/2, E_0x7f8891538850/3, E_0x7f8891538850/4, E_0x7f8891538850/5, E_0x7f8891538850/6, E_0x7f8891538850/7, E_0x7f8891538850/8;
S_0x7f889150d9d0 .scope module, "shift" "shift" 10 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "out"
    .port_info 1 /INPUT 6 "in"
P_0x7f8891524900 .param/l "inWidth" 0 10 2, +C4<00000000000000000000000000000110>;
P_0x7f8891524940 .param/l "outWidth" 0 10 3, +C4<00000000000000000000000000000110>;
P_0x7f8891524980 .param/l "shiftAmount" 0 10 4, +C4<00000000000000000000000000000010>;
o0x10894d418 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7f889153a090_0 .net "in", 5 0, o0x10894d418;  0 drivers
v0x7f889153a120_0 .net "out", 5 0, L_0x7f889153aaa0;  1 drivers
v0x7f889153a1b0_0 .var "temp", 7 0;
E_0x7f8891539920 .event edge, v0x7f889153a090_0;
L_0x7f889153aaa0 .part v0x7f889153a1b0_0, 0, 6;
    .scope S_0x7f8891517b70;
T_0 ;
    %wait E_0x7f88915228d0;
    %load/vec4 v0x7f88915360d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f8891535e00_0;
    %ix/getv 4, v0x7f8891512d20_0;
    %store/vec4a v0x7f8891535f50, 4, 0;
T_0.0 ;
    %load/vec4 v0x7f8891535ff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %ix/getv 4, v0x7f8891512d20_0;
    %load/vec4a v0x7f8891535f50, 4;
    %store/vec4 v0x7f8891535ea0_0, 0, 32;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8891527ab0;
T_1 ;
    %wait E_0x7f8891522e50;
    %load/vec4 v0x7f8891536430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f8891536210_0;
    %store/vec4 v0x7f8891536370_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f88915362c0_0;
    %store/vec4 v0x7f8891536370_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8891537c90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f88915381c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f88915381c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f88915381c0_0;
    %store/vec4a v0x7f8891538320, 4, 0;
    %load/vec4 v0x7f88915381c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f88915381c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8891538320, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7f8891537150;
T_3 ;
    %wait E_0x7f8891537440;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8891537480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f88915375e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f88915378b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537b10_0, 0;
    %load/vec4 v0x7f8891537950_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537810_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537550_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537550_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f88915375e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537b10_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f88915378b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537b10_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8891537480_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891537690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891537b10_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f88915383f0;
T_4 ;
    %wait E_0x7f8891538850;
    %load/vec4 v0x7f8891538b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f88915389a0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8891538b10_0;
    %load/vec4 v0x7f8891538c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f88915391b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f8891539100_0;
    %store/vec4 v0x7f88915389a0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f8891538b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8891538d60, 4;
    %store/vec4 v0x7f88915389a0_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f88915383f0;
T_5 ;
    %wait E_0x7f8891538700;
    %load/vec4 v0x7f8891538bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8891538a60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8891538bc0_0;
    %load/vec4 v0x7f8891538c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f88915391b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f8891539100_0;
    %store/vec4 v0x7f8891538a60_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8891538bc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8891538d60, 4;
    %store/vec4 v0x7f8891538a60_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f88915383f0;
T_6 ;
    %wait E_0x7f88915386d0;
    %load/vec4 v0x7f88915391b0_0;
    %load/vec4 v0x7f8891538c70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f8891539100_0;
    %load/vec4 v0x7f8891538c70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f8891538d60, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8891536cb0;
T_7 ;
    %wait E_0x7f8891536eb0;
    %load/vec4 v0x7f8891536fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f8891537040_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x7f8891537040_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7f8891537040_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x7f8891537040_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x7f8891537040_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8891536ee0_0, 0;
T_7.14 ;
T_7.12 ;
T_7.10 ;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8891536580;
T_8 ;
    %wait E_0x7f8891536840;
    %load/vec4 v0x7f8891536870_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x7f8891536930_0;
    %load/vec4 v0x7f88915369e0_0;
    %add;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x7f8891536930_0;
    %load/vec4 v0x7f88915369e0_0;
    %sub;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7f8891536930_0;
    %load/vec4 v0x7f88915369e0_0;
    %or;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7f8891536930_0;
    %load/vec4 v0x7f88915369e0_0;
    %and;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7f8891536930_0;
    %load/vec4 v0x7f88915369e0_0;
    %cmp/u;
    %jmp/0xz  T_8.7, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f8891536aa0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8891536aa0_0, 0;
T_8.8 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8891536580;
T_9 ;
    %wait E_0x7f88915367f0;
    %load/vec4 v0x7f8891536aa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8891536b50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8891536b50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8891512800;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8891539a30_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7f8891512800;
T_11 ;
    %wait E_0x7f8891536530;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f889150d9d0;
T_12 ;
    %wait E_0x7f8891539920;
    %load/vec4 v0x7f889153a090_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f889153a1b0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./dmem/dmem.v";
    "./mux/mux32b.v";
    "topmodule.v";
    "./ALU/ALU.v";
    "./ALUcontrol/ALUcontrol.v";
    "./cUnit/cUnit.v";
    "./imem/imem.v";
    "./register/register.v";
    "./shift/shiftL2.v";
