

================================================================
== Vivado HLS Report for 'Conv1DMac_new404'
================================================================
* Date:           Wed May 10 08:51:46 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     609|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       28|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     385|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       28|      0|     385|     920|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_x_U61  |computeS3_mux_646yd2_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_U62  |computeS3_mux_646yd2_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_U63  |computeS3_mux_646yd2_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_U64  |computeS3_mux_646yd2_x  |        0|      0|  0|  17|
    +----------------------------+------------------------+---------+-------+---+----+
    |Total                       |                        |        0|      0|  0|  68|
    +----------------------------+------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights12_m_weights_3_U  |Conv1DMac_new404_Aem  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights12_m_weights_2_U  |Conv1DMac_new404_Bew  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights12_m_weights_1_U  |Conv1DMac_new404_CeG  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights12_m_weights_s_U  |Conv1DMac_new404_DeQ  |        7|  0|   0|  16384|    7|     1|       114688|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       28|  0|   0|  65536|   28|     4|       458752|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_502_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_2_fu_572_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_3_fu_642_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_189_fu_432_p2            |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next1_fu_271_p2    |     +    |      0|  0|  32|           1|          25|
    |indvar_flatten_op_fu_403_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_734_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_753_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_772_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_791_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_325_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_23_1_fu_1088_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_2_fu_1227_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_3_fu_1366_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_949_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_397_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_728_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_747_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_766_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_785_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_184_fu_385_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_739_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_758_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_777_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_720_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_213_mid_fu_319_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_277_p2       |   icmp   |      0|  0|  13|          16|          15|
    |exitcond_flatten_fu_265_p2        |   icmp   |      0|  0|  18|          25|          26|
    |tmp_190_fu_492_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_204_fu_391_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_279_1_fu_562_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_279_2_fu_632_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_279_3_fu_702_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_886_fu_313_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_187_fu_468_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_193_fu_538_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_197_fu_608_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_201_fu_678_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_861_fu_331_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_409_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_373_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_283_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_365_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_299_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_337_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_212_mid2_fu_357_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_212_mid_fu_291_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_307_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 609|         274|         290|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten1_reg_189    |   9|          2|   25|         50|
    |indvar_flatten_reg_200     |   9|          2|   16|         32|
    |macRegisters_0_V_6_fu_108  |   9|          2|    8|         16|
    |macRegisters_1_V_6_fu_112  |   9|          2|    8|         16|
    |macRegisters_2_V_6_fu_116  |   9|          2|    8|         16|
    |macRegisters_3_V_6_fu_120  |   9|          2|    8|         16|
    |nm_reg_211                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_222                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   96|        194|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |exitcond_flatten_reg_1409  |   1|   0|    1|          0|
    |indvar_flatten1_reg_189    |  25|   0|   25|          0|
    |indvar_flatten_reg_200     |  16|   0|   16|          0|
    |macRegisters_0_V_6_fu_108  |   8|   0|    8|          0|
    |macRegisters_1_V_6_fu_112  |   8|   0|    8|          0|
    |macRegisters_2_V_6_fu_116  |   8|   0|    8|          0|
    |macRegisters_3_V_6_fu_120  |   8|   0|    8|          0|
    |nm_reg_211                 |   7|   0|    7|          0|
    |nm_t_mid2_reg_1418         |   6|   0|    6|          0|
    |p_Val2_23_1_reg_1535       |   8|   0|    8|          0|
    |p_Val2_23_2_reg_1540       |   8|   0|    8|          0|
    |p_Val2_23_3_reg_1545       |   8|   0|    8|          0|
    |p_Val2_s_reg_1530          |   8|   0|    8|          0|
    |sf_reg_222                 |   9|   0|    9|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_141_reg_1470           |   8|   0|    8|          0|
    |tmp_143_reg_1485           |   8|   0|    8|          0|
    |tmp_145_reg_1500           |   8|   0|    8|          0|
    |tmp_147_reg_1515           |   8|   0|    8|          0|
    |tmp_184_reg_1431           |  14|   0|   14|          0|
    |tmp_190_reg_1480           |   1|   0|    1|          0|
    |tmp_204_reg_1436           |   1|   0|    1|          0|
    |tmp_279_1_reg_1495         |   1|   0|    1|          0|
    |tmp_279_2_reg_1510         |   1|   0|    1|          0|
    |tmp_279_3_reg_1525         |   1|   0|    1|          0|
    |tmp_980_reg_1475           |   1|   0|    1|          0|
    |tmp_983_reg_1490           |   1|   0|    1|          0|
    |tmp_986_reg_1505           |   1|   0|    1|          0|
    |tmp_989_reg_1520           |   1|   0|    1|          0|
    |exitcond_flatten_reg_1409  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1418         |  64|  32|    6|          0|
    |tmp_204_reg_1436           |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 385|  96|  201|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new404 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

