
---------- Begin Simulation Statistics ----------
final_tick                                29717701500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846268                       # Number of bytes of host memory used
host_op_rate                                    87395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   653.06                       # Real time elapsed on the host
host_tick_rate                               45505077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029718                       # Number of seconds simulated
sim_ticks                                 29717701500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36991689                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 23464828                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.981180                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.981180                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2548040                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2018895                       # number of floating regfile writes
system.cpu.idleCycles                         5122978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1187859                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7947841                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.406636                       # Inst execution rate
system.cpu.iew.exec_refs                     19815527                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7904492                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4704083                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              13327148                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5990                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             87751                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8999123                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            94030928                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11911035                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1819786                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              83603983                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  15827                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1393668                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1061873                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1403071                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15973                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       881007                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         306852                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  86850496                       # num instructions consuming a value
system.cpu.iew.wb_count                      81816489                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652714                       # average fanout of values written-back
system.cpu.iew.wb_producers                  56688559                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.376562                       # insts written-back per cycle
system.cpu.iew.wb_sent                       83034515                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                118048759                       # number of integer regfile reads
system.cpu.int_regfile_writes                63154664                       # number of integer regfile writes
system.cpu.ipc                               0.504750                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.504750                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2178148      2.55%      2.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              62467940     73.13%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49681      0.06%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 12158      0.01%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               50737      0.06%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6826      0.01%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                79556      0.09%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38382      0.04%     75.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              136607      0.16%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4624      0.01%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             129      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             731      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              86      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            195      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10562983     12.37%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6142839      7.19%     95.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1724570      2.02%     97.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1967359      2.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               85423775                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4544339                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8608622                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3965821                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7558204                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1705351                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019963                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  840753     49.30%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2524      0.15%     49.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    316      0.02%     49.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   210      0.01%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   49      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 106807      6.26%     55.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                268873     15.77%     71.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            408590     23.96%     95.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            77207      4.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               80406639                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          218412533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     77850668                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         123443904                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   93999386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  85423775                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               31542                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        36956118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            155834                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          22661                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     36546307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      54312426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.572822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.256848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31120784     57.30%     57.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4094252      7.54%     64.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3946583      7.27%     72.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3633747      6.69%     78.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3626562      6.68%     85.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2761688      5.08%     90.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2622368      4.83%     95.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1565316      2.88%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              941126      1.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        54312426                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.437254                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            598267                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           959696                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             13327148                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8999123                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                38615536                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         59435404                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          441927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        192692                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1380031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1076                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2762466                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1076                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                11631820                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8666231                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1127508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5084453                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4194954                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.505512                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  640806                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1332                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          794933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             149823                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           645110                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       129854                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35696366                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            979330                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     49100506                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.162407                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.158707                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        32414714     66.02%     66.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4890192      9.96%     75.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2489033      5.07%     81.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3471488      7.07%     88.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1539063      3.13%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          731582      1.49%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          544468      1.11%     93.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          448644      0.91%     94.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2571322      5.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     49100506                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2571322                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14907240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14907240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15301478                       # number of overall hits
system.cpu.dcache.overall_hits::total        15301478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       448943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         448943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       455088                       # number of overall misses
system.cpu.dcache.overall_misses::total        455088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11343506991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11343506991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11343506991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11343506991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15356183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15356183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15756566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15756566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029235                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25267.143025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25267.143025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24925.963750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24925.963750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.052009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.187500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       216647                       # number of writebacks
system.cpu.dcache.writebacks::total            216647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       141302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       141302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141302                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       307641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       307641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       311789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       311789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7545408493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7545408493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7649950993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7649950993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24526.667424                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24526.667424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24535.666727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24535.666727                       # average overall mshr miss latency
system.cpu.dcache.replacements                 310508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10441401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10441401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       369409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        369409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7765985500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7765985500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10810810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10810810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21022.729549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21022.729549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       138367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       231042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       231042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4102403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4102403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17756.094130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17756.094130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4465839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4465839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3577521491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3577521491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44981.033156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44981.033156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2935                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2935                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3443004993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3443004993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44948.432656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44948.432656                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       394238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        394238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6145                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       400383                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       400383                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4148                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4148                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    104542500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    104542500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25203.109932                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25203.109932                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.440315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15613973                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            311020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.202473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.440315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31824152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31824152                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 25491954                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11883455                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  14970111                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                905033                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1061873                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4051759                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                157454                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              103156554                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                692171                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    11920683                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7906650                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         72094                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         32575                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           27594679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       56920081                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    11631820                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4985583                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25440391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2431598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        409                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6709                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         53609                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          821                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   8956633                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                612324                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           54312426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.040183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.215180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 36564540     67.32%     67.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   806080      1.48%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1215609      2.24%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1117162      2.06%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1373697      2.53%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1314128      2.42%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1125894      2.07%     80.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   964804      1.78%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  9830512     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             54312426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195705                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.957680                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      7792304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7792304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7792304                       # number of overall hits
system.cpu.icache.overall_hits::total         7792304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1164321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1164321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1164321                       # number of overall misses
system.cpu.icache.overall_misses::total       1164321                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17449024477                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17449024477                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17449024477                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17449024477                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8956625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8956625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8956625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8956625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.129996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.129996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129996                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14986.437999                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14986.437999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14986.437999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14986.437999                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13440                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               666                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.180180                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1069467                       # number of writebacks
system.cpu.icache.writebacks::total           1069467                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        93619                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        93619                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        93619                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        93619                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1070702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1070702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1070702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1070702                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15375900483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15375900483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15375900483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15375900483                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.119543                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119543                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.119543                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119543                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14360.578838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14360.578838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14360.578838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14360.578838                       # average overall mshr miss latency
system.cpu.icache.replacements                1069467                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7792304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7792304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1164321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1164321                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17449024477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17449024477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8956625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8956625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.129996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14986.437999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14986.437999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        93619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        93619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1070702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1070702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15375900483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15375900483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.119543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14360.578838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14360.578838                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.097410                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8863006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1070702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.277752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.097410                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18983952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18983952                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8967266                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        120173                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      649351                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5919825                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7091                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               15973                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4454642                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23768                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1616                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  29717701500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1061873                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 26198480                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6822342                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5825                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  15031762                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5192144                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               99562405                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 45666                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 315321                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  43025                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4737510                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              33                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           107000618                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   244303552                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                146119672                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2843118                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 43100509                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     109                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 102                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3088095                       # count of insts added to the skid buffer
system.cpu.rob.reads                        138397164                       # The number of ROB reads
system.cpu.rob.writes                       190782353                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1032001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               248464                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1280465                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1032001                       # number of overall hits
system.l2.overall_hits::.cpu.data              248464                       # number of overall hits
system.l2.overall_hits::total                 1280465                       # number of overall hits
system.l2.demand_misses::.cpu.inst              37887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62556                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             37887                       # number of overall misses
system.l2.overall_misses::.cpu.data             62556                       # number of overall misses
system.l2.overall_misses::total                100443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2842659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4530444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7373103500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2842659000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4530444500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7373103500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1069888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           311020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1380908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1069888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          311020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1380908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.035412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072737                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.035412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072737                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75029.931111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72422.221689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73405.847097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75029.931111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72422.221689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73405.847097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46173                       # number of writebacks
system.l2.writebacks::total                     46173                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         37887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        37887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2456440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3892037750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6348477750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2456440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3892037750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6348477750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.035412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.035412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072737                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64835.959564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62216.857696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63204.780323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64835.959564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62216.857696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63204.780323                       # average overall mshr miss latency
system.l2.replacements                          93032                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       216647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           216647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       216647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       216647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1068895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1068895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1068895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1068895                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  767                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        26000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        26000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             33296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2965901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2965901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.561439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69581.255132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69581.255132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2530109750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2530109750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.561439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.561439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59357.413490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59357.413490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1032001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1032001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        37887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2842659000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2842659000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1069888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1069888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.035412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75029.931111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75029.931111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        37887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2456440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2456440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.035412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64835.959564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64835.959564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        215168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            215168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1564543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1564543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       235099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        235099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78497.993076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78497.993076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1361928000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1361928000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68332.145903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68332.145903                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8117.228293                       # Cycle average of tags in use
system.l2.tags.total_refs                     2760769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101224                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.273858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.164876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3807.676541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4205.386875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.464804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.513353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990873                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22188456                       # Number of tag accesses
system.l2.tags.data_accesses                 22188456                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     46173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     37887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000766201500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2745                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              250636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43467                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100443                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46173                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.535519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.453589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.836615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2742     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2745                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.812750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.782731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1642     59.82%     59.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.57%     61.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1001     36.47%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.86%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6428352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2955072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    216.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29716862500                       # Total gap between requests
system.mem_ctrls.avgGap                     202684.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2424768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3994240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2953664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 81593389.717572882771                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 134406087.900169551373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 99390728.451862275600                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        37887                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62556                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        46173                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1206143000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1829051500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 707403318000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31835.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29238.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15320713.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2424768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4003584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6428352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2424768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2424768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2955072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2955072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        37887                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62556                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         100443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        46173                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         46173                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     81593390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    134720513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        216313903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     81593390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     81593390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     99438108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        99438108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     99438108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     81593390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    134720513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       315752011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               100297                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               46151                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2858                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1154625750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             501485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3035194500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11512.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30262.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71259                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27735                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.516660                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.328864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.248579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23573     49.68%     49.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12884     27.15%     76.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4182      8.81%     85.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1986      4.19%     89.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1182      2.49%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          718      1.51%     93.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          540      1.14%     94.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          423      0.89%     95.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1961      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6419008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2953664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              215.999478                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               99.390728                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       173002200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        91949055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      367610040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     121620780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2345466240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8875654680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3937362240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15912665235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   535.460834                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10144247000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    992160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18581294500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       165819360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        88119900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      348510540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     119287440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2345466240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8704798890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4081240800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15853243170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.461283                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10518332250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    992160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18207209250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              57818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46173                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46074                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42625                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         57818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       293135                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       293135                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 293135                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9383424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9383424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9383424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100445                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            94346000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          125553750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1305801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       262820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1069467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140720                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1070702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       235099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3210057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       934086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4144143                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    136918720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33770688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              170689408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           93846                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3007168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1475523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1470099     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5424      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1475523                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  29717701500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2667347000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1606408787                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         467140547                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
