* c:\fossee\esim\library\subcircuitlibrary\dsr_latch\dsr_latch.cir

.include 3_and.sub
* u3  net-_u2-pad2_ net-_u13-pad1_ d_buffer
* u5  net-_u4-pad2_ net-_u14-pad1_ d_buffer
* u7  net-_u6-pad2_ net-_u7-pad2_ d_buffer
* u2  /mr_bar net-_u2-pad2_ d_inverter
* u4  /e_bar net-_u4-pad2_ d_inverter
* u6  /s0_bar net-_u6-pad2_ d_inverter
x1 net-_u14-pad1_ net-_u7-pad2_ /d0 net-_u9-pad2_ 3_and
* u12  /q0 /d0 net-_u12-pad3_ d_and
* u14  net-_u14-pad1_ net-_u14-pad2_ d_inverter
* u9  net-_u12-pad3_ net-_u9-pad2_ net-_u11-pad2_ d_nor
* u11  net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
* u15  /q0 net-_u14-pad2_ net-_u11-pad1_ d_nand
* u8  net-_u11-pad3_ net-_u10-pad2_ d_inverter
* u13  net-_u13-pad1_ net-_u10-pad1_ d_inverter
* u10  net-_u10-pad1_ net-_u10-pad2_ /q0 d_and
* u1  /e_bar /s0_bar /d0 /d1 /s2_bar /d2 /d3 /mr_bar /q3 /s3_bar /q2 /q1 /s1_bar /q0 port
* u21  net-_u20-pad2_ net-_u21-pad2_ d_buffer
* u20  /s1_bar net-_u20-pad2_ d_inverter
x2 net-_u14-pad1_ net-_u21-pad2_ /d1 net-_u23-pad2_ 3_and
* u26  /q1 /d1 net-_u23-pad1_ d_and
* u28  net-_u14-pad1_ net-_u28-pad2_ d_inverter
* u23  net-_u23-pad1_ net-_u23-pad2_ net-_u23-pad3_ d_nor
* u25  net-_u25-pad1_ net-_u23-pad3_ net-_u22-pad1_ d_and
* u29  /q1 net-_u28-pad2_ net-_u25-pad1_ d_nand
* u22  net-_u22-pad1_ net-_u22-pad2_ d_inverter
* u27  net-_u13-pad1_ net-_u24-pad1_ d_inverter
* u24  net-_u24-pad1_ net-_u22-pad2_ /q1 d_and
* u35  net-_u34-pad2_ net-_u35-pad2_ d_buffer
* u34  /s2_bar net-_u34-pad2_ d_inverter
x3 net-_u14-pad1_ net-_u35-pad2_ /d2 net-_u37-pad2_ 3_and
* u40  /q2 /d2 net-_u37-pad1_ d_and
* u42  net-_u14-pad1_ net-_u42-pad2_ d_inverter
* u37  net-_u37-pad1_ net-_u37-pad2_ net-_u37-pad3_ d_nor
* u39  net-_u39-pad1_ net-_u37-pad3_ net-_u36-pad1_ d_and
* u43  /q2 net-_u42-pad2_ net-_u39-pad1_ d_nand
* u36  net-_u36-pad1_ net-_u36-pad2_ d_inverter
* u41  net-_u13-pad1_ net-_u38-pad1_ d_inverter
* u38  net-_u38-pad1_ net-_u36-pad2_ /q2 d_and
* u49  net-_u48-pad2_ net-_u49-pad2_ d_buffer
* u48  /s3_bar net-_u48-pad2_ d_inverter
x4 net-_u14-pad1_ net-_u49-pad2_ /d3 net-_u51-pad2_ 3_and
* u54  /q3 /d3 net-_u51-pad1_ d_and
* u56  net-_u14-pad1_ net-_u56-pad2_ d_inverter
* u51  net-_u51-pad1_ net-_u51-pad2_ net-_u51-pad3_ d_nor
* u53  net-_u53-pad1_ net-_u51-pad3_ net-_u50-pad1_ d_and
* u57  /q3 net-_u56-pad2_ net-_u53-pad1_ d_nand
* u50  net-_u50-pad1_ net-_u50-pad2_ d_inverter
* u55  net-_u13-pad1_ net-_u52-pad1_ d_inverter
* u52  net-_u52-pad1_ net-_u50-pad2_ /q3 d_and
a1 net-_u2-pad2_ net-_u13-pad1_ u3
a2 net-_u4-pad2_ net-_u14-pad1_ u5
a3 net-_u6-pad2_ net-_u7-pad2_ u7
a4 /mr_bar net-_u2-pad2_ u2
a5 /e_bar net-_u4-pad2_ u4
a6 /s0_bar net-_u6-pad2_ u6
a7 [/q0 /d0 ] net-_u12-pad3_ u12
a8 net-_u14-pad1_ net-_u14-pad2_ u14
a9 [net-_u12-pad3_ net-_u9-pad2_ ] net-_u11-pad2_ u9
a10 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
a11 [/q0 net-_u14-pad2_ ] net-_u11-pad1_ u15
a12 net-_u11-pad3_ net-_u10-pad2_ u8
a13 net-_u13-pad1_ net-_u10-pad1_ u13
a14 [net-_u10-pad1_ net-_u10-pad2_ ] /q0 u10
a15 net-_u20-pad2_ net-_u21-pad2_ u21
a16 /s1_bar net-_u20-pad2_ u20
a17 [/q1 /d1 ] net-_u23-pad1_ u26
a18 net-_u14-pad1_ net-_u28-pad2_ u28
a19 [net-_u23-pad1_ net-_u23-pad2_ ] net-_u23-pad3_ u23
a20 [net-_u25-pad1_ net-_u23-pad3_ ] net-_u22-pad1_ u25
a21 [/q1 net-_u28-pad2_ ] net-_u25-pad1_ u29
a22 net-_u22-pad1_ net-_u22-pad2_ u22
a23 net-_u13-pad1_ net-_u24-pad1_ u27
a24 [net-_u24-pad1_ net-_u22-pad2_ ] /q1 u24
a25 net-_u34-pad2_ net-_u35-pad2_ u35
a26 /s2_bar net-_u34-pad2_ u34
a27 [/q2 /d2 ] net-_u37-pad1_ u40
a28 net-_u14-pad1_ net-_u42-pad2_ u42
a29 [net-_u37-pad1_ net-_u37-pad2_ ] net-_u37-pad3_ u37
a30 [net-_u39-pad1_ net-_u37-pad3_ ] net-_u36-pad1_ u39
a31 [/q2 net-_u42-pad2_ ] net-_u39-pad1_ u43
a32 net-_u36-pad1_ net-_u36-pad2_ u36
a33 net-_u13-pad1_ net-_u38-pad1_ u41
a34 [net-_u38-pad1_ net-_u36-pad2_ ] /q2 u38
a35 net-_u48-pad2_ net-_u49-pad2_ u49
a36 /s3_bar net-_u48-pad2_ u48
a37 [/q3 /d3 ] net-_u51-pad1_ u54
a38 net-_u14-pad1_ net-_u56-pad2_ u56
a39 [net-_u51-pad1_ net-_u51-pad2_ ] net-_u51-pad3_ u51
a40 [net-_u53-pad1_ net-_u51-pad3_ ] net-_u50-pad1_ u53
a41 [/q3 net-_u56-pad2_ ] net-_u53-pad1_ u57
a42 net-_u50-pad1_ net-_u50-pad2_ u50
a43 net-_u13-pad1_ net-_u52-pad1_ u55
a44 [net-_u52-pad1_ net-_u50-pad2_ ] /q3 u52
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u3 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u5 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u7 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u9 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u15 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u21 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u23 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u29 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u35 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u40 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u42 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u37 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u39 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u43 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u36 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u38 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u49 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u48 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u54 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u56 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u51 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u53 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u57 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u50 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u55 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u52 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
