---
zotero-key: 78JRZEHX
zt-attachments:
  - "34"
title: "AI-assisted Synthesis in Next Generation EDA: Promises, Challenges, and Prospects"
citekey: wuAIassistedSynthesisNext2022
import-date: 2023-12-13T07:32:20.000Z
tags: "#reading"
---
[Check at Zotero](zotero://select/library/items/78JRZEHX) | [attachment](<file:///D:/my_files/studying_stuffs/zotero_paper_vault/storage/QJBKAC2H/2022_AI-assisted%20Synthesis%20in%20Next%20Generation%20EDA_Wu%20et%20al.pdf>)

> [!abstract]- ABSTRACT
> Despite the great advance achieved by electronic design automation (EDA) tools, there is still a long way towards hardware agile development, whose ultimate goal is to reduce chip development cycles from years to months or even weeks. Hardware development typically involves many optimization-evaluation iterations, indicating that (1) fast and accurate quality-of-result (QoR) evaluation and (2) efficient optimization, either independently or integrally, will conspicuously improve the development efficiency. Specifically, targeting high-level synthesis and logic synthesis, we investigate (1) the power of exploiting graph neural networks (GNNs) for generalizable and accurate performance predictions, (2) the efficacy of applying reinforcement learning (RL) for design exploration, and (3) the superiority of combining GNN and RL to solve EDA problems. Experimental results demonstrate the promises of infusing intelligence into design synthesis and EDA tools. On top of current endeavors, we summarize the challenges in the respective EDA contexts and the prospects toward next generation EDA tools.

> [!info]- metadata
> - publish date: 2022
> - title: AI-assisted Synthesis in Next Generation EDA: Promises, Challenges, and Prospects
> - authors: Wu et al.
> - tags: 
> - url: [find it here](https://ieeexplore.ieee.org/abstract/document/9978382 )

### interesting insights

> [!note] [@Page 207](zotero://open-pdf/library/items/QJBKAC2H?page=1&annotation=GCSUFD4Z)
>  ![[imgs/GCSUFD4Z.png]]
>  <span style="background:rgba(248, 255, 0, 0.28)"></span>
> ^GCSUFD4ZaQJBKAC2Hp1

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=8B4B9UCA)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">HLS and logic synthesis for 1 fast and accurate QoR evaluation and 2 efficient optimization.</span>
> ^8B4B9UCAaQJBKAC2Hp2

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=4EYH89NZ)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">graph neural networks (GNNs) for fast, accurate, and generalizable performance predictions in HLS and logic synthesis</span>
> ^4EYH89NZaQJBKAC2Hp2

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=4QGV3YZG)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">flexible and automatic design exploration in HLS enabled by reinforcement learning (RL)</span>
> ^4QGV3YZGaQJBKAC2Hp2

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=FCKBI9XK)
>  
>  <span style="background:rgba(248, 255, 0, 0.28)">Off-the-shelf approach. The first approach directly predicts post-implementation performance metrics based on IR graphs.</span>
> ^FCKBI9XKaQJBKAC2Hp2

### definitions

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=BZY8EHDB)
>  
>  <span style="background:rgba(92, 92, 92, 0.2)">data are naturally represented in graphs for many EDA tasks</span>
> ^BZY8EHDBaQJBKAC2Hp2

### future work

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=7YUM8VYY)
>  
>  <span style="background:#d3f8b6">quick and accurate QoR evaluation at early design stages, even before HLS, is highly expected</span>
> ^7YUM8VYYaQJBKAC2Hp2

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=L4H39C7L)
>  
>  <span style="background:#d3f8b6">more advanced methods are expected for generalizable and accurate HLS performance predictions</span>
> ^L4H39C7LaQJBKAC2Hp2

> [!note] [@Page 208](zotero://open-pdf/library/items/QJBKAC2H?page=2&annotation=IIWQS7B2)
>  
>  <span style="background:#d3f8b6">awaits a comprehensive comparison among prediction strategies at different HLS stages in terms of prediction accuracy and timeliness</span>
> ^IIWQS7B2aQJBKAC2Hp2
