# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Downloads/TH_DTS-master/TH_DTS-master/project_adder.srcs/sources_1/new/JK_FF.vhd" \
"../../../../../Downloads/TH_DTS-master/TH_DTS-master/project_adder.srcs/sources_1/new/Bai10.vhd" \

# Do not sort compile order
nosort
