<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1760113288">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1760113288"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1760113289"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1760113296"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1760113233">
            <Task name="Map" build_result="2" update_result="0" update_time="1760113233"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1759861944"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1760113276">
            <Task name="PAR" build_result="2" update_result="0" update_time="1760113276"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1760113282"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1760113226">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1760113226"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1760113296"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1760027265"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1760027265"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1760113288" last_build_size="1256"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1760113288" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1760113282" last_build_size="17989"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1760113276" last_build_size="345282"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1760113232" last_build_size="204525"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1760113218" last_build_size="373358"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1760113225" last_build_size="109219"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1760113296" last_build_size="3078652"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1760113296" last_build_size="3415572"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1760113289" last_build_size="55228"/>
    </Strategy>
</BuildStatus>
               