#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun  4 11:24:11 2022
# Process ID: 1252
# Current directory: E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2
# Command line: vivado.exe -log dual_cam_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_cam_display.tcl
# Log file: E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/dual_cam_display.vds
# Journal file: E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source dual_cam_display.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/education/no12/week12/dual_cam_display_ov5640_k7/usr_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.cache/ip 
Command: synth_design -top dual_cam_display -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13960 
WARNING: [Synth 8-976] start has already been declared [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:146]
WARNING: [Synth 8-2654] second declaration of start ignored [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:146]
INFO: [Synth 8-994] start is declared here [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 510.148 ; gain = 106.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_cam_display' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/dual_cam_display.v:13]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clocks' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/clocks.v:13]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'clk_200M' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/clk_200M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_200M' (2#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/clk_200M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (3#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/clocks.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_resets' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/top_resets.v:14]
INFO: [Synth 8-6157] synthesizing module 'syn_block' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/syn_block.v:18]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'syn_block' (5#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/syn_block.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top_resets' (6#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/top_resets.v:14]
INFO: [Synth 8-6157] synthesizing module 'image_capture' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_capture' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CMOS_OV5640RST' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/CMOS_CONFIG/CMOS_OV5640RST.v:23]
	Parameter COUNT_HAF bound to: 40000 - type: integer 
	Parameter COUNT_MAX bound to: 80000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CMOS_OV5640RST' (7#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/CMOS_CONFIG/CMOS_OV5640RST.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_config_state' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:14]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_I2C_WR_CHECK bound to: 3'b001 
	Parameter S_I2C_WR_REQ bound to: 3'b010 
	Parameter S_WAIT_I2C_WR bound to: 3'b011 
	Parameter S_I2C_WR_DONE bound to: 3'b100 
	Parameter S_I2C_CONFIG_DONE bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:74]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (8#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (9#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (10#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:11]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config_state does not have driver. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:38]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config_state' (11#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:14]
INFO: [Synth 8-6157] synthesizing module 'lut_ov5640_rgb565_640_480' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/lut_ov5640_rgb565_640_480.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lut_ov5640_rgb565_640_480' (12#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/lut_ov5640_rgb565_640_480.v:3]
INFO: [Synth 8-6157] synthesizing module 'cmos_8_16bit' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_8_16bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cmos_8_16bit' (13#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_8_16bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'cmos_write_req_gen' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_write_req_gen.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cmos_write_req_gen' (14#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_write_req_gen.v:12]
INFO: [Synth 8-6157] synthesizing module 'frame_write' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:13]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_16i_64o_512' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/afifo_16i_64o_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_16i_64o_512' (15#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/afifo_16i_64o_512_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (9) of module 'afifo_16i_64o_512' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:60]
WARNING: [Synth 8-350] instance 'write_buf' of module 'afifo_16i_64o_512' requires 13 connections, but only 11 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:50]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_write_state' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ACK bound to: 3'b001 
	Parameter S_CHECK_FIFO bound to: 3'b010 
	Parameter S_WRITE_BURST bound to: 3'b011 
	Parameter S_WRITE_BURST_DATA_REQ bound to: 3'b100 
	Parameter S_WRITE_BURST_END bound to: 3'b101 
	Parameter S_END bound to: 3'b110 
INFO: [Synth 8-4471] merging register 'write_req_ack_reg' into 'fifo_aclr_reg' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:196]
WARNING: [Synth 8-6014] Unused sequential element write_req_ack_reg was removed.  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:196]
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_write_state' (16#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:14]
WARNING: [Synth 8-689] width (16) of port connection 'rdusedw' does not match port width (9) of module 'frame_fifo_write_state' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:92]
INFO: [Synth 8-6155] done synthesizing module 'frame_write' (17#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:13]
WARNING: [Synth 8-3848] Net cmos_config_done in module/entity channel_capture does not have driver. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:35]
INFO: [Synth 8-6155] done synthesizing module 'channel_capture' (18#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_write_arbi' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_write_arbi.v:11]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_WRITE bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_WRITE bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_WRITE bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_WRITE bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'mem_write_arbi' (19#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_write_arbi.v:11]
WARNING: [Synth 8-350] instance 'mem_write_arbi_m0' of module 'mem_write_arbi' requires 32 connections, but only 20 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
INFO: [Synth 8-6155] done synthesizing module 'image_capture' (20#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_control' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:13]
	Parameter BURAST_WADDR bound to: 2048 - type: integer 
	Parameter BURAST_RADDR bound to: 2048 - type: integer 
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RR_WAIT bound to: 3'b101 
	Parameter S_RR_DONE bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element reg_rready_reg was removed.  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:470]
INFO: [Synth 8-6155] done synthesizing module 'AXI_MASTER' (21#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:13]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_AWID' does not match port width (1) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:130]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_AWADDR' does not match port width (32) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:131]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_BID' does not match port width (1) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:148]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_ARID' does not match port width (1) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:153]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_ARADDR' does not match port width (32) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:154]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_RID' does not match port width (1) of module 'AXI_MASTER' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:165]
WARNING: [Synth 8-350] instance 'u_aq_axi_master' of module 'AXI_MASTER' requires 60 connections, but only 58 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:126]
INFO: [Synth 8-6157] synthesizing module 'ddr3' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/ddr3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3' (22#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-689] width (14) of port connection 'ddr3_addr' does not match port width (15) of module 'ddr3' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:195]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (30) of module 'ddr3' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:225]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (30) of module 'ddr3' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:248]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'ddr3' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:252]
WARNING: [Synth 8-350] instance 'mig_inst' of module 'ddr3' requires 66 connections, but only 65 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:193]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity memory_control does not have driver. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:95]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity memory_control does not have driver. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:116]
INFO: [Synth 8-6155] done synthesizing module 'memory_control' (23#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_control' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'color_bar' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/color_bar.v:12]
	Parameter H_ACTIVE bound to: 16'b0000010100000000 
	Parameter H_FP bound to: 16'b0000000001101110 
	Parameter H_SYNC bound to: 16'b0000000000101000 
	Parameter H_BP bound to: 16'b0000000011011100 
	Parameter V_ACTIVE bound to: 16'b0000001011010000 
	Parameter V_FP bound to: 16'b0000000000000101 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000010100 
	Parameter HS_POL bound to: 1'b1 
	Parameter VS_POL bound to: 1'b1 
	Parameter H_TOTAL bound to: 16'b0000011001110010 
	Parameter V_TOTAL bound to: 16'b0000001011101110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (24#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/color_bar.v:12]
INFO: [Synth 8-6157] synthesizing module 'video_rect_read_data' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:12]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/timing_gen_xy.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (25#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/timing_gen_xy.v:11]
WARNING: [Synth 8-5788] Register pos_hs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:62]
WARNING: [Synth 8-5788] Register pos_vs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:63]
WARNING: [Synth 8-5788] Register pos_de_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:64]
INFO: [Synth 8-6155] done synthesizing module 'video_rect_read_data' (26#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:12]
WARNING: [Synth 8-689] width (24) of port connection 'vout_data' does not match port width (16) of module 'video_rect_read_data' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:149]
WARNING: [Synth 8-689] width (24) of port connection 'timing_data' does not match port width (16) of module 'video_rect_read_data' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:167]
INFO: [Synth 8-6157] synthesizing module 'frame_read' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter READ_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_64i_16o_128' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/afifo_64i_16o_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_64i_16o_128' (27#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/afifo_64i_16o_128_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (9) of module 'afifo_64i_16o_128' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:71]
WARNING: [Synth 8-350] instance 'read_buf' of module 'afifo_64i_16o_128' requires 13 connections, but only 11 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:60]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_read_state' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ACK bound to: 3'b001 
	Parameter S_CHECK_FIFO bound to: 3'b010 
	Parameter S_READ_BURST bound to: 3'b011 
	Parameter S_READ_BURST_DATA_VALID bound to: 3'b100 
	Parameter S_READ_BURST_END bound to: 3'b101 
	Parameter S_END bound to: 3'b110 
INFO: [Synth 8-4471] merging register 'read_req_ack_reg' into 'fifo_aclr_reg' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:188]
WARNING: [Synth 8-6014] Unused sequential element read_req_ack_reg was removed.  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:188]
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_read_state' (28#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:14]
INFO: [Synth 8-6155] done synthesizing module 'frame_read' (29#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_read_arbi' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:2]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_READ bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_READ bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_READ bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_READ bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
WARNING: [Synth 8-6014] Unused sequential element cnt_timer_reg was removed.  [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'mem_read_arbi' (30#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:2]
WARNING: [Synth 8-350] instance 'mem_read_arbi_m0' of module 'mem_read_arbi' requires 32 connections, but only 20 given [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:230]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (31#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (32#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_cam_display' (33#1) [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/new/dual_cam_display.v:13]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RLAST
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
WARNING: [Synth 8-3331] design channel_capture has unconnected port cmos_config_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 560.480 ; gain = 156.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:188]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_req to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[9] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[8] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[7] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[6] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[5] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[4] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[3] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[2] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[1] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[0] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[24] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[23] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[22] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[21] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[20] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[19] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[18] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[17] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[16] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[15] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[14] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[13] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[12] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[11] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[10] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[9] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[8] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[7] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[6] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[5] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[4] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[3] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[2] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[1] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[0] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[63] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[62] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[61] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[60] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[59] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[58] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[57] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[56] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[55] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[54] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[53] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[52] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[51] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[50] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[49] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[48] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[47] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[46] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[45] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[44] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[43] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[42] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[41] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[40] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[39] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[38] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[37] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[36] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[35] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[34] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[33] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[32] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[31] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[30] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[29] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[28] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[27] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[26] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[25] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[24] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[23] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[22] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[21] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[20] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[19] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[18] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[17] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[16] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[15] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[14] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[13] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[12] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[11] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[10] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[9] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[8] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[7] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[6] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[5] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[4] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[3] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[2] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[1] to constant 0 [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:171]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 560.480 ; gain = 156.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 560.480 ; gain = 156.707
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128/afifo_64i_16o_128_in_context.xdc] for cell 'inst_display_control/frame_read_m0/read_buf'
Finished Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128/afifo_64i_16o_128_in_context.xdc] for cell 'inst_display_control/frame_read_m0/read_buf'
Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128/afifo_64i_16o_128_in_context.xdc] for cell 'inst_display_control/frame_read_m1/read_buf'
Finished Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128/afifo_64i_16o_128_in_context.xdc] for cell 'inst_display_control/frame_read_m1/read_buf'
Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/afifo_16i_64o_512/afifo_16i_64o_512/afifo_16i_64o_512_in_context.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf'
Finished Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/afifo_16i_64o_512/afifo_16i_64o_512/afifo_16i_64o_512_in_context.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf'
Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/afifo_16i_64o_512/afifo_16i_64o_512/afifo_16i_64o_512_in_context.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf'
Finished Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/afifo_16i_64o_512/afifo_16i_64o_512/afifo_16i_64o_512_in_context.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf'
Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M/clk_200M_in_context.xdc] for cell 'inst_clocks/clk_ref_m0'
Finished Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M/clk_200M_in_context.xdc] for cell 'inst_clocks/clk_ref_m0'
Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'inst_display_control/hdmi_inst'
Finished Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'inst_display_control/hdmi_inst'
Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'inst_memory_control/mig_inst'
Finished Parsing XDC File [e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'inst_memory_control/mig_inst'
Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */SyncAsync*/oSyncStages*/PRE || NAME =~ */SyncAsync*/oSyncStages*/CLR} -hier'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:41]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'cmos2_pclk_IBUF'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:118]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:145]
WARNING: [Vivado 12-508] No pins matched 'frame_read_m1/frame_fifo_read_m0/fifo_aclr_reg/C'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:146]
WARNING: [Vivado 12-508] No pins matched 'video_rect_read_data_m1/read_req_reg/D'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:146]
WARNING: [Vivado 12-508] No pins matched 'frame_read_m0/frame_fifo_read_m0/fifo_aclr_reg/C'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:147]
WARNING: [Vivado 12-508] No pins matched 'video_rect_read_data_m0/read_req_reg/D'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:147]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:151]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:152]
Finished Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dual_cam_display_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_cam_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_cam_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 967.547 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 967.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 967.547 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 967.547 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_display_control/frame_read_m0/read_buf' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_display_control/frame_read_m1/read_buf' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_image_capture/channel1_capture/frame_write_m0/write_buf' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'inst_image_capture/channel2_capture/frame_write_m0/write_buf' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M/clk_200M_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M/clk_200M_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_clk_n. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_clk_n. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_clk_p. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_clk_p. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_n[0]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_n[0]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_n[1]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_n[1]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_n[2]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_n[2]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_p[0]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_p[0]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_p[1]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_p[1]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_data_p[2]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_data_p[2]. (constraint file  E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/.Xil/Vivado-1252-DESKTOP-5V6VM4C/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 143).
Applied set_property DONT_TOUCH = true for inst_display_control/frame_read_m0/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_display_control/frame_read_m1/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_image_capture/channel1_capture/frame_write_m0/write_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_image_capture/channel2_capture/frame_write_m0/write_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_clocks/clk_ref_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_display_control/hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_memory_control/mig_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'i2c_config_state'
INFO: [Synth 8-5544] ROM "i2c_write_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'frame_fifo_write_state'
INFO: [Synth 8-5544] ROM "write_finish" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'mem_write_arbi'
INFO: [Synth 8-5546] ROM "cnt_timer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_wr_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'curr_rd_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-5546] ROM "reg_wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "WR_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WR_DONE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_w_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_wr_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_awvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD_DONE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_r_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rd_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_arvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_rd_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'frame_fifo_read_state'
INFO: [Synth 8-5544] ROM "read_finish" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'mem_read_arbi'
INFO: [Synth 8-5546] ROM "rd_burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0110 |                             0000
           S_WR_DEV_ADDR |                             1001 |                             0001
           S_WR_REG_ADDR |                             0100 |                             0010
          S_WR_REG_ADDR1 |                             0101 |                             1101
               S_WR_DATA |                             0000 |                             0011
          S_RD_DEV_ADDR0 |                             1011 |                             0110
           S_WR_ERR_NACK |                             1010 |                             0101
               S_WR_STOP |                             0001 |                             1011
                S_WR_ACK |                             0010 |                             0100
           S_RD_REG_ADDR |                             1101 |                             0111
          S_RD_REG_ADDR1 |                             1110 |                             1110
          S_RD_DEV_ADDR1 |                             1111 |                             1000
               S_RD_DATA |                             1100 |                             1001
               S_RD_STOP |                             0111 |                             1010
                S_RD_ACK |                             1000 |                             1111
                  S_WAIT |                             0011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
          S_I2C_WR_CHECK |                              001 |                              001
            S_I2C_WR_REQ |                              010 |                              010
           S_WAIT_I2C_WR |                              011 |                              011
           S_I2C_WR_DONE |                              100 |                              100
       S_I2C_CONFIG_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'i2c_config_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                          0000001 |                              000
                   S_ACK |                          0000010 |                              001
            S_CHECK_FIFO |                          0000100 |                              010
           S_WRITE_BURST |                          0001000 |                              011
  S_WRITE_BURST_DATA_REQ |                          0010000 |                              100
       S_WRITE_BURST_END |                          0100000 |                              101
                   S_END |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'frame_fifo_write_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000010000 |                           000000
               CH0_CHECK |                00000000010000000 |                           000001
               CH0_BEGIN |                00000010000000000 |                           000010
               CH0_WRITE |                00000001000000000 |                           000011
                 CH0_END |                00000000000000001 |                           000100
               CH1_CHECK |                00000000000000010 |                           000101
               CH1_BEGIN |                01000000000000000 |                           000110
               CH1_WRITE |                00010000000000000 |                           000111
                 CH1_END |                00100000000000000 |                           001000
               CH2_CHECK |                10000000000000000 |                           001001
               CH2_BEGIN |                00001000000000000 |                           001010
               CH2_WRITE |                00000100000000000 |                           001011
                 CH2_END |                00000000100000000 |                           001100
               CH3_CHECK |                00000000001000000 |                           001101
               CH3_BEGIN |                00000000000100000 |                           001110
               CH3_WRITE |                00000000000000100 |                           001111
                 CH3_END |                00000000000001000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'mem_write_arbi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                          0000001 |                              000
               S_WA_WAIT |                          0000010 |                              001
              S_WA_START |                          0000100 |                              010
               S_WD_WAIT |                          0001000 |                              011
               S_WD_PROC |                          0010000 |                              100
               S_WR_WAIT |                          0100000 |                              101
               S_WR_DONE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_wr_state_reg' using encoding 'one-hot' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                          0000001 |                              000
               S_RA_WAIT |                          0000010 |                              001
              S_RA_START |                          0000100 |                              010
               S_RD_WAIT |                          0001000 |                              011
               S_RD_PROC |                          0010000 |                              100
               S_RR_WAIT |                          0100000 |                              101
               S_RR_DONE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_rd_state_reg' using encoding 'one-hot' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                          0000001 |                              000
                   S_ACK |                          0000010 |                              001
            S_CHECK_FIFO |                          0000100 |                              010
            S_READ_BURST |                          0001000 |                              011
 S_READ_BURST_DATA_VALID |                          0010000 |                              100
        S_READ_BURST_END |                          0100000 |                              101
                   S_END |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'frame_fifo_read_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000010000 |                           000000
               CH0_CHECK |                00000000010000000 |                           000001
               CH0_BEGIN |                00000010000000000 |                           000010
                CH0_READ |                00000001000000000 |                           000011
                 CH0_END |                00000000000000001 |                           000100
               CH1_CHECK |                00000000000000010 |                           000101
               CH1_BEGIN |                01000000000000000 |                           000110
                CH1_READ |                00010000000000000 |                           000111
                 CH1_END |                00100000000000000 |                           001000
               CH2_CHECK |                10000000000000000 |                           001001
               CH2_BEGIN |                00001000000000000 |                           001010
                CH2_READ |                00000100000000000 |                           001011
                 CH2_END |                00000000100000000 |                           001100
               CH3_CHECK |                00000000001000000 |                           001101
               CH3_BEGIN |                00000000000100000 |                           001110
                CH3_READ |                00000000000000100 |                           001111
                 CH3_END |                00000000000001000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'mem_read_arbi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 18    
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 140   
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 6     
	   4 Input     25 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   5 Input     25 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 2     
	  17 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 43    
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 46    
	   6 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	  15 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 103   
	  18 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module top_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module CMOS_OV5640RST 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module lut_ov5640_rgb565_640_480 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cmos_8_16bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cmos_write_req_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module frame_fifo_write_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module mem_write_arbi 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module AXI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 11    
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 14    
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module video_rect_read_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module frame_fifo_read_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module mem_read_arbi 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   5 Input     25 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_aq_axi_master/next_wr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_aq_axi_master/next_rd_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_aq_axi_master/reg_wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_aq_axi_master/reg_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/hs_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design channel_capture has unconnected port cmos_config_done
WARNING: [Synth 8-3331] design channel_capture__xdcDup__1 has unconnected port cmos_config_done
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_g_reg_reg[0]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_g_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_g_reg_reg[1]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_g_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_g_reg_reg[2]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_g_reg_reg[3]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_g_reg_reg[4]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_b_reg_reg[0]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_b_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_b_reg_reg[1]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_b_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_b_reg_reg[2]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_b_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_b_reg_reg[3]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_r_reg_reg[0]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_r_reg_reg[1]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_r_reg_reg[2]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_r_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/color_bar_m0/rgb_r_reg_reg[3]' (FDRE) to 'inst_display_control/color_bar_m0/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[7]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[2]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[7]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[0]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[2]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[5]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[6]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[7]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[8]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[9]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[0]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[1]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[2]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[3]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[11]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[12]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[13]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[14]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[5]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[6]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[7]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[8]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[9]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[0]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[1]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[2]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[3]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[11]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[12]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[13]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[14]' (FDC) to 'inst_display_control/video_rect_read_data_m0/pos_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[12]' (FDR) to 'inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[12]' (FDR) to 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[11]' (FDR) to 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[5]' (FDR) to 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[8]' (FDR) to 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[2]' (FDR) to 'inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state_reg[3]) is unused and will be removed from module dual_cam_display.
WARNING: [Synth 8-3332] Sequential element (inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[11]) is unused and will be removed from module dual_cam_display.
WARNING: [Synth 8-3332] Sequential element (inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[8]) is unused and will be removed from module dual_cam_display.
WARNING: [Synth 8-3332] Sequential element (inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[5]) is unused and will be removed from module dual_cam_display.
WARNING: [Synth 8-3332] Sequential element (inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[3]) is unused and will be removed from module dual_cam_display.
WARNING: [Synth 8-3332] Sequential element (inst_display_control/mem_read_arbi_m0/FSM_onehot_read_state_reg[2]) is unused and will be removed from module dual_cam_display.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[0]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[1]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[2]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[3]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[4]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[5]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[6]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[7]' (FDRE) to 'inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel1_capture /\frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /i_14/\frame_write_m0/frame_fifo_write_m0/write_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[0]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[1]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[2]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[3]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[4]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[5]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[6]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[7]' (FDRE) to 'inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_image_capture/channel2_capture /\frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /i_0/\frame_fifo_read_m0/read_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[0]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[1]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[2]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[3]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[4]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[5]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[6]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[7]' (FDRE) to 'inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m0 /\frame_fifo_read_m0/rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /i_0/\frame_fifo_read_m0/read_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[0]' (FDRE) to 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[1]' (FDRE) to 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[2]' (FDRE) to 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[3]' (FDRE) to 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[4]' (FDRE) to 'inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_display_control/frame_read_m1 /\frame_fifo_read_m0/rd_burst_len_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clocks/clk_ref_m0/clk_out1' to pin 'inst_clocks/clk_ref_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clocks/clk_ref_m0/clk_out2' to pin 'inst_clocks/clk_ref_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clocks/clk_ref_m0/clk_out3' to pin 'inst_clocks/clk_ref_m0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clocks/clk_ref_m0/clk_out4' to pin 'inst_clocks/clk_ref_m0/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clocks/clk_ref_m0/clk_out5' to pin 'inst_clocks/clk_ref_m0/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_memory_control/mig_inst/ui_clk' to pin 'inst_memory_control/mig_inst/bbstub_ui_clk/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 967.547 ; gain = 563.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_200M          |         1|
|2     |afifo_64i_16o_128 |         2|
|3     |rgb2dvi_0         |         1|
|4     |afifo_16i_64o_512 |         2|
|5     |ddr3              |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |afifo_16i_64o_512    |     1|
|2     |afifo_16i_64o_512__2 |     1|
|3     |afifo_64i_16o_128    |     1|
|4     |afifo_64i_16o_128__2 |     1|
|5     |clk_200M             |     1|
|6     |ddr3                 |     1|
|7     |rgb2dvi_0            |     1|
|8     |BUFG                 |     2|
|9     |BUFGCE               |     1|
|10    |CARRY4               |   135|
|11    |LUT1                 |   149|
|12    |LUT2                 |   360|
|13    |LUT3                 |   290|
|14    |LUT4                 |   306|
|15    |LUT5                 |   169|
|16    |LUT6                 |   612|
|17    |MUXF7                |     8|
|18    |FDCE                 |   336|
|19    |FDPE                 |     4|
|20    |FDRE                 |  1051|
|21    |FDSE                 |    24|
|22    |IBUF                 |    22|
|23    |IOBUF                |     4|
|24    |OBUF                 |     3|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |  3878|
|2     |  inst_clocks                     |clocks                     |    26|
|3     |  inst_display_control            |display_control            |  1200|
|4     |    frame_read_m0                 |frame_read__xdcDup__1      |   280|
|5     |      frame_fifo_read_m0          |frame_fifo_read_state_10   |   240|
|6     |        write_req_syn_inst        |syn_block__4               |     5|
|7     |    frame_read_m1                 |frame_read                 |   280|
|8     |      frame_fifo_read_m0          |frame_fifo_read_state      |   240|
|9     |        write_req_syn_inst        |syn_block                  |     5|
|10    |    color_bar_m0                  |color_bar                  |   120|
|11    |    mem_read_arbi_m0              |mem_read_arbi              |   240|
|12    |    video_rect_read_data_m0       |video_rect_read_data       |   110|
|13    |      timing_gen_xy_m0            |timing_gen_xy_9            |    56|
|14    |    video_rect_read_data_m1       |video_rect_read_data_8     |   162|
|15    |      timing_gen_xy_m0            |timing_gen_xy              |    82|
|16    |  inst_image_capture              |image_capture              |  2085|
|17    |    channel1_capture              |channel_capture__xdcDup__1 |   941|
|18    |      U0                          |CMOS_OV5640RST_0           |    33|
|19    |      cmos_8_16bit_m0             |cmos_8_16bit_1             |    29|
|20    |      cmos_write_req_gen_m0       |cmos_write_req_gen_2       |    12|
|21    |      frame_write_m0              |frame_write__xdcDup__1     |   328|
|22    |        frame_fifo_write_m0       |frame_fifo_write_state_7   |   240|
|23    |          write_req_syn_inst      |syn_block__3               |     5|
|24    |      i2c_config_m0               |i2c_config_state_3         |   537|
|25    |        i2c_master_top_m0         |i2c_master_top_4           |   507|
|26    |          byte_controller         |i2c_master_byte_ctrl_5     |   225|
|27    |            bit_controller        |i2c_master_bit_ctrl_6      |   169|
|28    |    channel2_capture              |channel_capture            |   941|
|29    |      U0                          |CMOS_OV5640RST             |    33|
|30    |      cmos_8_16bit_m0             |cmos_8_16bit               |    29|
|31    |      cmos_write_req_gen_m0       |cmos_write_req_gen         |    12|
|32    |      frame_write_m0              |frame_write                |   328|
|33    |        frame_fifo_write_m0       |frame_fifo_write_state     |   240|
|34    |          write_req_syn_inst      |syn_block__9               |     5|
|35    |      i2c_config_m0               |i2c_config_state           |   537|
|36    |        i2c_master_top_m0         |i2c_master_top             |   507|
|37    |          byte_controller         |i2c_master_byte_ctrl       |   225|
|38    |            bit_controller        |i2c_master_bit_ctrl        |   169|
|39    |    mem_write_arbi_m0             |mem_write_arbi             |   203|
|40    |  inst_memory_control             |memory_control             |   513|
|41    |    u_aq_axi_master               |AXI_MASTER                 |   381|
|42    |  inst_top_resets                 |top_resets                 |    27|
|43    |    init_calib_complete_syn_inst  |syn_block__5               |     5|
|44    |    mmcm_locked_syn_inst          |syn_block__6               |     5|
|45    |    init_calib_complete_syn_inst1 |syn_block__7               |     5|
|46    |    mmcm_locked_syn_inst1         |syn_block__8               |     5|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 984.867 ; gain = 174.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 984.867 ; gain = 581.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 985.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
359 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 985.809 ; gain = 582.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 985.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/education/no12/week12/dual_cam_display_ov5640_k7/dual_cam_display_ov5640_k7.runs/synth_2/dual_cam_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dual_cam_display_utilization_synth.rpt -pb dual_cam_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 11:25:04 2022...
