# DSD_Assignment_2025_Vivado
Verilog-based Digital System Design assignment implemented in Vivado 2025.1. Includes basic logic gates, Boolean expressions, multiplexers, priority encoder, and decoder modules with testbenches.
