
stm32c0_adc_scan_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ee0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08003fa0  08003fa0  00004fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b0  080040b0  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080040b0  080040b0  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080040b0  080040b0  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040b0  080040b0  000050b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040b4  080040b4  000050b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080040b8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000010  080040c8  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  080040c8  0000614c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce2d  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002525  00000000  00000000  00012e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  00015390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad1  00000000  00000000  000161c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014b39  00000000  00000000  00016c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000118b7  00000000  00000000  0002b7ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080d6b  00000000  00000000  0003d081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bddec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003238  00000000  00000000  000bde30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000c1068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f88 	.word	0x08003f88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003f88 	.word	0x08003f88

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4646      	mov	r6, r8
 8000224:	464f      	mov	r7, r9
 8000226:	46d6      	mov	lr, sl
 8000228:	0245      	lsls	r5, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0fc3      	lsrs	r3, r0, #31
 800022e:	0047      	lsls	r7, r0, #1
 8000230:	4698      	mov	r8, r3
 8000232:	1c0e      	adds	r6, r1, #0
 8000234:	0a6d      	lsrs	r5, r5, #9
 8000236:	0e3f      	lsrs	r7, r7, #24
 8000238:	d05b      	beq.n	80002f2 <__aeabi_fdiv+0xd2>
 800023a:	2fff      	cmp	r7, #255	@ 0xff
 800023c:	d021      	beq.n	8000282 <__aeabi_fdiv+0x62>
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	00ed      	lsls	r5, r5, #3
 8000242:	04db      	lsls	r3, r3, #19
 8000244:	431d      	orrs	r5, r3
 8000246:	2300      	movs	r3, #0
 8000248:	4699      	mov	r9, r3
 800024a:	469a      	mov	sl, r3
 800024c:	3f7f      	subs	r7, #127	@ 0x7f
 800024e:	0274      	lsls	r4, r6, #9
 8000250:	0073      	lsls	r3, r6, #1
 8000252:	0a64      	lsrs	r4, r4, #9
 8000254:	0e1b      	lsrs	r3, r3, #24
 8000256:	0ff6      	lsrs	r6, r6, #31
 8000258:	2b00      	cmp	r3, #0
 800025a:	d020      	beq.n	800029e <__aeabi_fdiv+0x7e>
 800025c:	2bff      	cmp	r3, #255	@ 0xff
 800025e:	d043      	beq.n	80002e8 <__aeabi_fdiv+0xc8>
 8000260:	2280      	movs	r2, #128	@ 0x80
 8000262:	2000      	movs	r0, #0
 8000264:	00e4      	lsls	r4, r4, #3
 8000266:	04d2      	lsls	r2, r2, #19
 8000268:	4314      	orrs	r4, r2
 800026a:	3b7f      	subs	r3, #127	@ 0x7f
 800026c:	4642      	mov	r2, r8
 800026e:	1aff      	subs	r7, r7, r3
 8000270:	464b      	mov	r3, r9
 8000272:	4072      	eors	r2, r6
 8000274:	2b0f      	cmp	r3, #15
 8000276:	d900      	bls.n	800027a <__aeabi_fdiv+0x5a>
 8000278:	e09d      	b.n	80003b6 <__aeabi_fdiv+0x196>
 800027a:	4971      	ldr	r1, [pc, #452]	@ (8000440 <__aeabi_fdiv+0x220>)
 800027c:	009b      	lsls	r3, r3, #2
 800027e:	58cb      	ldr	r3, [r1, r3]
 8000280:	469f      	mov	pc, r3
 8000282:	2d00      	cmp	r5, #0
 8000284:	d15a      	bne.n	800033c <__aeabi_fdiv+0x11c>
 8000286:	2308      	movs	r3, #8
 8000288:	4699      	mov	r9, r3
 800028a:	3b06      	subs	r3, #6
 800028c:	0274      	lsls	r4, r6, #9
 800028e:	469a      	mov	sl, r3
 8000290:	0073      	lsls	r3, r6, #1
 8000292:	27ff      	movs	r7, #255	@ 0xff
 8000294:	0a64      	lsrs	r4, r4, #9
 8000296:	0e1b      	lsrs	r3, r3, #24
 8000298:	0ff6      	lsrs	r6, r6, #31
 800029a:	2b00      	cmp	r3, #0
 800029c:	d1de      	bne.n	800025c <__aeabi_fdiv+0x3c>
 800029e:	2c00      	cmp	r4, #0
 80002a0:	d13b      	bne.n	800031a <__aeabi_fdiv+0xfa>
 80002a2:	2301      	movs	r3, #1
 80002a4:	4642      	mov	r2, r8
 80002a6:	4649      	mov	r1, r9
 80002a8:	4072      	eors	r2, r6
 80002aa:	4319      	orrs	r1, r3
 80002ac:	290e      	cmp	r1, #14
 80002ae:	d818      	bhi.n	80002e2 <__aeabi_fdiv+0xc2>
 80002b0:	4864      	ldr	r0, [pc, #400]	@ (8000444 <__aeabi_fdiv+0x224>)
 80002b2:	0089      	lsls	r1, r1, #2
 80002b4:	5841      	ldr	r1, [r0, r1]
 80002b6:	468f      	mov	pc, r1
 80002b8:	4653      	mov	r3, sl
 80002ba:	2b02      	cmp	r3, #2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_fdiv+0xa0>
 80002be:	e0b8      	b.n	8000432 <__aeabi_fdiv+0x212>
 80002c0:	2b03      	cmp	r3, #3
 80002c2:	d06e      	beq.n	80003a2 <__aeabi_fdiv+0x182>
 80002c4:	4642      	mov	r2, r8
 80002c6:	002c      	movs	r4, r5
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d140      	bne.n	800034e <__aeabi_fdiv+0x12e>
 80002cc:	2000      	movs	r0, #0
 80002ce:	2400      	movs	r4, #0
 80002d0:	05c0      	lsls	r0, r0, #23
 80002d2:	4320      	orrs	r0, r4
 80002d4:	07d2      	lsls	r2, r2, #31
 80002d6:	4310      	orrs	r0, r2
 80002d8:	bce0      	pop	{r5, r6, r7}
 80002da:	46ba      	mov	sl, r7
 80002dc:	46b1      	mov	r9, r6
 80002de:	46a8      	mov	r8, r5
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	20ff      	movs	r0, #255	@ 0xff
 80002e4:	2400      	movs	r4, #0
 80002e6:	e7f3      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80002e8:	2c00      	cmp	r4, #0
 80002ea:	d120      	bne.n	800032e <__aeabi_fdiv+0x10e>
 80002ec:	2302      	movs	r3, #2
 80002ee:	3fff      	subs	r7, #255	@ 0xff
 80002f0:	e7d8      	b.n	80002a4 <__aeabi_fdiv+0x84>
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d105      	bne.n	8000302 <__aeabi_fdiv+0xe2>
 80002f6:	2304      	movs	r3, #4
 80002f8:	4699      	mov	r9, r3
 80002fa:	3b03      	subs	r3, #3
 80002fc:	2700      	movs	r7, #0
 80002fe:	469a      	mov	sl, r3
 8000300:	e7a5      	b.n	800024e <__aeabi_fdiv+0x2e>
 8000302:	0028      	movs	r0, r5
 8000304:	f000 f8e8 	bl	80004d8 <__clzsi2>
 8000308:	2776      	movs	r7, #118	@ 0x76
 800030a:	1f43      	subs	r3, r0, #5
 800030c:	409d      	lsls	r5, r3
 800030e:	2300      	movs	r3, #0
 8000310:	427f      	negs	r7, r7
 8000312:	4699      	mov	r9, r3
 8000314:	469a      	mov	sl, r3
 8000316:	1a3f      	subs	r7, r7, r0
 8000318:	e799      	b.n	800024e <__aeabi_fdiv+0x2e>
 800031a:	0020      	movs	r0, r4
 800031c:	f000 f8dc 	bl	80004d8 <__clzsi2>
 8000320:	1f43      	subs	r3, r0, #5
 8000322:	409c      	lsls	r4, r3
 8000324:	2376      	movs	r3, #118	@ 0x76
 8000326:	425b      	negs	r3, r3
 8000328:	1a1b      	subs	r3, r3, r0
 800032a:	2000      	movs	r0, #0
 800032c:	e79e      	b.n	800026c <__aeabi_fdiv+0x4c>
 800032e:	2303      	movs	r3, #3
 8000330:	464a      	mov	r2, r9
 8000332:	431a      	orrs	r2, r3
 8000334:	4691      	mov	r9, r2
 8000336:	2003      	movs	r0, #3
 8000338:	33fc      	adds	r3, #252	@ 0xfc
 800033a:	e797      	b.n	800026c <__aeabi_fdiv+0x4c>
 800033c:	230c      	movs	r3, #12
 800033e:	4699      	mov	r9, r3
 8000340:	3b09      	subs	r3, #9
 8000342:	27ff      	movs	r7, #255	@ 0xff
 8000344:	469a      	mov	sl, r3
 8000346:	e782      	b.n	800024e <__aeabi_fdiv+0x2e>
 8000348:	2803      	cmp	r0, #3
 800034a:	d02c      	beq.n	80003a6 <__aeabi_fdiv+0x186>
 800034c:	0032      	movs	r2, r6
 800034e:	0038      	movs	r0, r7
 8000350:	307f      	adds	r0, #127	@ 0x7f
 8000352:	2800      	cmp	r0, #0
 8000354:	dd47      	ble.n	80003e6 <__aeabi_fdiv+0x1c6>
 8000356:	0763      	lsls	r3, r4, #29
 8000358:	d004      	beq.n	8000364 <__aeabi_fdiv+0x144>
 800035a:	230f      	movs	r3, #15
 800035c:	4023      	ands	r3, r4
 800035e:	2b04      	cmp	r3, #4
 8000360:	d000      	beq.n	8000364 <__aeabi_fdiv+0x144>
 8000362:	3404      	adds	r4, #4
 8000364:	0123      	lsls	r3, r4, #4
 8000366:	d503      	bpl.n	8000370 <__aeabi_fdiv+0x150>
 8000368:	0038      	movs	r0, r7
 800036a:	4b37      	ldr	r3, [pc, #220]	@ (8000448 <__aeabi_fdiv+0x228>)
 800036c:	3080      	adds	r0, #128	@ 0x80
 800036e:	401c      	ands	r4, r3
 8000370:	28fe      	cmp	r0, #254	@ 0xfe
 8000372:	dcb6      	bgt.n	80002e2 <__aeabi_fdiv+0xc2>
 8000374:	01a4      	lsls	r4, r4, #6
 8000376:	0a64      	lsrs	r4, r4, #9
 8000378:	b2c0      	uxtb	r0, r0
 800037a:	e7a9      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800037c:	2480      	movs	r4, #128	@ 0x80
 800037e:	2200      	movs	r2, #0
 8000380:	20ff      	movs	r0, #255	@ 0xff
 8000382:	03e4      	lsls	r4, r4, #15
 8000384:	e7a4      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000386:	2380      	movs	r3, #128	@ 0x80
 8000388:	03db      	lsls	r3, r3, #15
 800038a:	421d      	tst	r5, r3
 800038c:	d001      	beq.n	8000392 <__aeabi_fdiv+0x172>
 800038e:	421c      	tst	r4, r3
 8000390:	d00b      	beq.n	80003aa <__aeabi_fdiv+0x18a>
 8000392:	2480      	movs	r4, #128	@ 0x80
 8000394:	03e4      	lsls	r4, r4, #15
 8000396:	432c      	orrs	r4, r5
 8000398:	0264      	lsls	r4, r4, #9
 800039a:	4642      	mov	r2, r8
 800039c:	20ff      	movs	r0, #255	@ 0xff
 800039e:	0a64      	lsrs	r4, r4, #9
 80003a0:	e796      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80003a2:	4646      	mov	r6, r8
 80003a4:	002c      	movs	r4, r5
 80003a6:	2380      	movs	r3, #128	@ 0x80
 80003a8:	03db      	lsls	r3, r3, #15
 80003aa:	431c      	orrs	r4, r3
 80003ac:	0264      	lsls	r4, r4, #9
 80003ae:	0032      	movs	r2, r6
 80003b0:	20ff      	movs	r0, #255	@ 0xff
 80003b2:	0a64      	lsrs	r4, r4, #9
 80003b4:	e78c      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 80003b6:	016d      	lsls	r5, r5, #5
 80003b8:	0160      	lsls	r0, r4, #5
 80003ba:	4285      	cmp	r5, r0
 80003bc:	d22d      	bcs.n	800041a <__aeabi_fdiv+0x1fa>
 80003be:	231b      	movs	r3, #27
 80003c0:	2400      	movs	r4, #0
 80003c2:	3f01      	subs	r7, #1
 80003c4:	2601      	movs	r6, #1
 80003c6:	0029      	movs	r1, r5
 80003c8:	0064      	lsls	r4, r4, #1
 80003ca:	006d      	lsls	r5, r5, #1
 80003cc:	2900      	cmp	r1, #0
 80003ce:	db01      	blt.n	80003d4 <__aeabi_fdiv+0x1b4>
 80003d0:	4285      	cmp	r5, r0
 80003d2:	d301      	bcc.n	80003d8 <__aeabi_fdiv+0x1b8>
 80003d4:	1a2d      	subs	r5, r5, r0
 80003d6:	4334      	orrs	r4, r6
 80003d8:	3b01      	subs	r3, #1
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d1f3      	bne.n	80003c6 <__aeabi_fdiv+0x1a6>
 80003de:	1e6b      	subs	r3, r5, #1
 80003e0:	419d      	sbcs	r5, r3
 80003e2:	432c      	orrs	r4, r5
 80003e4:	e7b3      	b.n	800034e <__aeabi_fdiv+0x12e>
 80003e6:	2301      	movs	r3, #1
 80003e8:	1a1b      	subs	r3, r3, r0
 80003ea:	2b1b      	cmp	r3, #27
 80003ec:	dd00      	ble.n	80003f0 <__aeabi_fdiv+0x1d0>
 80003ee:	e76d      	b.n	80002cc <__aeabi_fdiv+0xac>
 80003f0:	0021      	movs	r1, r4
 80003f2:	379e      	adds	r7, #158	@ 0x9e
 80003f4:	40d9      	lsrs	r1, r3
 80003f6:	40bc      	lsls	r4, r7
 80003f8:	000b      	movs	r3, r1
 80003fa:	1e61      	subs	r1, r4, #1
 80003fc:	418c      	sbcs	r4, r1
 80003fe:	4323      	orrs	r3, r4
 8000400:	0759      	lsls	r1, r3, #29
 8000402:	d004      	beq.n	800040e <__aeabi_fdiv+0x1ee>
 8000404:	210f      	movs	r1, #15
 8000406:	4019      	ands	r1, r3
 8000408:	2904      	cmp	r1, #4
 800040a:	d000      	beq.n	800040e <__aeabi_fdiv+0x1ee>
 800040c:	3304      	adds	r3, #4
 800040e:	0159      	lsls	r1, r3, #5
 8000410:	d413      	bmi.n	800043a <__aeabi_fdiv+0x21a>
 8000412:	019b      	lsls	r3, r3, #6
 8000414:	2000      	movs	r0, #0
 8000416:	0a5c      	lsrs	r4, r3, #9
 8000418:	e75a      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800041a:	231a      	movs	r3, #26
 800041c:	2401      	movs	r4, #1
 800041e:	1a2d      	subs	r5, r5, r0
 8000420:	e7d0      	b.n	80003c4 <__aeabi_fdiv+0x1a4>
 8000422:	1e98      	subs	r0, r3, #2
 8000424:	4243      	negs	r3, r0
 8000426:	4158      	adcs	r0, r3
 8000428:	4240      	negs	r0, r0
 800042a:	0032      	movs	r2, r6
 800042c:	2400      	movs	r4, #0
 800042e:	b2c0      	uxtb	r0, r0
 8000430:	e74e      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000432:	4642      	mov	r2, r8
 8000434:	20ff      	movs	r0, #255	@ 0xff
 8000436:	2400      	movs	r4, #0
 8000438:	e74a      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 800043a:	2001      	movs	r0, #1
 800043c:	2400      	movs	r4, #0
 800043e:	e747      	b.n	80002d0 <__aeabi_fdiv+0xb0>
 8000440:	08003fa0 	.word	0x08003fa0
 8000444:	08003fe0 	.word	0x08003fe0
 8000448:	f7ffffff 	.word	0xf7ffffff

0800044c <__aeabi_ui2f>:
 800044c:	b510      	push	{r4, lr}
 800044e:	1e04      	subs	r4, r0, #0
 8000450:	d00d      	beq.n	800046e <__aeabi_ui2f+0x22>
 8000452:	f000 f841 	bl	80004d8 <__clzsi2>
 8000456:	239e      	movs	r3, #158	@ 0x9e
 8000458:	1a1b      	subs	r3, r3, r0
 800045a:	2b96      	cmp	r3, #150	@ 0x96
 800045c:	dc0c      	bgt.n	8000478 <__aeabi_ui2f+0x2c>
 800045e:	2808      	cmp	r0, #8
 8000460:	d034      	beq.n	80004cc <__aeabi_ui2f+0x80>
 8000462:	3808      	subs	r0, #8
 8000464:	4084      	lsls	r4, r0
 8000466:	0264      	lsls	r4, r4, #9
 8000468:	0a64      	lsrs	r4, r4, #9
 800046a:	b2d8      	uxtb	r0, r3
 800046c:	e001      	b.n	8000472 <__aeabi_ui2f+0x26>
 800046e:	2000      	movs	r0, #0
 8000470:	2400      	movs	r4, #0
 8000472:	05c0      	lsls	r0, r0, #23
 8000474:	4320      	orrs	r0, r4
 8000476:	bd10      	pop	{r4, pc}
 8000478:	2b99      	cmp	r3, #153	@ 0x99
 800047a:	dc13      	bgt.n	80004a4 <__aeabi_ui2f+0x58>
 800047c:	1f42      	subs	r2, r0, #5
 800047e:	4094      	lsls	r4, r2
 8000480:	4a14      	ldr	r2, [pc, #80]	@ (80004d4 <__aeabi_ui2f+0x88>)
 8000482:	4022      	ands	r2, r4
 8000484:	0761      	lsls	r1, r4, #29
 8000486:	d01c      	beq.n	80004c2 <__aeabi_ui2f+0x76>
 8000488:	210f      	movs	r1, #15
 800048a:	4021      	ands	r1, r4
 800048c:	2904      	cmp	r1, #4
 800048e:	d018      	beq.n	80004c2 <__aeabi_ui2f+0x76>
 8000490:	3204      	adds	r2, #4
 8000492:	08d4      	lsrs	r4, r2, #3
 8000494:	0152      	lsls	r2, r2, #5
 8000496:	d515      	bpl.n	80004c4 <__aeabi_ui2f+0x78>
 8000498:	239f      	movs	r3, #159	@ 0x9f
 800049a:	0264      	lsls	r4, r4, #9
 800049c:	1a18      	subs	r0, r3, r0
 800049e:	0a64      	lsrs	r4, r4, #9
 80004a0:	b2c0      	uxtb	r0, r0
 80004a2:	e7e6      	b.n	8000472 <__aeabi_ui2f+0x26>
 80004a4:	0002      	movs	r2, r0
 80004a6:	0021      	movs	r1, r4
 80004a8:	321b      	adds	r2, #27
 80004aa:	4091      	lsls	r1, r2
 80004ac:	000a      	movs	r2, r1
 80004ae:	1e51      	subs	r1, r2, #1
 80004b0:	418a      	sbcs	r2, r1
 80004b2:	2105      	movs	r1, #5
 80004b4:	1a09      	subs	r1, r1, r0
 80004b6:	40cc      	lsrs	r4, r1
 80004b8:	4314      	orrs	r4, r2
 80004ba:	4a06      	ldr	r2, [pc, #24]	@ (80004d4 <__aeabi_ui2f+0x88>)
 80004bc:	4022      	ands	r2, r4
 80004be:	0761      	lsls	r1, r4, #29
 80004c0:	d1e2      	bne.n	8000488 <__aeabi_ui2f+0x3c>
 80004c2:	08d4      	lsrs	r4, r2, #3
 80004c4:	0264      	lsls	r4, r4, #9
 80004c6:	0a64      	lsrs	r4, r4, #9
 80004c8:	b2d8      	uxtb	r0, r3
 80004ca:	e7d2      	b.n	8000472 <__aeabi_ui2f+0x26>
 80004cc:	0264      	lsls	r4, r4, #9
 80004ce:	0a64      	lsrs	r4, r4, #9
 80004d0:	308e      	adds	r0, #142	@ 0x8e
 80004d2:	e7ce      	b.n	8000472 <__aeabi_ui2f+0x26>
 80004d4:	fbffffff 	.word	0xfbffffff

080004d8 <__clzsi2>:
 80004d8:	211c      	movs	r1, #28
 80004da:	2301      	movs	r3, #1
 80004dc:	041b      	lsls	r3, r3, #16
 80004de:	4298      	cmp	r0, r3
 80004e0:	d301      	bcc.n	80004e6 <__clzsi2+0xe>
 80004e2:	0c00      	lsrs	r0, r0, #16
 80004e4:	3910      	subs	r1, #16
 80004e6:	0a1b      	lsrs	r3, r3, #8
 80004e8:	4298      	cmp	r0, r3
 80004ea:	d301      	bcc.n	80004f0 <__clzsi2+0x18>
 80004ec:	0a00      	lsrs	r0, r0, #8
 80004ee:	3908      	subs	r1, #8
 80004f0:	091b      	lsrs	r3, r3, #4
 80004f2:	4298      	cmp	r0, r3
 80004f4:	d301      	bcc.n	80004fa <__clzsi2+0x22>
 80004f6:	0900      	lsrs	r0, r0, #4
 80004f8:	3904      	subs	r1, #4
 80004fa:	a202      	add	r2, pc, #8	@ (adr r2, 8000504 <__clzsi2+0x2c>)
 80004fc:	5c10      	ldrb	r0, [r2, r0]
 80004fe:	1840      	adds	r0, r0, r1
 8000500:	4770      	bx	lr
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	02020304 	.word	0x02020304
 8000508:	01010101 	.word	0x01010101
	...

08000514 <apInit>:
float adc_vol_vref = 0;



void apInit(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  ledInit();
 8000518:	f000 f899 	bl	800064e <ledInit>
  pwmInit();
 800051c:	f000 f904 	bl	8000728 <pwmInit>
  adcInit();
 8000520:	f000 f846 	bl	80005b0 <adcInit>
  buttonInit();
 8000524:	f000 f88d 	bl	8000642 <buttonInit>
}
 8000528:	46c0      	nop			@ (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
	...

08000530 <apMain>:

void apMain(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
  uint32_t pre_time = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]

  ledSetDuty(_DEF_CH1, 100);
 800053a:	2164      	movs	r1, #100	@ 0x64
 800053c:	2000      	movs	r0, #0
 800053e:	f000 f8d7 	bl	80006f0 <ledSetDuty>
  while(1)
  {
    if(millis()-pre_time >= 500)
 8000542:	f000 f937 	bl	80007b4 <millis>
 8000546:	0002      	movs	r2, r0
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	1ad2      	subs	r2, r2, r3
 800054c:	23fa      	movs	r3, #250	@ 0xfa
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	429a      	cmp	r2, r3
 8000552:	d306      	bcc.n	8000562 <apMain+0x32>
    {
      pre_time = millis();
 8000554:	f000 f92e 	bl	80007b4 <millis>
 8000558:	0003      	movs	r3, r0
 800055a:	607b      	str	r3, [r7, #4]
      ledToggle(_DEF_CH1);
 800055c:	2000      	movs	r0, #0
 800055e:	f000 f8aa 	bl	80006b6 <ledToggle>
    }


    adc_vol = (float)adcReadVoltage(_DEF_CH1)/100.f;
 8000562:	2000      	movs	r0, #0
 8000564:	f000 f852 	bl	800060c <adcReadVoltage>
 8000568:	0003      	movs	r3, r0
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff ff6e 	bl	800044c <__aeabi_ui2f>
 8000570:	1c03      	adds	r3, r0, #0
 8000572:	490c      	ldr	r1, [pc, #48]	@ (80005a4 <apMain+0x74>)
 8000574:	1c18      	adds	r0, r3, #0
 8000576:	f7ff fe53 	bl	8000220 <__aeabi_fdiv>
 800057a:	1c03      	adds	r3, r0, #0
 800057c:	1c1a      	adds	r2, r3, #0
 800057e:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <apMain+0x78>)
 8000580:	601a      	str	r2, [r3, #0]
    adc_vol_vref = (float)adcReadVoltage(_DEF_CH3)/100.f;
 8000582:	2002      	movs	r0, #2
 8000584:	f000 f842 	bl	800060c <adcReadVoltage>
 8000588:	0003      	movs	r3, r0
 800058a:	0018      	movs	r0, r3
 800058c:	f7ff ff5e 	bl	800044c <__aeabi_ui2f>
 8000590:	1c03      	adds	r3, r0, #0
 8000592:	4904      	ldr	r1, [pc, #16]	@ (80005a4 <apMain+0x74>)
 8000594:	1c18      	adds	r0, r3, #0
 8000596:	f7ff fe43 	bl	8000220 <__aeabi_fdiv>
 800059a:	1c03      	adds	r3, r0, #0
 800059c:	1c1a      	adds	r2, r3, #0
 800059e:	4b03      	ldr	r3, [pc, #12]	@ (80005ac <apMain+0x7c>)
 80005a0:	601a      	str	r2, [r3, #0]
    if(millis()-pre_time >= 500)
 80005a2:	e7ce      	b.n	8000542 <apMain+0x12>
 80005a4:	42c80000 	.word	0x42c80000
 80005a8:	2000002c 	.word	0x2000002c
 80005ac:	20000030 	.word	0x20000030

080005b0 <adcInit>:

uint16_t adc_data[3];
//uint32_t adc_time;

bool adcInit(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  HAL_ADCEx_Calibration_Start(&hadc1);
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <adcInit+0x20>)
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 fc4e 	bl	8001e58 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&adc_data,3);
 80005bc:	4905      	ldr	r1, [pc, #20]	@ (80005d4 <adcInit+0x24>)
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <adcInit+0x20>)
 80005c0:	2203      	movs	r2, #3
 80005c2:	0018      	movs	r0, r3
 80005c4:	f000 ffd0 	bl	8001568 <HAL_ADC_Start_DMA>

  return true;
 80005c8:	2301      	movs	r3, #1
}
 80005ca:	0018      	movs	r0, r3
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000003c 	.word	0x2000003c
 80005d4:	20000034 	.word	0x20000034

080005d8 <adcRead>:


uint16_t adcRead(uint8_t ch)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	0002      	movs	r2, r0
 80005e0:	1dfb      	adds	r3, r7, #7
 80005e2:	701a      	strb	r2, [r3, #0]
  uint16_t ret = 0;
 80005e4:	200e      	movs	r0, #14
 80005e6:	183b      	adds	r3, r7, r0
 80005e8:	2200      	movs	r2, #0
 80005ea:	801a      	strh	r2, [r3, #0]


  ret = adc_data[ch];
 80005ec:	1dfb      	adds	r3, r7, #7
 80005ee:	7819      	ldrb	r1, [r3, #0]
 80005f0:	183b      	adds	r3, r7, r0
 80005f2:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <adcRead+0x30>)
 80005f4:	0049      	lsls	r1, r1, #1
 80005f6:	5a8a      	ldrh	r2, [r1, r2]
 80005f8:	801a      	strh	r2, [r3, #0]


  return ret;
 80005fa:	183b      	adds	r3, r7, r0
 80005fc:	881b      	ldrh	r3, [r3, #0]

}
 80005fe:	0018      	movs	r0, r3
 8000600:	46bd      	mov	sp, r7
 8000602:	b004      	add	sp, #16
 8000604:	bd80      	pop	{r7, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	20000034 	.word	0x20000034

0800060c <adcReadVoltage>:
uint32_t adcReadVoltage(uint8_t ch)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	0002      	movs	r2, r0
 8000614:	1dfb      	adds	r3, r7, #7
 8000616:	701a      	strb	r2, [r3, #0]

  uint32_t ret;
  uint32_t adc_data;
  adc_data = adcRead(ch);
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	0018      	movs	r0, r3
 800061e:	f7ff ffdb 	bl	80005d8 <adcRead>
 8000622:	0003      	movs	r3, r0
 8000624:	60fb      	str	r3, [r7, #12]


  ret = (330 *adc_data)/ 4096;
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	0013      	movs	r3, r2
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	189b      	adds	r3, r3, r2
 800062e:	015a      	lsls	r2, r3, #5
 8000630:	189b      	adds	r3, r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	0b1b      	lsrs	r3, r3, #12
 8000636:	60bb      	str	r3, [r7, #8]

  return ret;
 8000638:	68bb      	ldr	r3, [r7, #8]
}
 800063a:	0018      	movs	r0, r3
 800063c:	46bd      	mov	sp, r7
 800063e:	b004      	add	sp, #16
 8000640:	bd80      	pop	{r7, pc}

08000642 <buttonInit>:




bool buttonInit(void)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	af00      	add	r7, sp, #0
  return true;
 8000646:	2301      	movs	r3, #1
}
 8000648:	0018      	movs	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <ledInit>:




bool ledInit(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
  return true;
 8000652:	2301      	movs	r3, #1
}
 8000654:	0018      	movs	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <ledOn>:
void ledOn(uint8_t ch)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	0002      	movs	r2, r0
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	701a      	strb	r2, [r3, #0]
  switch(ch)
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d109      	bne.n	8000684 <ledOn+0x28>
  {
    case _DEF_CH1:
     pwmWrite(_DEF_CH1,100 - led_duty[_DEF_CH1]);
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <ledOn+0x30>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	2264      	movs	r2, #100	@ 0x64
 8000676:	1ad3      	subs	r3, r2, r3
 8000678:	b29b      	uxth	r3, r3
 800067a:	0019      	movs	r1, r3
 800067c:	2000      	movs	r0, #0
 800067e:	f000 f861 	bl	8000744 <pwmWrite>
      break;
 8000682:	46c0      	nop			@ (mov r8, r8)
  }

}
 8000684:	46c0      	nop			@ (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000000 	.word	0x20000000

08000690 <ledOff>:
void ledOff(uint8_t ch)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	0002      	movs	r2, r0
 8000698:	1dfb      	adds	r3, r7, #7
 800069a:	701a      	strb	r2, [r3, #0]
  switch(ch)
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d104      	bne.n	80006ae <ledOff+0x1e>
  {
    case _DEF_CH1:
      pwmWrite(_DEF_CH1,100);
 80006a4:	2164      	movs	r1, #100	@ 0x64
 80006a6:	2000      	movs	r0, #0
 80006a8:	f000 f84c 	bl	8000744 <pwmWrite>
      break;
 80006ac:	46c0      	nop			@ (mov r8, r8)
  }

}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <ledToggle>:
void ledToggle(uint8_t ch)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b082      	sub	sp, #8
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	0002      	movs	r2, r0
 80006be:	1dfb      	adds	r3, r7, #7
 80006c0:	701a      	strb	r2, [r3, #0]
  switch(ch)
 80006c2:	1dfb      	adds	r3, r7, #7
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d10d      	bne.n	80006e6 <ledToggle+0x30>
  {
    case _DEF_CH1:
      if(pwmRead(_DEF_CH1) == 100 )
 80006ca:	2000      	movs	r0, #0
 80006cc:	f000 f854 	bl	8000778 <pwmRead>
 80006d0:	0003      	movs	r3, r0
 80006d2:	2b64      	cmp	r3, #100	@ 0x64
 80006d4:	d103      	bne.n	80006de <ledToggle+0x28>
        ledOn(_DEF_CH1);
 80006d6:	2000      	movs	r0, #0
 80006d8:	f7ff ffc0 	bl	800065c <ledOn>
      else
        ledOff(_DEF_CH1);
      break;
 80006dc:	e002      	b.n	80006e4 <ledToggle+0x2e>
        ledOff(_DEF_CH1);
 80006de:	2000      	movs	r0, #0
 80006e0:	f7ff ffd6 	bl	8000690 <ledOff>
      break;
 80006e4:	46c0      	nop			@ (mov r8, r8)
  }

}
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	b002      	add	sp, #8
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <ledSetDuty>:

void ledSetDuty(uint8_t ch,uint16_t duty_data)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	0002      	movs	r2, r0
 80006f8:	1dfb      	adds	r3, r7, #7
 80006fa:	701a      	strb	r2, [r3, #0]
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	1c0a      	adds	r2, r1, #0
 8000700:	801a      	strh	r2, [r3, #0]
  switch(ch)
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d107      	bne.n	800071a <ledSetDuty+0x2a>
    {
      case _DEF_CH1:
        led_duty[ch] = duty_data;
 800070a:	1dfb      	adds	r3, r7, #7
 800070c:	781a      	ldrb	r2, [r3, #0]
 800070e:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <ledSetDuty+0x34>)
 8000710:	0052      	lsls	r2, r2, #1
 8000712:	1d39      	adds	r1, r7, #4
 8000714:	8809      	ldrh	r1, [r1, #0]
 8000716:	52d1      	strh	r1, [r2, r3]
        break;
 8000718:	46c0      	nop			@ (mov r8, r8)
    }
}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	b002      	add	sp, #8
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	20000000 	.word	0x20000000

08000728 <pwmInit>:




bool pwmInit(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800072c:	4b04      	ldr	r3, [pc, #16]	@ (8000740 <pwmInit+0x18>)
 800072e:	2100      	movs	r1, #0
 8000730:	0018      	movs	r0, r3
 8000732:	f002 fd23 	bl	800317c <HAL_TIM_PWM_Start>

  return true;
 8000736:	2301      	movs	r3, #1
}
 8000738:	0018      	movs	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	200000fc 	.word	0x200000fc

08000744 <pwmWrite>:
void pwmWrite(uint8_t ch,uint16_t duty)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	0002      	movs	r2, r0
 800074c:	1dfb      	adds	r3, r7, #7
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	1c0a      	adds	r2, r1, #0
 8000754:	801a      	strh	r2, [r3, #0]
  switch(ch)
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d105      	bne.n	800076a <pwmWrite+0x26>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 800075e:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <pwmWrite+0x30>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	1d3a      	adds	r2, r7, #4
 8000764:	8812      	ldrh	r2, [r2, #0]
 8000766:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8000768:	46c0      	nop			@ (mov r8, r8)
  }

}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b002      	add	sp, #8
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	200000fc 	.word	0x200000fc

08000778 <pwmRead>:
uint16_t pwmRead(uint8_t ch)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	0002      	movs	r2, r0
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	701a      	strb	r2, [r3, #0]
  uint16_t pwm_data = 0;
 8000784:	210e      	movs	r1, #14
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	801a      	strh	r2, [r3, #0]

  switch(ch)
 800078c:	1dfb      	adds	r3, r7, #7
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d105      	bne.n	80007a0 <pwmRead+0x28>
    {
      case _DEF_CH1:
        pwm_data = htim1.Instance->CCR1;
 8000794:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <pwmRead+0x38>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800079a:	187b      	adds	r3, r7, r1
 800079c:	801a      	strh	r2, [r3, #0]
        break;
 800079e:	46c0      	nop			@ (mov r8, r8)
    }

  return pwm_data;
 80007a0:	230e      	movs	r3, #14
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	881b      	ldrh	r3, [r3, #0]
}
 80007a6:	0018      	movs	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b004      	add	sp, #16
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	200000fc 	.word	0x200000fc

080007b4 <millis>:
{
  HAL_Delay(time_ms);
}

uint32_t millis(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80007b8:	f000 fbce 	bl	8000f58 <HAL_GetTick>
 80007bc:	0003      	movs	r3, r0
}
 80007be:	0018      	movs	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c8:	f000 fb4a 	bl	8000e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007cc:	f000 f80e 	bl	80007ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d0:	f000 f9d0 	bl	8000b74 <MX_GPIO_Init>
  MX_DMA_Init();
 80007d4:	f000 f9b8 	bl	8000b48 <MX_DMA_Init>
  MX_TIM1_Init();
 80007d8:	f000 f8ec 	bl	80009b4 <MX_TIM1_Init>
  MX_ADC1_Init();
 80007dc:	f000 f854 	bl	8000888 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  apInit();
 80007e0:	f7ff fe98 	bl	8000514 <apInit>
  apMain();
 80007e4:	f7ff fea4 	bl	8000530 <apMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007e8:	46c0      	nop			@ (mov r8, r8)
 80007ea:	e7fd      	b.n	80007e8 <main+0x24>

080007ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b08d      	sub	sp, #52	@ 0x34
 80007f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f2:	2414      	movs	r4, #20
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	0018      	movs	r0, r3
 80007f8:	231c      	movs	r3, #28
 80007fa:	001a      	movs	r2, r3
 80007fc:	2100      	movs	r1, #0
 80007fe:	f003 fb97 	bl	8003f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000802:	003b      	movs	r3, r7
 8000804:	0018      	movs	r0, r3
 8000806:	2314      	movs	r3, #20
 8000808:	001a      	movs	r2, r3
 800080a:	2100      	movs	r1, #0
 800080c:	f003 fb90 	bl	8003f30 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000810:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <SystemClock_Config+0x98>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2207      	movs	r2, #7
 8000816:	4393      	bics	r3, r2
 8000818:	001a      	movs	r2, r3
 800081a:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <SystemClock_Config+0x98>)
 800081c:	2101      	movs	r1, #1
 800081e:	430a      	orrs	r2, r1
 8000820:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000822:	193b      	adds	r3, r7, r4
 8000824:	2202      	movs	r2, #2
 8000826:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000828:	193b      	adds	r3, r7, r4
 800082a:	2280      	movs	r2, #128	@ 0x80
 800082c:	0052      	lsls	r2, r2, #1
 800082e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000830:	193b      	adds	r3, r7, r4
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000836:	193b      	adds	r3, r7, r4
 8000838:	2240      	movs	r2, #64	@ 0x40
 800083a:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083c:	193b      	adds	r3, r7, r4
 800083e:	0018      	movs	r0, r3
 8000840:	f001 ffd2 	bl	80027e8 <HAL_RCC_OscConfig>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000848:	f000 f9aa 	bl	8000ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084c:	003b      	movs	r3, r7
 800084e:	2207      	movs	r2, #7
 8000850:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000852:	003b      	movs	r3, r7
 8000854:	2200      	movs	r2, #0
 8000856:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000858:	003b      	movs	r3, r7
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800085e:	003b      	movs	r3, r7
 8000860:	2200      	movs	r2, #0
 8000862:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000864:	003b      	movs	r3, r7
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800086a:	003b      	movs	r3, r7
 800086c:	2101      	movs	r1, #1
 800086e:	0018      	movs	r0, r3
 8000870:	f002 f99e 	bl	8002bb0 <HAL_RCC_ClockConfig>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000878:	f000 f992 	bl	8000ba0 <Error_Handler>
  }
}
 800087c:	46c0      	nop			@ (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	b00d      	add	sp, #52	@ 0x34
 8000882:	bd90      	pop	{r4, r7, pc}
 8000884:	40022000 	.word	0x40022000

08000888 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	0018      	movs	r0, r3
 8000892:	230c      	movs	r3, #12
 8000894:	001a      	movs	r2, r3
 8000896:	2100      	movs	r1, #0
 8000898:	f003 fb4a 	bl	8003f30 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800089c:	4b40      	ldr	r3, [pc, #256]	@ (80009a0 <MX_ADC1_Init+0x118>)
 800089e:	4a41      	ldr	r2, [pc, #260]	@ (80009a4 <MX_ADC1_Init+0x11c>)
 80008a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008a2:	4b3f      	ldr	r3, [pc, #252]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008a4:	2280      	movs	r2, #128	@ 0x80
 80008a6:	05d2      	lsls	r2, r2, #23
 80008a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008aa:	4b3d      	ldr	r3, [pc, #244]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b0:	4b3b      	ldr	r3, [pc, #236]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008b6:	4b3a      	ldr	r3, [pc, #232]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008b8:	2280      	movs	r2, #128	@ 0x80
 80008ba:	0392      	lsls	r2, r2, #14
 80008bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008be:	4b38      	ldr	r3, [pc, #224]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008c0:	2204      	movs	r2, #4
 80008c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008c4:	4b36      	ldr	r3, [pc, #216]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80008ca:	4b35      	ldr	r3, [pc, #212]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008d0:	4b33      	ldr	r3, [pc, #204]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 80008d6:	4b32      	ldr	r3, [pc, #200]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008d8:	2203      	movs	r2, #3
 80008da:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008dc:	4b30      	ldr	r3, [pc, #192]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008e2:	4b2f      	ldr	r3, [pc, #188]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008e8:	4b2d      	ldr	r3, [pc, #180]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008ea:	222c      	movs	r2, #44	@ 0x2c
 80008ec:	2101      	movs	r1, #1
 80008ee:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80008f6:	4b2a      	ldr	r3, [pc, #168]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008f8:	2207      	movs	r2, #7
 80008fa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80008fc:	4b28      	ldr	r3, [pc, #160]	@ (80009a0 <MX_ADC1_Init+0x118>)
 80008fe:	2200      	movs	r2, #0
 8000900:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8000902:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000904:	223c      	movs	r2, #60	@ 0x3c
 8000906:	2101      	movs	r1, #1
 8000908:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 800090a:	4b25      	ldr	r3, [pc, #148]	@ (80009a0 <MX_ADC1_Init+0x118>)
 800090c:	2208      	movs	r2, #8
 800090e:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8000910:	4b23      	ldr	r3, [pc, #140]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000912:	2260      	movs	r2, #96	@ 0x60
 8000914:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000916:	4b22      	ldr	r3, [pc, #136]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000918:	2200      	movs	r2, #0
 800091a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800091c:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <MX_ADC1_Init+0x118>)
 800091e:	2200      	movs	r2, #0
 8000920:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000922:	4b1f      	ldr	r3, [pc, #124]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000924:	0018      	movs	r0, r3
 8000926:	f000 fc79 	bl	800121c <HAL_ADC_Init>
 800092a:	1e03      	subs	r3, r0, #0
 800092c:	d001      	beq.n	8000932 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800092e:	f000 f937 	bl	8000ba0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	4a1c      	ldr	r2, [pc, #112]	@ (80009a8 <MX_ADC1_Init+0x120>)
 8000936:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	2200      	movs	r2, #0
 800093c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000944:	1d3a      	adds	r2, r7, #4
 8000946:	4b16      	ldr	r3, [pc, #88]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000948:	0011      	movs	r1, r2
 800094a:	0018      	movs	r0, r3
 800094c:	f000 feb2 	bl	80016b4 <HAL_ADC_ConfigChannel>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8000954:	f000 f924 	bl	8000ba0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	4a14      	ldr	r2, [pc, #80]	@ (80009ac <MX_ADC1_Init+0x124>)
 800095c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2204      	movs	r2, #4
 8000962:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000964:	1d3a      	adds	r2, r7, #4
 8000966:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000968:	0011      	movs	r1, r2
 800096a:	0018      	movs	r0, r3
 800096c:	f000 fea2 	bl	80016b4 <HAL_ADC_ConfigChannel>
 8000970:	1e03      	subs	r3, r0, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000974:	f000 f914 	bl	8000ba0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4a0d      	ldr	r2, [pc, #52]	@ (80009b0 <MX_ADC1_Init+0x128>)
 800097c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	2208      	movs	r2, #8
 8000982:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000984:	1d3a      	adds	r2, r7, #4
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_ADC1_Init+0x118>)
 8000988:	0011      	movs	r1, r2
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fe92 	bl	80016b4 <HAL_ADC_ConfigChannel>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8000994:	f000 f904 	bl	8000ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000998:	46c0      	nop			@ (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	b004      	add	sp, #16
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	2000003c 	.word	0x2000003c
 80009a4:	40012400 	.word	0x40012400
 80009a8:	10000010 	.word	0x10000010
 80009ac:	a4000200 	.word	0xa4000200
 80009b0:	a8000400 	.word	0xa8000400

080009b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b09c      	sub	sp, #112	@ 0x70
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ba:	2360      	movs	r3, #96	@ 0x60
 80009bc:	18fb      	adds	r3, r7, r3
 80009be:	0018      	movs	r0, r3
 80009c0:	2310      	movs	r3, #16
 80009c2:	001a      	movs	r2, r3
 80009c4:	2100      	movs	r1, #0
 80009c6:	f003 fab3 	bl	8003f30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ca:	2354      	movs	r3, #84	@ 0x54
 80009cc:	18fb      	adds	r3, r7, r3
 80009ce:	0018      	movs	r0, r3
 80009d0:	230c      	movs	r3, #12
 80009d2:	001a      	movs	r2, r3
 80009d4:	2100      	movs	r1, #0
 80009d6:	f003 faab 	bl	8003f30 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009da:	2338      	movs	r3, #56	@ 0x38
 80009dc:	18fb      	adds	r3, r7, r3
 80009de:	0018      	movs	r0, r3
 80009e0:	231c      	movs	r3, #28
 80009e2:	001a      	movs	r2, r3
 80009e4:	2100      	movs	r1, #0
 80009e6:	f003 faa3 	bl	8003f30 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	0018      	movs	r0, r3
 80009ee:	2334      	movs	r3, #52	@ 0x34
 80009f0:	001a      	movs	r2, r3
 80009f2:	2100      	movs	r1, #0
 80009f4:	f003 fa9c 	bl	8003f30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009f8:	4b51      	ldr	r3, [pc, #324]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 80009fa:	4a52      	ldr	r2, [pc, #328]	@ (8000b44 <MX_TIM1_Init+0x190>)
 80009fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80009fe:	4b50      	ldr	r3, [pc, #320]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a00:	222f      	movs	r2, #47	@ 0x2f
 8000a02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a04:	4b4e      	ldr	r3, [pc, #312]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8000a0a:	4b4d      	ldr	r3, [pc, #308]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a0c:	2263      	movs	r2, #99	@ 0x63
 8000a0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a10:	4b4b      	ldr	r3, [pc, #300]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a16:	4b4a      	ldr	r3, [pc, #296]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b48      	ldr	r3, [pc, #288]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a22:	4b47      	ldr	r3, [pc, #284]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a24:	0018      	movs	r0, r3
 8000a26:	f002 faf1 	bl	800300c <HAL_TIM_Base_Init>
 8000a2a:	1e03      	subs	r3, r0, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000a2e:	f000 f8b7 	bl	8000ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a32:	2160      	movs	r1, #96	@ 0x60
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	2280      	movs	r2, #128	@ 0x80
 8000a38:	0152      	lsls	r2, r2, #5
 8000a3a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a3c:	187a      	adds	r2, r7, r1
 8000a3e:	4b40      	ldr	r3, [pc, #256]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a40:	0011      	movs	r1, r2
 8000a42:	0018      	movs	r0, r3
 8000a44:	f002 fcd2 	bl	80033ec <HAL_TIM_ConfigClockSource>
 8000a48:	1e03      	subs	r3, r0, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000a4c:	f000 f8a8 	bl	8000ba0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000a50:	4b3b      	ldr	r3, [pc, #236]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a52:	0018      	movs	r0, r3
 8000a54:	f002 fb32 	bl	80030bc <HAL_TIM_OC_Init>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000a5c:	f000 f8a0 	bl	8000ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a60:	2154      	movs	r1, #84	@ 0x54
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a74:	187a      	adds	r2, r7, r1
 8000a76:	4b32      	ldr	r3, [pc, #200]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000a78:	0011      	movs	r1, r2
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f003 f95a 	bl	8003d34 <HAL_TIMEx_MasterConfigSynchronization>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000a84:	f000 f88c 	bl	8000ba0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a88:	2138      	movs	r1, #56	@ 0x38
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2200      	movs	r2, #0
 8000a94:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ab4:	1879      	adds	r1, r7, r1
 8000ab6:	4b22      	ldr	r3, [pc, #136]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	0018      	movs	r0, r3
 8000abc:	f002 fc36 	bl	800332c <HAL_TIM_OC_ConfigChannel>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000ac4:	f000 f86c 	bl	8000ba0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	2280      	movs	r2, #128	@ 0x80
 8000aea:	0192      	lsls	r2, r2, #6
 8000aec:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	2280      	movs	r2, #128	@ 0x80
 8000b04:	0492      	lsls	r2, r2, #18
 8000b06:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2200      	movs	r2, #0
 8000b12:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	2200      	movs	r2, #0
 8000b18:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b1a:	1d3a      	adds	r2, r7, #4
 8000b1c:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000b1e:	0011      	movs	r1, r2
 8000b20:	0018      	movs	r0, r3
 8000b22:	f003 f969 	bl	8003df8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000b2a:	f000 f839 	bl	8000ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b2e:	4b04      	ldr	r3, [pc, #16]	@ (8000b40 <MX_TIM1_Init+0x18c>)
 8000b30:	0018      	movs	r0, r3
 8000b32:	f000 f909 	bl	8000d48 <HAL_TIM_MspPostInit>

}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b01c      	add	sp, #112	@ 0x70
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	200000fc 	.word	0x200000fc
 8000b44:	40012c00 	.word	0x40012c00

08000b48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b4e:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <MX_DMA_Init+0x28>)
 8000b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <MX_DMA_Init+0x28>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	430a      	orrs	r2, r1
 8000b58:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b5a:	4b05      	ldr	r3, [pc, #20]	@ (8000b70 <MX_DMA_Init+0x28>)
 8000b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4013      	ands	r3, r2
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]

}
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b002      	add	sp, #8
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	40021000 	.word	0x40021000

08000b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7a:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <MX_GPIO_Init+0x28>)
 8000b7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <MX_GPIO_Init+0x28>)
 8000b80:	2101      	movs	r1, #1
 8000b82:	430a      	orrs	r2, r1
 8000b84:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b86:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <MX_GPIO_Init+0x28>)
 8000b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b002      	add	sp, #8
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba4:	b672      	cpsid	i
}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba8:	46c0      	nop			@ (mov r8, r8)
 8000baa:	e7fd      	b.n	8000ba8 <Error_Handler+0x8>

08000bac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bce:	4b08      	ldr	r3, [pc, #32]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bd0:	2180      	movs	r1, #128	@ 0x80
 8000bd2:	0549      	lsls	r1, r1, #21
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bd8:	4b05      	ldr	r3, [pc, #20]	@ (8000bf0 <HAL_MspInit+0x44>)
 8000bda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bdc:	2380      	movs	r3, #128	@ 0x80
 8000bde:	055b      	lsls	r3, r3, #21
 8000be0:	4013      	ands	r3, r2
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b002      	add	sp, #8
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	40021000 	.word	0x40021000

08000bf4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bf4:	b590      	push	{r4, r7, lr}
 8000bf6:	b091      	sub	sp, #68	@ 0x44
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	232c      	movs	r3, #44	@ 0x2c
 8000bfe:	18fb      	adds	r3, r7, r3
 8000c00:	0018      	movs	r0, r3
 8000c02:	2314      	movs	r3, #20
 8000c04:	001a      	movs	r2, r3
 8000c06:	2100      	movs	r1, #0
 8000c08:	f003 f992 	bl	8003f30 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c0c:	2410      	movs	r4, #16
 8000c0e:	193b      	adds	r3, r7, r4
 8000c10:	0018      	movs	r0, r3
 8000c12:	231c      	movs	r3, #28
 8000c14:	001a      	movs	r2, r3
 8000c16:	2100      	movs	r1, #0
 8000c18:	f003 f98a 	bl	8003f30 <memset>
  if(hadc->Instance==ADC1)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a35      	ldr	r2, [pc, #212]	@ (8000cf8 <HAL_ADC_MspInit+0x104>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d163      	bne.n	8000cee <HAL_ADC_MspInit+0xfa>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	2220      	movs	r2, #32
 8000c2a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c32:	193b      	adds	r3, r7, r4
 8000c34:	0018      	movs	r0, r3
 8000c36:	f002 f8fd 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 8000c3a:	1e03      	subs	r3, r0, #0
 8000c3c:	d001      	beq.n	8000c42 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8000c3e:	f7ff ffaf 	bl	8000ba0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c42:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c46:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c48:	2180      	movs	r1, #128	@ 0x80
 8000c4a:	0349      	lsls	r1, r1, #13
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c50:	4b2a      	ldr	r3, [pc, #168]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c54:	2380      	movs	r3, #128	@ 0x80
 8000c56:	035b      	lsls	r3, r3, #13
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5e:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c62:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c64:	2101      	movs	r1, #1
 8000c66:	430a      	orrs	r2, r1
 8000c68:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c6a:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <HAL_ADC_MspInit+0x108>)
 8000c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c6e:	2201      	movs	r2, #1
 8000c70:	4013      	ands	r3, r2
 8000c72:	60bb      	str	r3, [r7, #8]
 8000c74:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c76:	212c      	movs	r1, #44	@ 0x2c
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	2210      	movs	r2, #16
 8000c7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	2203      	movs	r2, #3
 8000c82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8a:	187a      	adds	r2, r7, r1
 8000c8c:	23a0      	movs	r3, #160	@ 0xa0
 8000c8e:	05db      	lsls	r3, r3, #23
 8000c90:	0011      	movs	r1, r2
 8000c92:	0018      	movs	r0, r3
 8000c94:	f001 fc36 	bl	8002504 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c98:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8000d04 <HAL_ADC_MspInit+0x110>)
 8000c9c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c9e:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000ca0:	2205      	movs	r2, #5
 8000ca2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ca4:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000caa:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cb0:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cb2:	2280      	movs	r2, #128	@ 0x80
 8000cb4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cb6:	4b12      	ldr	r3, [pc, #72]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cb8:	2280      	movs	r2, #128	@ 0x80
 8000cba:	0052      	lsls	r2, r2, #1
 8000cbc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cbe:	4b10      	ldr	r3, [pc, #64]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cc0:	2280      	movs	r2, #128	@ 0x80
 8000cc2:	00d2      	lsls	r2, r2, #3
 8000cc4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cc8:	2220      	movs	r2, #32
 8000cca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f001 fa73 	bl	80021c0 <HAL_DMA_Init>
 8000cda:	1e03      	subs	r3, r0, #0
 8000cdc:	d001      	beq.n	8000ce2 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8000cde:	f7ff ff5f 	bl	8000ba0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4a06      	ldr	r2, [pc, #24]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000ce6:	651a      	str	r2, [r3, #80]	@ 0x50
 8000ce8:	4b05      	ldr	r3, [pc, #20]	@ (8000d00 <HAL_ADC_MspInit+0x10c>)
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b011      	add	sp, #68	@ 0x44
 8000cf4:	bd90      	pop	{r4, r7, pc}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	40012400 	.word	0x40012400
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	200000a0 	.word	0x200000a0
 8000d04:	40020008 	.word	0x40020008

08000d08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0a      	ldr	r2, [pc, #40]	@ (8000d40 <HAL_TIM_Base_MspInit+0x38>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d10d      	bne.n	8000d36 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <HAL_TIM_Base_MspInit+0x3c>)
 8000d1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <HAL_TIM_Base_MspInit+0x3c>)
 8000d20:	2180      	movs	r1, #128	@ 0x80
 8000d22:	0109      	lsls	r1, r1, #4
 8000d24:	430a      	orrs	r2, r1
 8000d26:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_TIM_Base_MspInit+0x3c>)
 8000d2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d2c:	2380      	movs	r3, #128	@ 0x80
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	4013      	ands	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b004      	add	sp, #16
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	40012c00 	.word	0x40012c00
 8000d44:	40021000 	.word	0x40021000

08000d48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b089      	sub	sp, #36	@ 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	240c      	movs	r4, #12
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	0018      	movs	r0, r3
 8000d56:	2314      	movs	r3, #20
 8000d58:	001a      	movs	r2, r3
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f003 f8e8 	bl	8003f30 <memset>
  if(htim->Instance==TIM1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a14      	ldr	r2, [pc, #80]	@ (8000db8 <HAL_TIM_MspPostInit+0x70>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d122      	bne.n	8000db0 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <HAL_TIM_MspPostInit+0x74>)
 8000d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_TIM_MspPostInit+0x74>)
 8000d70:	2101      	movs	r1, #1
 8000d72:	430a      	orrs	r2, r1
 8000d74:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d76:	4b11      	ldr	r3, [pc, #68]	@ (8000dbc <HAL_TIM_MspPostInit+0x74>)
 8000d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA5     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d82:	0021      	movs	r1, r4
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2220      	movs	r2, #32
 8000d88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2205      	movs	r2, #5
 8000da0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	187a      	adds	r2, r7, r1
 8000da4:	23a0      	movs	r3, #160	@ 0xa0
 8000da6:	05db      	lsls	r3, r3, #23
 8000da8:	0011      	movs	r1, r2
 8000daa:	0018      	movs	r0, r3
 8000dac:	f001 fbaa 	bl	8002504 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b009      	add	sp, #36	@ 0x24
 8000db6:	bd90      	pop	{r4, r7, pc}
 8000db8:	40012c00 	.word	0x40012c00
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	e7fd      	b.n	8000dc4 <NMI_Handler+0x4>

08000dc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dcc:	46c0      	nop			@ (mov r8, r8)
 8000dce:	e7fd      	b.n	8000dcc <HardFault_Handler+0x4>

08000dd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dd4:	46c0      	nop			@ (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000de8:	f000 f8a4 	bl	8000f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dec:	46c0      	nop			@ (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000df8:	4b03      	ldr	r3, [pc, #12]	@ (8000e08 <SystemInit+0x14>)
 8000dfa:	2280      	movs	r2, #128	@ 0x80
 8000dfc:	0512      	lsls	r2, r2, #20
 8000dfe:	609a      	str	r2, [r3, #8]
#endif
}
 8000e00:	46c0      	nop			@ (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e0c:	480d      	ldr	r0, [pc, #52]	@ (8000e44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e0e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e10:	f7ff fff0 	bl	8000df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e14:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e16:	e003      	b.n	8000e20 <LoopCopyDataInit>

08000e18 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e18:	4b0b      	ldr	r3, [pc, #44]	@ (8000e48 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000e1a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e1c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e1e:	3104      	adds	r1, #4

08000e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e20:	480a      	ldr	r0, [pc, #40]	@ (8000e4c <LoopForever+0xa>)
  ldr r3, =_edata
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <LoopForever+0xe>)
  adds r2, r0, r1
 8000e24:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e26:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e28:	d3f6      	bcc.n	8000e18 <CopyDataInit>
  ldr r2, =_sbss
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <LoopForever+0x12>)
  b LoopFillZerobss
 8000e2c:	e002      	b.n	8000e34 <LoopFillZerobss>

08000e2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000e30:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e32:	3204      	adds	r2, #4

08000e34 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000e34:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <LoopForever+0x16>)
  cmp r2, r3
 8000e36:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e38:	d3f9      	bcc.n	8000e2e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000e3a:	f003 f881 	bl	8003f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e3e:	f7ff fcc1 	bl	80007c4 <main>

08000e42 <LoopForever>:

LoopForever:
    b LoopForever
 8000e42:	e7fe      	b.n	8000e42 <LoopForever>
  ldr   r0, =_estack
 8000e44:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000e48:	080040b8 	.word	0x080040b8
  ldr r0, =_sdata
 8000e4c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e50:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000e54:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000e58:	2000014c 	.word	0x2000014c

08000e5c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC1_IRQHandler>
	...

08000e60 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <HAL_Init+0x3c>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_Init+0x3c>)
 8000e72:	2180      	movs	r1, #128	@ 0x80
 8000e74:	0049      	lsls	r1, r1, #1
 8000e76:	430a      	orrs	r2, r1
 8000e78:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f000 f810 	bl	8000ea0 <HAL_InitTick>
 8000e80:	1e03      	subs	r3, r0, #0
 8000e82:	d003      	beq.n	8000e8c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e84:	1dfb      	adds	r3, r7, #7
 8000e86:	2201      	movs	r2, #1
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e001      	b.n	8000e90 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e8c:	f7ff fe8e 	bl	8000bac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e90:	1dfb      	adds	r3, r7, #7
 8000e92:	781b      	ldrb	r3, [r3, #0]
}
 8000e94:	0018      	movs	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b002      	add	sp, #8
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <HAL_InitTick+0x88>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d02b      	beq.n	8000f10 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <HAL_InitTick+0x8c>)
 8000eba:	681c      	ldr	r4, [r3, #0]
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <HAL_InitTick+0x88>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	0019      	movs	r1, r3
 8000ec2:	23fa      	movs	r3, #250	@ 0xfa
 8000ec4:	0098      	lsls	r0, r3, #2
 8000ec6:	f7ff f91f 	bl	8000108 <__udivsi3>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	0019      	movs	r1, r3
 8000ece:	0020      	movs	r0, r4
 8000ed0:	f7ff f91a 	bl	8000108 <__udivsi3>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f001 f965 	bl	80021a6 <HAL_SYSTICK_Config>
 8000edc:	1e03      	subs	r3, r0, #0
 8000ede:	d112      	bne.n	8000f06 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	d80a      	bhi.n	8000efc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	425b      	negs	r3, r3
 8000eec:	2200      	movs	r2, #0
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f001 f944 	bl	800217c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <HAL_InitTick+0x90>)
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e00d      	b.n	8000f18 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000efc:	230f      	movs	r3, #15
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
 8000f04:	e008      	b.n	8000f18 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f06:	230f      	movs	r3, #15
 8000f08:	18fb      	adds	r3, r7, r3
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	701a      	strb	r2, [r3, #0]
 8000f0e:	e003      	b.n	8000f18 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f10:	230f      	movs	r3, #15
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f18:	230f      	movs	r3, #15
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	781b      	ldrb	r3, [r3, #0]
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b005      	add	sp, #20
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	2000000c 	.word	0x2000000c
 8000f2c:	20000004 	.word	0x20000004
 8000f30:	20000008 	.word	0x20000008

08000f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_IncTick+0x1c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <HAL_IncTick+0x20>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	18d2      	adds	r2, r2, r3
 8000f44:	4b03      	ldr	r3, [pc, #12]	@ (8000f54 <HAL_IncTick+0x20>)
 8000f46:	601a      	str	r2, [r3, #0]
}
 8000f48:	46c0      	nop			@ (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	46c0      	nop			@ (mov r8, r8)
 8000f50:	2000000c 	.word	0x2000000c
 8000f54:	20000148 	.word	0x20000148

08000f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f5c:	4b02      	ldr	r3, [pc, #8]	@ (8000f68 <HAL_GetTick+0x10>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
}
 8000f60:	0018      	movs	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	46c0      	nop			@ (mov r8, r8)
 8000f68:	20000148 	.word	0x20000148

08000f6c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a05      	ldr	r2, [pc, #20]	@ (8000f90 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	431a      	orrs	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	601a      	str	r2, [r3, #0]
}
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b002      	add	sp, #8
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	ff3fffff 	.word	0xff3fffff

08000f94 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	23c0      	movs	r3, #192	@ 0xc0
 8000fa2:	041b      	lsls	r3, r3, #16
 8000fa4:	4013      	ands	r3, r2
}
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b002      	add	sp, #8
 8000fac:	bd80      	pop	{r7, pc}

08000fae <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b084      	sub	sp, #16
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	60f8      	str	r0, [r7, #12]
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	2107      	movs	r1, #7
 8000fc6:	4091      	lsls	r1, r2
 8000fc8:	000a      	movs	r2, r1
 8000fca:	43d2      	mvns	r2, r2
 8000fcc:	401a      	ands	r2, r3
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	2104      	movs	r1, #4
 8000fd2:	400b      	ands	r3, r1
 8000fd4:	6879      	ldr	r1, [r7, #4]
 8000fd6:	4099      	lsls	r1, r3
 8000fd8:	000b      	movs	r3, r1
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b004      	add	sp, #16
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	400a      	ands	r2, r1
 8000ffc:	2107      	movs	r1, #7
 8000ffe:	4091      	lsls	r1, r2
 8001000:	000a      	movs	r2, r1
 8001002:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	2104      	movs	r1, #4
 8001008:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800100a:	40da      	lsrs	r2, r3
 800100c:	0013      	movs	r3, r2
}
 800100e:	0018      	movs	r0, r3
 8001010:	46bd      	mov	sp, r7
 8001012:	b002      	add	sp, #8
 8001014:	bd80      	pop	{r7, pc}

08001016 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	23c0      	movs	r3, #192	@ 0xc0
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	4013      	ands	r3, r2
 8001028:	d101      	bne.n	800102e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800102e:	2300      	movs	r3, #0
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b002      	add	sp, #8
 8001036:	bd80      	pop	{r7, pc}

08001038 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	211f      	movs	r1, #31
 800104c:	400a      	ands	r2, r1
 800104e:	210f      	movs	r1, #15
 8001050:	4091      	lsls	r1, r2
 8001052:	000a      	movs	r2, r1
 8001054:	43d2      	mvns	r2, r2
 8001056:	401a      	ands	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	0e9b      	lsrs	r3, r3, #26
 800105c:	210f      	movs	r1, #15
 800105e:	4019      	ands	r1, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	201f      	movs	r0, #31
 8001064:	4003      	ands	r3, r0
 8001066:	4099      	lsls	r1, r3
 8001068:	000b      	movs	r3, r1
 800106a:	431a      	orrs	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b004      	add	sp, #16
 8001076:	bd80      	pop	{r7, pc}

08001078 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	0a5b      	lsrs	r3, r3, #9
 800108c:	431a      	orrs	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	46bd      	mov	sp, r7
 8001096:	b002      	add	sp, #8
 8001098:	bd80      	pop	{r7, pc}

0800109a <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	0252      	lsls	r2, r2, #9
 80010ac:	0a52      	lsrs	r2, r2, #9
 80010ae:	43d2      	mvns	r2, r2
 80010b0:	401a      	ands	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	0212      	lsls	r2, r2, #8
 80010d4:	43d2      	mvns	r2, r2
 80010d6:	401a      	ands	r2, r3
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	6879      	ldr	r1, [r7, #4]
 80010de:	400b      	ands	r3, r1
 80010e0:	4904      	ldr	r1, [pc, #16]	@ (80010f4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80010e2:	400b      	ands	r3, r1
 80010e4:	431a      	orrs	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b004      	add	sp, #16
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	7fffff00 	.word	0x7fffff00

080010f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	4a05      	ldr	r2, [pc, #20]	@ (800111c <LL_ADC_EnableInternalRegulator+0x24>)
 8001106:	4013      	ands	r3, r2
 8001108:	2280      	movs	r2, #128	@ 0x80
 800110a:	0552      	lsls	r2, r2, #21
 800110c:	431a      	orrs	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	6fffffe8 	.word	0x6fffffe8

08001120 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	055b      	lsls	r3, r3, #21
 8001130:	401a      	ands	r2, r3
 8001132:	2380      	movs	r3, #128	@ 0x80
 8001134:	055b      	lsls	r3, r3, #21
 8001136:	429a      	cmp	r2, r3
 8001138:	d101      	bne.n	800113e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800113e:	2300      	movs	r3, #0
}
 8001140:	0018      	movs	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	b002      	add	sp, #8
 8001146:	bd80      	pop	{r7, pc}

08001148 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	4a04      	ldr	r2, [pc, #16]	@ (8001168 <LL_ADC_Enable+0x20>)
 8001156:	4013      	ands	r3, r2
 8001158:	2201      	movs	r2, #1
 800115a:	431a      	orrs	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001160:	46c0      	nop			@ (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	b002      	add	sp, #8
 8001166:	bd80      	pop	{r7, pc}
 8001168:	7fffffe8 	.word	0x7fffffe8

0800116c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	4a04      	ldr	r2, [pc, #16]	@ (800118c <LL_ADC_Disable+0x20>)
 800117a:	4013      	ands	r3, r2
 800117c:	2202      	movs	r2, #2
 800117e:	431a      	orrs	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	b002      	add	sp, #8
 800118a:	bd80      	pop	{r7, pc}
 800118c:	7fffffe8 	.word	0x7fffffe8

08001190 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	2201      	movs	r2, #1
 800119e:	4013      	ands	r3, r2
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d101      	bne.n	80011a8 <LL_ADC_IsEnabled+0x18>
 80011a4:	2301      	movs	r3, #1
 80011a6:	e000      	b.n	80011aa <LL_ADC_IsEnabled+0x1a>
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	0018      	movs	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2202      	movs	r2, #2
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d101      	bne.n	80011ca <LL_ADC_IsDisableOngoing+0x18>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <LL_ADC_IsDisableOngoing+0x1a>
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	0018      	movs	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	4a04      	ldr	r2, [pc, #16]	@ (80011f4 <LL_ADC_REG_StartConversion+0x20>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	2204      	movs	r2, #4
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011ec:	46c0      	nop			@ (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b002      	add	sp, #8
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	7fffffe8 	.word	0x7fffffe8

080011f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	2204      	movs	r2, #4
 8001206:	4013      	ands	r3, r2
 8001208:	2b04      	cmp	r3, #4
 800120a:	d101      	bne.n	8001210 <LL_ADC_REG_IsConversionOngoing+0x18>
 800120c:	2301      	movs	r3, #1
 800120e:	e000      	b.n	8001212 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001210:	2300      	movs	r3, #0
}
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b002      	add	sp, #8
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	231f      	movs	r3, #31
 8001226:	18fb      	adds	r3, r7, r3
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e17e      	b.n	8001540 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10a      	bne.n	8001260 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	0018      	movs	r0, r3
 800124e:	f7ff fcd1 	bl	8000bf4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2254      	movs	r2, #84	@ 0x54
 800125c:	2100      	movs	r1, #0
 800125e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff ff5b 	bl	8001120 <LL_ADC_IsInternalRegulatorEnabled>
 800126a:	1e03      	subs	r3, r0, #0
 800126c:	d114      	bne.n	8001298 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	0018      	movs	r0, r3
 8001274:	f7ff ff40 	bl	80010f8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001278:	4bb3      	ldr	r3, [pc, #716]	@ (8001548 <HAL_ADC_Init+0x32c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	49b3      	ldr	r1, [pc, #716]	@ (800154c <HAL_ADC_Init+0x330>)
 800127e:	0018      	movs	r0, r3
 8001280:	f7fe ff42 	bl	8000108 <__udivsi3>
 8001284:	0003      	movs	r3, r0
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800128a:	e002      	b.n	8001292 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3b01      	subs	r3, #1
 8001290:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f9      	bne.n	800128c <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff3f 	bl	8001120 <LL_ADC_IsInternalRegulatorEnabled>
 80012a2:	1e03      	subs	r3, r0, #0
 80012a4:	d10f      	bne.n	80012c6 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	2210      	movs	r2, #16
 80012ac:	431a      	orrs	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012b6:	2201      	movs	r2, #1
 80012b8:	431a      	orrs	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80012be:	231f      	movs	r3, #31
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2201      	movs	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	0018      	movs	r0, r3
 80012cc:	f7ff ff94 	bl	80011f8 <LL_ADC_REG_IsConversionOngoing>
 80012d0:	0003      	movs	r3, r0
 80012d2:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d8:	2210      	movs	r2, #16
 80012da:	4013      	ands	r3, r2
 80012dc:	d000      	beq.n	80012e0 <HAL_ADC_Init+0xc4>
 80012de:	e122      	b.n	8001526 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d000      	beq.n	80012e8 <HAL_ADC_Init+0xcc>
 80012e6:	e11e      	b.n	8001526 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ec:	4a98      	ldr	r2, [pc, #608]	@ (8001550 <HAL_ADC_Init+0x334>)
 80012ee:	4013      	ands	r3, r2
 80012f0:	2202      	movs	r2, #2
 80012f2:	431a      	orrs	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	0018      	movs	r0, r3
 80012fe:	f7ff ff47 	bl	8001190 <LL_ADC_IsEnabled>
 8001302:	1e03      	subs	r3, r0, #0
 8001304:	d000      	beq.n	8001308 <HAL_ADC_Init+0xec>
 8001306:	e0ad      	b.n	8001464 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	7e1b      	ldrb	r3, [r3, #24]
 8001310:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001312:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	7e5b      	ldrb	r3, [r3, #25]
 8001318:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800131a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	7e9b      	ldrb	r3, [r3, #26]
 8001320:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001322:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <HAL_ADC_Init+0x116>
 800132c:	2380      	movs	r3, #128	@ 0x80
 800132e:	015b      	lsls	r3, r3, #5
 8001330:	e000      	b.n	8001334 <HAL_ADC_Init+0x118>
 8001332:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001334:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800133a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	2b00      	cmp	r3, #0
 8001342:	da04      	bge.n	800134e <HAL_ADC_Init+0x132>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	085b      	lsrs	r3, r3, #1
 800134c:	e001      	b.n	8001352 <HAL_ADC_Init+0x136>
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001352:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	212c      	movs	r1, #44	@ 0x2c
 8001358:	5c5b      	ldrb	r3, [r3, r1]
 800135a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800135c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4313      	orrs	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2220      	movs	r2, #32
 8001368:	5c9b      	ldrb	r3, [r3, r2]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d115      	bne.n	800139a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	7e9b      	ldrb	r3, [r3, #26]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d105      	bne.n	8001382 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	2280      	movs	r2, #128	@ 0x80
 800137a:	0252      	lsls	r2, r2, #9
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
 8001380:	e00b      	b.n	800139a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	2220      	movs	r2, #32
 8001388:	431a      	orrs	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001392:	2201      	movs	r2, #1
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00a      	beq.n	80013b8 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013a6:	23e0      	movs	r3, #224	@ 0xe0
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80013b0:	4313      	orrs	r3, r2
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	4a65      	ldr	r2, [pc, #404]	@ (8001554 <HAL_ADC_Init+0x338>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	0019      	movs	r1, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	0f9b      	lsrs	r3, r3, #30
 80013d4:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013da:	4313      	orrs	r3, r2
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	4313      	orrs	r3, r2
 80013e0:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	223c      	movs	r2, #60	@ 0x3c
 80013e6:	5c9b      	ldrb	r3, [r3, r2]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d111      	bne.n	8001410 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	0f9b      	lsrs	r3, r3, #30
 80013f2:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013f8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80013fe:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001404:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	4313      	orrs	r3, r2
 800140a:	2201      	movs	r2, #1
 800140c:	4313      	orrs	r3, r2
 800140e:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	4a50      	ldr	r2, [pc, #320]	@ (8001558 <HAL_ADC_Init+0x33c>)
 8001418:	4013      	ands	r3, r2
 800141a:	0019      	movs	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	430a      	orrs	r2, r1
 8001424:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	23c0      	movs	r3, #192	@ 0xc0
 800142c:	061b      	lsls	r3, r3, #24
 800142e:	429a      	cmp	r2, r3
 8001430:	d018      	beq.n	8001464 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001436:	2380      	movs	r3, #128	@ 0x80
 8001438:	05db      	lsls	r3, r3, #23
 800143a:	429a      	cmp	r2, r3
 800143c:	d012      	beq.n	8001464 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	061b      	lsls	r3, r3, #24
 8001446:	429a      	cmp	r2, r3
 8001448:	d00c      	beq.n	8001464 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800144a:	4b44      	ldr	r3, [pc, #272]	@ (800155c <HAL_ADC_Init+0x340>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a44      	ldr	r2, [pc, #272]	@ (8001560 <HAL_ADC_Init+0x344>)
 8001450:	4013      	ands	r3, r2
 8001452:	0019      	movs	r1, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	23f0      	movs	r3, #240	@ 0xf0
 800145a:	039b      	lsls	r3, r3, #14
 800145c:	401a      	ands	r2, r3
 800145e:	4b3f      	ldr	r3, [pc, #252]	@ (800155c <HAL_ADC_Init+0x340>)
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800146c:	001a      	movs	r2, r3
 800146e:	2100      	movs	r1, #0
 8001470:	f7ff fd9d 	bl	8000fae <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800147c:	4939      	ldr	r1, [pc, #228]	@ (8001564 <HAL_ADC_Init+0x348>)
 800147e:	001a      	movs	r2, r3
 8001480:	f7ff fd95 	bl	8000fae <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d109      	bne.n	80014a0 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2110      	movs	r1, #16
 8001498:	4249      	negs	r1, r1
 800149a:	430a      	orrs	r2, r1
 800149c:	629a      	str	r2, [r3, #40]	@ 0x28
 800149e:	e018      	b.n	80014d2 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	039b      	lsls	r3, r3, #14
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d112      	bne.n	80014d2 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	221c      	movs	r2, #28
 80014bc:	4013      	ands	r3, r2
 80014be:	2210      	movs	r2, #16
 80014c0:	4252      	negs	r2, r2
 80014c2:	409a      	lsls	r2, r3
 80014c4:	0011      	movs	r1, r2
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2100      	movs	r1, #0
 80014d8:	0018      	movs	r0, r3
 80014da:	f7ff fd85 	bl	8000fe8 <LL_ADC_GetSamplingTimeCommonChannels>
 80014de:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d10b      	bne.n	8001500 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f2:	2203      	movs	r2, #3
 80014f4:	4393      	bics	r3, r2
 80014f6:	2201      	movs	r2, #1
 80014f8:	431a      	orrs	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014fe:	e01c      	b.n	800153a <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001504:	2212      	movs	r2, #18
 8001506:	4393      	bics	r3, r2
 8001508:	2210      	movs	r2, #16
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001514:	2201      	movs	r2, #1
 8001516:	431a      	orrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800151c:	231f      	movs	r3, #31
 800151e:	18fb      	adds	r3, r7, r3
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001524:	e009      	b.n	800153a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152a:	2210      	movs	r2, #16
 800152c:	431a      	orrs	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001532:	231f      	movs	r3, #31
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800153a:	231f      	movs	r3, #31
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	781b      	ldrb	r3, [r3, #0]
}
 8001540:	0018      	movs	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	b008      	add	sp, #32
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000004 	.word	0x20000004
 800154c:	00030d40 	.word	0x00030d40
 8001550:	fffffefd 	.word	0xfffffefd
 8001554:	ffde0201 	.word	0xffde0201
 8001558:	1ffffc02 	.word	0x1ffffc02
 800155c:	40012708 	.word	0x40012708
 8001560:	ffc3ffff 	.word	0xffc3ffff
 8001564:	7fffff04 	.word	0x7fffff04

08001568 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001568:	b5b0      	push	{r4, r5, r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	0018      	movs	r0, r3
 800157a:	f7ff fe3d 	bl	80011f8 <LL_ADC_REG_IsConversionOngoing>
 800157e:	1e03      	subs	r3, r0, #0
 8001580:	d16c      	bne.n	800165c <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2254      	movs	r2, #84	@ 0x54
 8001586:	5c9b      	ldrb	r3, [r3, r2]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d101      	bne.n	8001590 <HAL_ADC_Start_DMA+0x28>
 800158c:	2302      	movs	r3, #2
 800158e:	e06c      	b.n	800166a <HAL_ADC_Start_DMA+0x102>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2254      	movs	r2, #84	@ 0x54
 8001594:	2101      	movs	r1, #1
 8001596:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	2201      	movs	r2, #1
 80015a0:	4013      	ands	r3, r2
 80015a2:	d113      	bne.n	80015cc <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	0018      	movs	r0, r3
 80015aa:	f7ff fdf1 	bl	8001190 <LL_ADC_IsEnabled>
 80015ae:	1e03      	subs	r3, r0, #0
 80015b0:	d004      	beq.n	80015bc <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	0018      	movs	r0, r3
 80015b8:	f7ff fdd8 	bl	800116c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68da      	ldr	r2, [r3, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2101      	movs	r1, #1
 80015c8:	430a      	orrs	r2, r1
 80015ca:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015cc:	2517      	movs	r5, #23
 80015ce:	197c      	adds	r4, r7, r5
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	0018      	movs	r0, r3
 80015d4:	f000 fa44 	bl	8001a60 <ADC_Enable>
 80015d8:	0003      	movs	r3, r0
 80015da:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015dc:	002c      	movs	r4, r5
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d13e      	bne.n	8001664 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ea:	4a22      	ldr	r2, [pc, #136]	@ (8001674 <HAL_ADC_Start_DMA+0x10c>)
 80015ec:	4013      	ands	r3, r2
 80015ee:	2280      	movs	r2, #128	@ 0x80
 80015f0:	0052      	lsls	r2, r2, #1
 80015f2:	431a      	orrs	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2200      	movs	r2, #0
 80015fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001602:	4a1d      	ldr	r2, [pc, #116]	@ (8001678 <HAL_ADC_Start_DMA+0x110>)
 8001604:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800160a:	4a1c      	ldr	r2, [pc, #112]	@ (800167c <HAL_ADC_Start_DMA+0x114>)
 800160c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001612:	4a1b      	ldr	r2, [pc, #108]	@ (8001680 <HAL_ADC_Start_DMA+0x118>)
 8001614:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	221c      	movs	r2, #28
 800161c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2254      	movs	r2, #84	@ 0x54
 8001622:	2100      	movs	r1, #0
 8001624:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2110      	movs	r1, #16
 8001632:	430a      	orrs	r2, r1
 8001634:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	3340      	adds	r3, #64	@ 0x40
 8001640:	0019      	movs	r1, r3
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	193c      	adds	r4, r7, r4
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f000 fe44 	bl	80022d4 <HAL_DMA_Start_IT>
 800164c:	0003      	movs	r3, r0
 800164e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	0018      	movs	r0, r3
 8001656:	f7ff fdbd 	bl	80011d4 <LL_ADC_REG_StartConversion>
 800165a:	e003      	b.n	8001664 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800165c:	2317      	movs	r3, #23
 800165e:	18fb      	adds	r3, r7, r3
 8001660:	2202      	movs	r2, #2
 8001662:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001664:	2317      	movs	r3, #23
 8001666:	18fb      	adds	r3, r7, r3
 8001668:	781b      	ldrb	r3, [r3, #0]
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b006      	add	sp, #24
 8001670:	bdb0      	pop	{r4, r5, r7, pc}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	fffff0fe 	.word	0xfffff0fe
 8001678:	08001c0d 	.word	0x08001c0d
 800167c:	08001cd5 	.word	0x08001cd5
 8001680:	08001cf3 	.word	0x08001cf3

08001684 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800168c:	46c0      	nop			@ (mov r8, r8)
 800168e:	46bd      	mov	sp, r7
 8001690:	b002      	add	sp, #8
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800169c:	46c0      	nop			@ (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016be:	2317      	movs	r3, #23
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2254      	movs	r2, #84	@ 0x54
 80016ce:	5c9b      	ldrb	r3, [r3, r2]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d101      	bne.n	80016d8 <HAL_ADC_ConfigChannel+0x24>
 80016d4:	2302      	movs	r3, #2
 80016d6:	e1be      	b.n	8001a56 <HAL_ADC_ConfigChannel+0x3a2>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2254      	movs	r2, #84	@ 0x54
 80016dc:	2101      	movs	r1, #1
 80016de:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff fd87 	bl	80011f8 <LL_ADC_REG_IsConversionOngoing>
 80016ea:	1e03      	subs	r3, r0, #0
 80016ec:	d000      	beq.n	80016f0 <HAL_ADC_ConfigChannel+0x3c>
 80016ee:	e1a1      	b.n	8001a34 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d100      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x46>
 80016f8:	e152      	b.n	80019a0 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691a      	ldr	r2, [r3, #16]
 80016fe:	2380      	movs	r3, #128	@ 0x80
 8001700:	061b      	lsls	r3, r3, #24
 8001702:	429a      	cmp	r2, r3
 8001704:	d004      	beq.n	8001710 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800170a:	4ac2      	ldr	r2, [pc, #776]	@ (8001a14 <HAL_ADC_ConfigChannel+0x360>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d108      	bne.n	8001722 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	0019      	movs	r1, r3
 800171a:	0010      	movs	r0, r2
 800171c:	f7ff fcac 	bl	8001078 <LL_ADC_REG_SetSequencerChAdd>
 8001720:	e0ed      	b.n	80018fe <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	211f      	movs	r1, #31
 800172c:	400b      	ands	r3, r1
 800172e:	210f      	movs	r1, #15
 8001730:	4099      	lsls	r1, r3
 8001732:	000b      	movs	r3, r1
 8001734:	43db      	mvns	r3, r3
 8001736:	4013      	ands	r3, r2
 8001738:	0019      	movs	r1, r3
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	025b      	lsls	r3, r3, #9
 8001740:	0a5b      	lsrs	r3, r3, #9
 8001742:	d105      	bne.n	8001750 <HAL_ADC_ConfigChannel+0x9c>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	0e9b      	lsrs	r3, r3, #26
 800174a:	221f      	movs	r2, #31
 800174c:	4013      	ands	r3, r2
 800174e:	e0bc      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2201      	movs	r2, #1
 8001756:	4013      	ands	r3, r2
 8001758:	d000      	beq.n	800175c <HAL_ADC_ConfigChannel+0xa8>
 800175a:	e0b5      	b.n	80018c8 <HAL_ADC_ConfigChannel+0x214>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2202      	movs	r2, #2
 8001762:	4013      	ands	r3, r2
 8001764:	d000      	beq.n	8001768 <HAL_ADC_ConfigChannel+0xb4>
 8001766:	e0ad      	b.n	80018c4 <HAL_ADC_ConfigChannel+0x210>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2204      	movs	r2, #4
 800176e:	4013      	ands	r3, r2
 8001770:	d000      	beq.n	8001774 <HAL_ADC_ConfigChannel+0xc0>
 8001772:	e0a5      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x20c>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2208      	movs	r2, #8
 800177a:	4013      	ands	r3, r2
 800177c:	d000      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xcc>
 800177e:	e09d      	b.n	80018bc <HAL_ADC_ConfigChannel+0x208>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2210      	movs	r2, #16
 8001786:	4013      	ands	r3, r2
 8001788:	d000      	beq.n	800178c <HAL_ADC_ConfigChannel+0xd8>
 800178a:	e095      	b.n	80018b8 <HAL_ADC_ConfigChannel+0x204>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2220      	movs	r2, #32
 8001792:	4013      	ands	r3, r2
 8001794:	d000      	beq.n	8001798 <HAL_ADC_ConfigChannel+0xe4>
 8001796:	e08d      	b.n	80018b4 <HAL_ADC_ConfigChannel+0x200>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2240      	movs	r2, #64	@ 0x40
 800179e:	4013      	ands	r3, r2
 80017a0:	d000      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0xf0>
 80017a2:	e085      	b.n	80018b0 <HAL_ADC_ConfigChannel+0x1fc>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2280      	movs	r2, #128	@ 0x80
 80017aa:	4013      	ands	r3, r2
 80017ac:	d000      	beq.n	80017b0 <HAL_ADC_ConfigChannel+0xfc>
 80017ae:	e07d      	b.n	80018ac <HAL_ADC_ConfigChannel+0x1f8>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4013      	ands	r3, r2
 80017ba:	d000      	beq.n	80017be <HAL_ADC_ConfigChannel+0x10a>
 80017bc:	e074      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x1f4>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	2380      	movs	r3, #128	@ 0x80
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4013      	ands	r3, r2
 80017c8:	d000      	beq.n	80017cc <HAL_ADC_ConfigChannel+0x118>
 80017ca:	e06b      	b.n	80018a4 <HAL_ADC_ConfigChannel+0x1f0>
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	2380      	movs	r3, #128	@ 0x80
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4013      	ands	r3, r2
 80017d6:	d000      	beq.n	80017da <HAL_ADC_ConfigChannel+0x126>
 80017d8:	e062      	b.n	80018a0 <HAL_ADC_ConfigChannel+0x1ec>
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	2380      	movs	r3, #128	@ 0x80
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	4013      	ands	r3, r2
 80017e4:	d000      	beq.n	80017e8 <HAL_ADC_ConfigChannel+0x134>
 80017e6:	e059      	b.n	800189c <HAL_ADC_ConfigChannel+0x1e8>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	2380      	movs	r3, #128	@ 0x80
 80017ee:	015b      	lsls	r3, r3, #5
 80017f0:	4013      	ands	r3, r2
 80017f2:	d151      	bne.n	8001898 <HAL_ADC_ConfigChannel+0x1e4>
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	@ 0x80
 80017fa:	019b      	lsls	r3, r3, #6
 80017fc:	4013      	ands	r3, r2
 80017fe:	d149      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1e0>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	2380      	movs	r3, #128	@ 0x80
 8001806:	01db      	lsls	r3, r3, #7
 8001808:	4013      	ands	r3, r2
 800180a:	d141      	bne.n	8001890 <HAL_ADC_ConfigChannel+0x1dc>
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	2380      	movs	r3, #128	@ 0x80
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	4013      	ands	r3, r2
 8001816:	d139      	bne.n	800188c <HAL_ADC_ConfigChannel+0x1d8>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	025b      	lsls	r3, r3, #9
 8001820:	4013      	ands	r3, r2
 8001822:	d131      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x1d4>
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2380      	movs	r3, #128	@ 0x80
 800182a:	029b      	lsls	r3, r3, #10
 800182c:	4013      	ands	r3, r2
 800182e:	d129      	bne.n	8001884 <HAL_ADC_ConfigChannel+0x1d0>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	2380      	movs	r3, #128	@ 0x80
 8001836:	02db      	lsls	r3, r3, #11
 8001838:	4013      	ands	r3, r2
 800183a:	d121      	bne.n	8001880 <HAL_ADC_ConfigChannel+0x1cc>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	031b      	lsls	r3, r3, #12
 8001844:	4013      	ands	r3, r2
 8001846:	d119      	bne.n	800187c <HAL_ADC_ConfigChannel+0x1c8>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	2380      	movs	r3, #128	@ 0x80
 800184e:	035b      	lsls	r3, r3, #13
 8001850:	4013      	ands	r3, r2
 8001852:	d111      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1c4>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	039b      	lsls	r3, r3, #14
 800185c:	4013      	ands	r3, r2
 800185e:	d109      	bne.n	8001874 <HAL_ADC_ConfigChannel+0x1c0>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	@ 0x80
 8001866:	03db      	lsls	r3, r3, #15
 8001868:	4013      	ands	r3, r2
 800186a:	d001      	beq.n	8001870 <HAL_ADC_ConfigChannel+0x1bc>
 800186c:	2316      	movs	r3, #22
 800186e:	e02c      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001870:	2300      	movs	r3, #0
 8001872:	e02a      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001874:	2315      	movs	r3, #21
 8001876:	e028      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001878:	2314      	movs	r3, #20
 800187a:	e026      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 800187c:	2313      	movs	r3, #19
 800187e:	e024      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001880:	2312      	movs	r3, #18
 8001882:	e022      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001884:	2311      	movs	r3, #17
 8001886:	e020      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001888:	2310      	movs	r3, #16
 800188a:	e01e      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 800188c:	230f      	movs	r3, #15
 800188e:	e01c      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001890:	230e      	movs	r3, #14
 8001892:	e01a      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001894:	230d      	movs	r3, #13
 8001896:	e018      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 8001898:	230c      	movs	r3, #12
 800189a:	e016      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 800189c:	230b      	movs	r3, #11
 800189e:	e014      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018a0:	230a      	movs	r3, #10
 80018a2:	e012      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018a4:	2309      	movs	r3, #9
 80018a6:	e010      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018a8:	2308      	movs	r3, #8
 80018aa:	e00e      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018ac:	2307      	movs	r3, #7
 80018ae:	e00c      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018b0:	2306      	movs	r3, #6
 80018b2:	e00a      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018b4:	2305      	movs	r3, #5
 80018b6:	e008      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018b8:	2304      	movs	r3, #4
 80018ba:	e006      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018bc:	2303      	movs	r3, #3
 80018be:	e004      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018c0:	2302      	movs	r3, #2
 80018c2:	e002      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018c4:	2301      	movs	r3, #1
 80018c6:	e000      	b.n	80018ca <HAL_ADC_ConfigChannel+0x216>
 80018c8:	2300      	movs	r3, #0
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	6852      	ldr	r2, [r2, #4]
 80018ce:	201f      	movs	r0, #31
 80018d0:	4002      	ands	r2, r0
 80018d2:	4093      	lsls	r3, r2
 80018d4:	000a      	movs	r2, r1
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	089b      	lsrs	r3, r3, #2
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d808      	bhi.n	80018fe <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6818      	ldr	r0, [r3, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	6859      	ldr	r1, [r3, #4]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	001a      	movs	r2, r3
 80018fa:	f7ff fb9d 	bl	8001038 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6818      	ldr	r0, [r3, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	6819      	ldr	r1, [r3, #0]
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	001a      	movs	r2, r3
 800190c:	f7ff fbd8 	bl	80010c0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db00      	blt.n	800191a <HAL_ADC_ConfigChannel+0x266>
 8001918:	e096      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800191a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff fb39 	bl	8000f94 <LL_ADC_GetCommonPathInternalCh>
 8001922:	0003      	movs	r3, r0
 8001924:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a3c      	ldr	r2, [pc, #240]	@ (8001a1c <HAL_ADC_ConfigChannel+0x368>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d123      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	2380      	movs	r3, #128	@ 0x80
 8001934:	041b      	lsls	r3, r3, #16
 8001936:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001938:	d11e      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	2280      	movs	r2, #128	@ 0x80
 800193e:	0412      	lsls	r2, r2, #16
 8001940:	4313      	orrs	r3, r2
 8001942:	4a35      	ldr	r2, [pc, #212]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 8001944:	0019      	movs	r1, r3
 8001946:	0010      	movs	r0, r2
 8001948:	f7ff fb10 	bl	8000f6c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800194c:	4b34      	ldr	r3, [pc, #208]	@ (8001a20 <HAL_ADC_ConfigChannel+0x36c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4934      	ldr	r1, [pc, #208]	@ (8001a24 <HAL_ADC_ConfigChannel+0x370>)
 8001952:	0018      	movs	r0, r3
 8001954:	f7fe fbd8 	bl	8000108 <__udivsi3>
 8001958:	0003      	movs	r3, r0
 800195a:	001a      	movs	r2, r3
 800195c:	0013      	movs	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	189b      	adds	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	3301      	adds	r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001968:	e002      	b.n	8001970 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3b01      	subs	r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f9      	bne.n	800196a <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001976:	e067      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2a      	ldr	r2, [pc, #168]	@ (8001a28 <HAL_ADC_ConfigChannel+0x374>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d162      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	03db      	lsls	r3, r3, #15
 8001988:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800198a:	d15d      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	2280      	movs	r2, #128	@ 0x80
 8001990:	03d2      	lsls	r2, r2, #15
 8001992:	4313      	orrs	r3, r2
 8001994:	4a20      	ldr	r2, [pc, #128]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 8001996:	0019      	movs	r1, r3
 8001998:	0010      	movs	r0, r2
 800199a:	f7ff fae7 	bl	8000f6c <LL_ADC_SetCommonPathInternalCh>
 800199e:	e053      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691a      	ldr	r2, [r3, #16]
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	061b      	lsls	r3, r3, #24
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d004      	beq.n	80019b6 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019b0:	4a18      	ldr	r2, [pc, #96]	@ (8001a14 <HAL_ADC_ConfigChannel+0x360>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d107      	bne.n	80019c6 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	0019      	movs	r1, r3
 80019c0:	0010      	movs	r0, r2
 80019c2:	f7ff fb6a 	bl	800109a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	da3c      	bge.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019ce:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 80019d0:	0018      	movs	r0, r3
 80019d2:	f7ff fadf 	bl	8000f94 <LL_ADC_GetCommonPathInternalCh>
 80019d6:	0003      	movs	r3, r0
 80019d8:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a0f      	ldr	r2, [pc, #60]	@ (8001a1c <HAL_ADC_ConfigChannel+0x368>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d108      	bne.n	80019f6 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4a11      	ldr	r2, [pc, #68]	@ (8001a2c <HAL_ADC_ConfigChannel+0x378>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 80019ec:	0019      	movs	r1, r3
 80019ee:	0010      	movs	r0, r2
 80019f0:	f7ff fabc 	bl	8000f6c <LL_ADC_SetCommonPathInternalCh>
 80019f4:	e028      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001a28 <HAL_ADC_ConfigChannel+0x374>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d123      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4a0b      	ldr	r2, [pc, #44]	@ (8001a30 <HAL_ADC_ConfigChannel+0x37c>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <HAL_ADC_ConfigChannel+0x364>)
 8001a08:	0019      	movs	r1, r3
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	f7ff faae 	bl	8000f6c <LL_ADC_SetCommonPathInternalCh>
 8001a10:	e01a      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x394>
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	80000004 	.word	0x80000004
 8001a18:	40012708 	.word	0x40012708
 8001a1c:	a4000200 	.word	0xa4000200
 8001a20:	20000004 	.word	0x20000004
 8001a24:	00030d40 	.word	0x00030d40
 8001a28:	a8000400 	.word	0xa8000400
 8001a2c:	ff7fffff 	.word	0xff7fffff
 8001a30:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a38:	2220      	movs	r2, #32
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a40:	2317      	movs	r3, #23
 8001a42:	18fb      	adds	r3, r7, r3
 8001a44:	2201      	movs	r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2254      	movs	r2, #84	@ 0x54
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001a50:	2317      	movs	r3, #23
 8001a52:	18fb      	adds	r3, r7, r3
 8001a54:	781b      	ldrb	r3, [r3, #0]
}
 8001a56:	0018      	movs	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b006      	add	sp, #24
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	46c0      	nop			@ (mov r8, r8)

08001a60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	0018      	movs	r0, r3
 8001a72:	f7ff fb8d 	bl	8001190 <LL_ADC_IsEnabled>
 8001a76:	1e03      	subs	r3, r0, #0
 8001a78:	d162      	bne.n	8001b40 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4a32      	ldr	r2, [pc, #200]	@ (8001b4c <ADC_Enable+0xec>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	d00d      	beq.n	8001aa2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8a:	2210      	movs	r2, #16
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a96:	2201      	movs	r2, #1
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e04f      	b.n	8001b42 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7ff fb4e 	bl	8001148 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001aac:	4b28      	ldr	r3, [pc, #160]	@ (8001b50 <ADC_Enable+0xf0>)
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f7ff fa70 	bl	8000f94 <LL_ADC_GetCommonPathInternalCh>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	2380      	movs	r3, #128	@ 0x80
 8001ab8:	041b      	lsls	r3, r3, #16
 8001aba:	4013      	ands	r3, r2
 8001abc:	d00f      	beq.n	8001ade <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001abe:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <ADC_Enable+0xf4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4925      	ldr	r1, [pc, #148]	@ (8001b58 <ADC_Enable+0xf8>)
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f7fe fb1f 	bl	8000108 <__udivsi3>
 8001aca:	0003      	movs	r3, r0
 8001acc:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001ace:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ad0:	e002      	b.n	8001ad8 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f9      	bne.n	8001ad2 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7e5b      	ldrb	r3, [r3, #25]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d02c      	beq.n	8001b40 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001ae6:	f7ff fa37 	bl	8000f58 <HAL_GetTick>
 8001aea:	0003      	movs	r3, r0
 8001aec:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001aee:	e020      	b.n	8001b32 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0018      	movs	r0, r3
 8001af6:	f7ff fb4b 	bl	8001190 <LL_ADC_IsEnabled>
 8001afa:	1e03      	subs	r3, r0, #0
 8001afc:	d104      	bne.n	8001b08 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	0018      	movs	r0, r3
 8001b04:	f7ff fb20 	bl	8001148 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b08:	f7ff fa26 	bl	8000f58 <HAL_GetTick>
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d90d      	bls.n	8001b32 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b26:	2201      	movs	r2, #1
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e007      	b.n	8001b42 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d1d7      	bne.n	8001af0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	0018      	movs	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	b004      	add	sp, #16
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	80000017 	.word	0x80000017
 8001b50:	40012708 	.word	0x40012708
 8001b54:	20000004 	.word	0x20000004
 8001b58:	00030d40 	.word	0x00030d40

08001b5c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7ff fb22 	bl	80011b2 <LL_ADC_IsDisableOngoing>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f7ff fb0a 	bl	8001190 <LL_ADC_IsEnabled>
 8001b7c:	1e03      	subs	r3, r0, #0
 8001b7e:	d040      	beq.n	8001c02 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d13d      	bne.n	8001c02 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	2205      	movs	r2, #5
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d10d      	bne.n	8001bb0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f7ff fae7 	bl	800116c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ba6:	f7ff f9d7 	bl	8000f58 <HAL_GetTick>
 8001baa:	0003      	movs	r3, r0
 8001bac:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001bae:	e022      	b.n	8001bf6 <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb4:	2210      	movs	r2, #16
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e01b      	b.n	8001c04 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bcc:	f7ff f9c4 	bl	8000f58 <HAL_GetTick>
 8001bd0:	0002      	movs	r2, r0
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d90d      	bls.n	8001bf6 <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bde:	2210      	movs	r2, #16
 8001be0:	431a      	orrs	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bea:	2201      	movs	r2, #1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e006      	b.n	8001c04 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d1e4      	bne.n	8001bcc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	0018      	movs	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b004      	add	sp, #16
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c18:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1e:	2250      	movs	r2, #80	@ 0x50
 8001c20:	4013      	ands	r3, r2
 8001c22:	d141      	bne.n	8001ca8 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c28:	2280      	movs	r2, #128	@ 0x80
 8001c2a:	0092      	lsls	r2, r2, #2
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	0018      	movs	r0, r3
 8001c38:	f7ff f9ed 	bl	8001016 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c3c:	1e03      	subs	r3, r0, #0
 8001c3e:	d02e      	beq.n	8001c9e <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	7e9b      	ldrb	r3, [r3, #26]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d12a      	bne.n	8001c9e <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2208      	movs	r2, #8
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b08      	cmp	r3, #8
 8001c54:	d123      	bne.n	8001c9e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f7ff facc 	bl	80011f8 <LL_ADC_REG_IsConversionOngoing>
 8001c60:	1e03      	subs	r3, r0, #0
 8001c62:	d110      	bne.n	8001c86 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	210c      	movs	r1, #12
 8001c70:	438a      	bics	r2, r1
 8001c72:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c78:	4a15      	ldr	r2, [pc, #84]	@ (8001cd0 <ADC_DMAConvCplt+0xc4>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c84:	e00b      	b.n	8001c9e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c96:	2201      	movs	r2, #1
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7ff fcef 	bl	8001684 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001ca6:	e00f      	b.n	8001cc8 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cac:	2210      	movs	r2, #16
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d004      	beq.n	8001cbc <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fcf5 	bl	80016a4 <HAL_ADC_ErrorCallback>
}
 8001cba:	e005      	b.n	8001cc8 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	0010      	movs	r0, r2
 8001cc6:	4798      	blx	r3
}
 8001cc8:	46c0      	nop			@ (mov r8, r8)
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b004      	add	sp, #16
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	fffffefe 	.word	0xfffffefe

08001cd4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	f7ff fcd5 	bl	8001694 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cea:	46c0      	nop			@ (mov r8, r8)
 8001cec:	46bd      	mov	sp, r7
 8001cee:	b004      	add	sp, #16
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b084      	sub	sp, #16
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfe:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d04:	2240      	movs	r2, #64	@ 0x40
 8001d06:	431a      	orrs	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	2204      	movs	r2, #4
 8001d12:	431a      	orrs	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f7ff fcc2 	bl	80016a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d20:	46c0      	nop			@ (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b004      	add	sp, #16
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <LL_ADC_GetCommonClock>:
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	23f0      	movs	r3, #240	@ 0xf0
 8001d36:	039b      	lsls	r3, r3, #14
 8001d38:	4013      	ands	r3, r2
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b002      	add	sp, #8
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <LL_ADC_GetClock>:
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	0f9b      	lsrs	r3, r3, #30
 8001d50:	079b      	lsls	r3, r3, #30
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b002      	add	sp, #8
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <LL_ADC_SetCalibrationFactor>:
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	22b4      	movs	r2, #180	@ 0xb4
 8001d68:	589b      	ldr	r3, [r3, r2]
 8001d6a:	227f      	movs	r2, #127	@ 0x7f
 8001d6c:	4393      	bics	r3, r2
 8001d6e:	001a      	movs	r2, r3
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	21b4      	movs	r1, #180	@ 0xb4
 8001d78:	505a      	str	r2, [r3, r1]
}
 8001d7a:	46c0      	nop			@ (mov r8, r8)
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b002      	add	sp, #8
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <LL_ADC_GetCalibrationFactor>:
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	22b4      	movs	r2, #180	@ 0xb4
 8001d8e:	589b      	ldr	r3, [r3, r2]
 8001d90:	227f      	movs	r2, #127	@ 0x7f
 8001d92:	4013      	ands	r3, r2
}
 8001d94:	0018      	movs	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	b002      	add	sp, #8
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <LL_ADC_Enable>:
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	4a04      	ldr	r2, [pc, #16]	@ (8001dbc <LL_ADC_Enable+0x20>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	2201      	movs	r2, #1
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	609a      	str	r2, [r3, #8]
}
 8001db4:	46c0      	nop			@ (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b002      	add	sp, #8
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	7fffffe8 	.word	0x7fffffe8

08001dc0 <LL_ADC_Disable>:
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	4a04      	ldr	r2, [pc, #16]	@ (8001de0 <LL_ADC_Disable+0x20>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
}
 8001dd8:	46c0      	nop			@ (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b002      	add	sp, #8
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	7fffffe8 	.word	0x7fffffe8

08001de4 <LL_ADC_IsEnabled>:
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <LL_ADC_IsEnabled+0x18>
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e000      	b.n	8001dfe <LL_ADC_IsEnabled+0x1a>
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	0018      	movs	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	b002      	add	sp, #8
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <LL_ADC_StartCalibration>:
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	4a05      	ldr	r2, [pc, #20]	@ (8001e2c <LL_ADC_StartCalibration+0x24>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	2280      	movs	r2, #128	@ 0x80
 8001e1a:	0612      	lsls	r2, r2, #24
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	609a      	str	r2, [r3, #8]
}
 8001e22:	46c0      	nop			@ (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			@ (mov r8, r8)
 8001e2c:	7fffffe8 	.word	0x7fffffe8

08001e30 <LL_ADC_IsCalibrationOnGoing>:
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	0fdb      	lsrs	r3, r3, #31
 8001e3e:	07da      	lsls	r2, r3, #31
 8001e40:	2380      	movs	r3, #128	@ 0x80
 8001e42:	061b      	lsls	r3, r3, #24
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d101      	bne.n	8001e4c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <LL_ADC_IsCalibrationOnGoing+0x1e>
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	0018      	movs	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	b002      	add	sp, #8
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b08b      	sub	sp, #44	@ 0x2c
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2254      	movs	r2, #84	@ 0x54
 8001e6c:	5c9b      	ldrb	r3, [r3, r2]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d101      	bne.n	8001e76 <HAL_ADCEx_Calibration_Start+0x1e>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e0e4      	b.n	8002040 <HAL_ADCEx_Calibration_Start+0x1e8>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2254      	movs	r2, #84	@ 0x54
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001e7e:	231f      	movs	r3, #31
 8001e80:	18fc      	adds	r4, r7, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	0018      	movs	r0, r3
 8001e86:	f7ff fe69 	bl	8001b5c <ADC_Disable>
 8001e8a:	0003      	movs	r3, r0
 8001e8c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	0018      	movs	r0, r3
 8001e94:	f7ff ffa6 	bl	8001de4 <LL_ADC_IsEnabled>
 8001e98:	1e03      	subs	r3, r0, #0
 8001e9a:	d000      	beq.n	8001e9e <HAL_ADCEx_Calibration_Start+0x46>
 8001e9c:	e0c3      	b.n	8002026 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	4a69      	ldr	r2, [pc, #420]	@ (8002048 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	4a65      	ldr	r2, [pc, #404]	@ (800204c <HAL_ADCEx_Calibration_Start+0x1f4>)
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68da      	ldr	r2, [r3, #12]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4962      	ldr	r1, [pc, #392]	@ (8002050 <HAL_ADCEx_Calibration_Start+0x1f8>)
 8001ec6:	400a      	ands	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ece:	e02f      	b.n	8001f30 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f7ff ff97 	bl	8001e08 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001eda:	e015      	b.n	8001f08 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	23ae      	movs	r3, #174	@ 0xae
 8001ee6:	029b      	lsls	r3, r3, #10
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d30d      	bcc.n	8001f08 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	2212      	movs	r2, #18
 8001ef2:	4393      	bics	r3, r2
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2254      	movs	r2, #84	@ 0x54
 8001f00:	2100      	movs	r1, #0
 8001f02:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e09b      	b.n	8002040 <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f7ff ff8f 	bl	8001e30 <LL_ADC_IsCalibrationOnGoing>
 8001f12:	1e03      	subs	r3, r0, #0
 8001f14:	d1e2      	bne.n	8001edc <HAL_ADCEx_Calibration_Start+0x84>
        }
      }
      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f7ff ff31 	bl	8001d82 <LL_ADC_GetCalibrationFactor>
 8001f20:	0003      	movs	r3, r0
 8001f22:	3301      	adds	r3, #1
 8001f24:	6a3a      	ldr	r2, [r7, #32]
 8001f26:	18d3      	adds	r3, r2, r3
 8001f28:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	2b07      	cmp	r3, #7
 8001f34:	d9cc      	bls.n	8001ed0 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	6a3a      	ldr	r2, [r7, #32]
 8001f3c:	18d3      	adds	r3, r2, r3
 8001f3e:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 8001f40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f42:	6a38      	ldr	r0, [r7, #32]
 8001f44:	f7fe f8e0 	bl	8000108 <__udivsi3>
 8001f48:	0003      	movs	r3, r0
 8001f4a:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	0018      	movs	r0, r3
 8001f52:	f7ff ff23 	bl	8001d9c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7ff fef1 	bl	8001d42 <LL_ADC_GetClock>
 8001f60:	1e03      	subs	r3, r0, #0
 8001f62:	d11b      	bne.n	8001f9c <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f64:	4b3b      	ldr	r3, [pc, #236]	@ (8002054 <HAL_ADCEx_Calibration_Start+0x1fc>)
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff fede 	bl	8001d28 <LL_ADC_GetCommonClock>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	23e0      	movs	r3, #224	@ 0xe0
 8001f74:	035b      	lsls	r3, r3, #13
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d310      	bcc.n	8001f9c <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	0c9b      	lsrs	r3, r3, #18
 8001f7e:	3b03      	subs	r3, #3
 8001f80:	2201      	movs	r2, #1
 8001f82:	409a      	lsls	r2, r3
 8001f84:	0013      	movs	r3, r2
 8001f86:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	085b      	lsrs	r3, r3, #1
 8001f8c:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8001f8e:	e002      	b.n	8001f96 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f9      	bne.n	8001f90 <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6a3a      	ldr	r2, [r7, #32]
 8001fa2:	0011      	movs	r1, r2
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7ff fed8 	bl	8001d5a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f7ff ff06 	bl	8001dc0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fb4:	f7fe ffd0 	bl	8000f58 <HAL_GetTick>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001fbc:	e01b      	b.n	8001ff6 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fbe:	f7fe ffcb 	bl	8000f58 <HAL_GetTick>
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d914      	bls.n	8001ff6 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f7ff ff07 	bl	8001de4 <LL_ADC_IsEnabled>
 8001fd6:	1e03      	subs	r3, r0, #0
 8001fd8:	d00d      	beq.n	8001ff6 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fde:	2210      	movs	r2, #16
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fea:	2201      	movs	r2, #1
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e024      	b.n	8002040 <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7ff fef2 	bl	8001de4 <LL_ADC_IsEnabled>
 8002000:	1e03      	subs	r3, r0, #0
 8002002:	d1dc      	bne.n	8001fbe <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68d9      	ldr	r1, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	430a      	orrs	r2, r1
 8002012:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002018:	2203      	movs	r2, #3
 800201a:	4393      	bics	r3, r2
 800201c:	2201      	movs	r2, #1
 800201e:	431a      	orrs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	659a      	str	r2, [r3, #88]	@ 0x58
 8002024:	e005      	b.n	8002032 <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	2210      	movs	r2, #16
 800202c:	431a      	orrs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2254      	movs	r2, #84	@ 0x54
 8002036:	2100      	movs	r1, #0
 8002038:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800203a:	231f      	movs	r3, #31
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	781b      	ldrb	r3, [r3, #0]
}
 8002040:	0018      	movs	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	b00b      	add	sp, #44	@ 0x2c
 8002046:	bd90      	pop	{r4, r7, pc}
 8002048:	fffffefd 	.word	0xfffffefd
 800204c:	00008003 	.word	0x00008003
 8002050:	ffff7ffc 	.word	0xffff7ffc
 8002054:	40012708 	.word	0x40012708

08002058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002058:	b590      	push	{r4, r7, lr}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	0002      	movs	r2, r0
 8002060:	6039      	str	r1, [r7, #0]
 8002062:	1dfb      	adds	r3, r7, #7
 8002064:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b7f      	cmp	r3, #127	@ 0x7f
 800206c:	d828      	bhi.n	80020c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800206e:	4a2f      	ldr	r2, [pc, #188]	@ (800212c <__NVIC_SetPriority+0xd4>)
 8002070:	1dfb      	adds	r3, r7, #7
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	b25b      	sxtb	r3, r3
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	33c0      	adds	r3, #192	@ 0xc0
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	589b      	ldr	r3, [r3, r2]
 800207e:	1dfa      	adds	r2, r7, #7
 8002080:	7812      	ldrb	r2, [r2, #0]
 8002082:	0011      	movs	r1, r2
 8002084:	2203      	movs	r2, #3
 8002086:	400a      	ands	r2, r1
 8002088:	00d2      	lsls	r2, r2, #3
 800208a:	21ff      	movs	r1, #255	@ 0xff
 800208c:	4091      	lsls	r1, r2
 800208e:	000a      	movs	r2, r1
 8002090:	43d2      	mvns	r2, r2
 8002092:	401a      	ands	r2, r3
 8002094:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	019b      	lsls	r3, r3, #6
 800209a:	22ff      	movs	r2, #255	@ 0xff
 800209c:	401a      	ands	r2, r3
 800209e:	1dfb      	adds	r3, r7, #7
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	0018      	movs	r0, r3
 80020a4:	2303      	movs	r3, #3
 80020a6:	4003      	ands	r3, r0
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020ac:	481f      	ldr	r0, [pc, #124]	@ (800212c <__NVIC_SetPriority+0xd4>)
 80020ae:	1dfb      	adds	r3, r7, #7
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	089b      	lsrs	r3, r3, #2
 80020b6:	430a      	orrs	r2, r1
 80020b8:	33c0      	adds	r3, #192	@ 0xc0
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80020be:	e031      	b.n	8002124 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020c0:	4a1b      	ldr	r2, [pc, #108]	@ (8002130 <__NVIC_SetPriority+0xd8>)
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	0019      	movs	r1, r3
 80020c8:	230f      	movs	r3, #15
 80020ca:	400b      	ands	r3, r1
 80020cc:	3b08      	subs	r3, #8
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	3306      	adds	r3, #6
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	18d3      	adds	r3, r2, r3
 80020d6:	3304      	adds	r3, #4
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1dfa      	adds	r2, r7, #7
 80020dc:	7812      	ldrb	r2, [r2, #0]
 80020de:	0011      	movs	r1, r2
 80020e0:	2203      	movs	r2, #3
 80020e2:	400a      	ands	r2, r1
 80020e4:	00d2      	lsls	r2, r2, #3
 80020e6:	21ff      	movs	r1, #255	@ 0xff
 80020e8:	4091      	lsls	r1, r2
 80020ea:	000a      	movs	r2, r1
 80020ec:	43d2      	mvns	r2, r2
 80020ee:	401a      	ands	r2, r3
 80020f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	019b      	lsls	r3, r3, #6
 80020f6:	22ff      	movs	r2, #255	@ 0xff
 80020f8:	401a      	ands	r2, r3
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	0018      	movs	r0, r3
 8002100:	2303      	movs	r3, #3
 8002102:	4003      	ands	r3, r0
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002108:	4809      	ldr	r0, [pc, #36]	@ (8002130 <__NVIC_SetPriority+0xd8>)
 800210a:	1dfb      	adds	r3, r7, #7
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	001c      	movs	r4, r3
 8002110:	230f      	movs	r3, #15
 8002112:	4023      	ands	r3, r4
 8002114:	3b08      	subs	r3, #8
 8002116:	089b      	lsrs	r3, r3, #2
 8002118:	430a      	orrs	r2, r1
 800211a:	3306      	adds	r3, #6
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	18c3      	adds	r3, r0, r3
 8002120:	3304      	adds	r3, #4
 8002122:	601a      	str	r2, [r3, #0]
}
 8002124:	46c0      	nop			@ (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b003      	add	sp, #12
 800212a:	bd90      	pop	{r4, r7, pc}
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	1e5a      	subs	r2, r3, #1
 8002140:	2380      	movs	r3, #128	@ 0x80
 8002142:	045b      	lsls	r3, r3, #17
 8002144:	429a      	cmp	r2, r3
 8002146:	d301      	bcc.n	800214c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002148:	2301      	movs	r3, #1
 800214a:	e010      	b.n	800216e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800214c:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <SysTick_Config+0x44>)
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	3a01      	subs	r2, #1
 8002152:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002154:	2301      	movs	r3, #1
 8002156:	425b      	negs	r3, r3
 8002158:	2103      	movs	r1, #3
 800215a:	0018      	movs	r0, r3
 800215c:	f7ff ff7c 	bl	8002058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002160:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <SysTick_Config+0x44>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002166:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <SysTick_Config+0x44>)
 8002168:	2207      	movs	r2, #7
 800216a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800216c:	2300      	movs	r3, #0
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b002      	add	sp, #8
 8002174:	bd80      	pop	{r7, pc}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	e000e010 	.word	0xe000e010

0800217c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	60b9      	str	r1, [r7, #8]
 8002184:	607a      	str	r2, [r7, #4]
 8002186:	210f      	movs	r1, #15
 8002188:	187b      	adds	r3, r7, r1
 800218a:	1c02      	adds	r2, r0, #0
 800218c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	187b      	adds	r3, r7, r1
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	b25b      	sxtb	r3, r3
 8002196:	0011      	movs	r1, r2
 8002198:	0018      	movs	r0, r3
 800219a:	f7ff ff5d 	bl	8002058 <__NVIC_SetPriority>
}
 800219e:	46c0      	nop			@ (mov r8, r8)
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b004      	add	sp, #16
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f7ff ffbf 	bl	8002134 <SysTick_Config>
 80021b6:	0003      	movs	r3, r0
}
 80021b8:	0018      	movs	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b002      	add	sp, #8
 80021be:	bd80      	pop	{r7, pc}

080021c0 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e077      	b.n	80022c2 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a3d      	ldr	r2, [pc, #244]	@ (80022cc <HAL_DMA_Init+0x10c>)
 80021d8:	4694      	mov	ip, r2
 80021da:	4463      	add	r3, ip
 80021dc:	2114      	movs	r1, #20
 80021de:	0018      	movs	r0, r3
 80021e0:	f7fd ff92 	bl	8000108 <__udivsi3>
 80021e4:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80021e6:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2225      	movs	r2, #37	@ 0x25
 80021f0:	2102      	movs	r1, #2
 80021f2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4934      	ldr	r1, [pc, #208]	@ (80022d0 <HAL_DMA_Init+0x110>)
 8002200:	400a      	ands	r2, r1
 8002202:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6819      	ldr	r1, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	431a      	orrs	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	0018      	movs	r0, r3
 800223e:	f000 f911 	bl	8002464 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	2380      	movs	r3, #128	@ 0x80
 8002248:	01db      	lsls	r3, r3, #7
 800224a:	429a      	cmp	r2, r3
 800224c:	d102      	bne.n	8002254 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	21ff      	movs	r1, #255	@ 0xff
 800225e:	400a      	ands	r2, r1
 8002260:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800226a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d011      	beq.n	8002298 <HAL_DMA_Init+0xd8>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b04      	cmp	r3, #4
 800227a:	d80d      	bhi.n	8002298 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f91c 	bl	80024bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	e008      	b.n	80022aa <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2225      	movs	r2, #37	@ 0x25
 80022b4:	2101      	movs	r1, #1
 80022b6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2224      	movs	r2, #36	@ 0x24
 80022bc:	2100      	movs	r1, #0
 80022be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	0018      	movs	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	b002      	add	sp, #8
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			@ (mov r8, r8)
 80022cc:	bffdfff8 	.word	0xbffdfff8
 80022d0:	ffff800f 	.word	0xffff800f

080022d4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e2:	2317      	movs	r3, #23
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2224      	movs	r2, #36	@ 0x24
 80022ee:	5c9b      	ldrb	r3, [r3, r2]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_DMA_Start_IT+0x24>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e070      	b.n	80023da <HAL_DMA_Start_IT+0x106>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2224      	movs	r2, #36	@ 0x24
 80022fc:	2101      	movs	r1, #1
 80022fe:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2225      	movs	r2, #37	@ 0x25
 8002304:	5c9b      	ldrb	r3, [r3, r2]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b01      	cmp	r3, #1
 800230a:	d157      	bne.n	80023bc <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2225      	movs	r2, #37	@ 0x25
 8002310:	2102      	movs	r1, #2
 8002312:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2200      	movs	r2, #0
 8002318:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2101      	movs	r1, #1
 8002326:	438a      	bics	r2, r1
 8002328:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	68b9      	ldr	r1, [r7, #8]
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 f857 	bl	80023e4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	210e      	movs	r1, #14
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	e00f      	b.n	8002370 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2104      	movs	r1, #4
 800235c:	438a      	bics	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	210a      	movs	r1, #10
 800236c:	430a      	orrs	r2, r1
 800236e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	2380      	movs	r3, #128	@ 0x80
 8002378:	025b      	lsls	r3, r3, #9
 800237a:	4013      	ands	r3, r2
 800237c:	d008      	beq.n	8002390 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002388:	2180      	movs	r1, #128	@ 0x80
 800238a:	0049      	lsls	r1, r1, #1
 800238c:	430a      	orrs	r2, r1
 800238e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a2:	2180      	movs	r1, #128	@ 0x80
 80023a4:	0049      	lsls	r1, r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2101      	movs	r1, #1
 80023b6:	430a      	orrs	r2, r1
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	e007      	b.n	80023cc <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2224      	movs	r2, #36	@ 0x24
 80023c0:	2100      	movs	r1, #0
 80023c2:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023c4:	2317      	movs	r3, #23
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	2202      	movs	r2, #2
 80023ca:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2224      	movs	r2, #36	@ 0x24
 80023d0:	2100      	movs	r1, #0
 80023d2:	5499      	strb	r1, [r3, r2]

  return status;
 80023d4:	2317      	movs	r3, #23
 80023d6:	18fb      	adds	r3, r7, r3
 80023d8:	781b      	ldrb	r3, [r3, #0]
}
 80023da:	0018      	movs	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	b006      	add	sp, #24
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80023fa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002400:	2b00      	cmp	r3, #0
 8002402:	d004      	beq.n	800240e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800240c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800240e:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <DMA_SetConfig+0x7c>)
 8002410:	6859      	ldr	r1, [r3, #4]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	221c      	movs	r2, #28
 8002418:	4013      	ands	r3, r2
 800241a:	2201      	movs	r2, #1
 800241c:	409a      	lsls	r2, r3
 800241e:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <DMA_SetConfig+0x7c>)
 8002420:	430a      	orrs	r2, r1
 8002422:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b10      	cmp	r3, #16
 8002432:	d108      	bne.n	8002446 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002444:	e007      	b.n	8002456 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	60da      	str	r2, [r3, #12]
}
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b004      	add	sp, #16
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	40020000 	.word	0x40020000

08002464 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	001a      	movs	r2, r3
 8002472:	23ff      	movs	r3, #255	@ 0xff
 8002474:	4013      	ands	r3, r2
 8002476:	3b08      	subs	r3, #8
 8002478:	2114      	movs	r1, #20
 800247a:	0018      	movs	r0, r3
 800247c:	f7fd fe44 	bl	8000108 <__udivsi3>
 8002480:	0003      	movs	r3, r0
 8002482:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002488:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800248a:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800248c:	4694      	mov	ip, r2
 800248e:	4463      	add	r3, ip
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	001a      	movs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a07      	ldr	r2, [pc, #28]	@ (80024b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800249c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	221c      	movs	r2, #28
 80024a2:	4013      	ands	r3, r2
 80024a4:	2201      	movs	r2, #1
 80024a6:	409a      	lsls	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80024ac:	46c0      	nop			@ (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b004      	add	sp, #16
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	10008200 	.word	0x10008200
 80024b8:	40020880 	.word	0x40020880

080024bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	22ff      	movs	r2, #255	@ 0xff
 80024ca:	4013      	ands	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a0a      	ldr	r2, [pc, #40]	@ (80024fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80024d2:	4694      	mov	ip, r2
 80024d4:	4463      	add	r3, ip
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	001a      	movs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a07      	ldr	r2, [pc, #28]	@ (8002500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80024e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	2203      	movs	r2, #3
 80024ea:	4013      	ands	r3, r2
 80024ec:	2201      	movs	r2, #1
 80024ee:	409a      	lsls	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80024f4:	46c0      	nop			@ (mov r8, r8)
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b004      	add	sp, #16
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	1000823f 	.word	0x1000823f
 8002500:	40020940 	.word	0x40020940

08002504 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800250e:	2300      	movs	r3, #0
 8002510:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002512:	e153      	b.n	80027bc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2101      	movs	r1, #1
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4091      	lsls	r1, r2
 800251e:	000a      	movs	r2, r1
 8002520:	4013      	ands	r3, r2
 8002522:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d100      	bne.n	800252c <HAL_GPIO_Init+0x28>
 800252a:	e144      	b.n	80027b6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b02      	cmp	r3, #2
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x38>
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b12      	cmp	r3, #18
 800253a:	d125      	bne.n	8002588 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	08da      	lsrs	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3208      	adds	r2, #8
 8002544:	0092      	lsls	r2, r2, #2
 8002546:	58d3      	ldr	r3, [r2, r3]
 8002548:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	2207      	movs	r2, #7
 800254e:	4013      	ands	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	220f      	movs	r2, #15
 8002554:	409a      	lsls	r2, r3
 8002556:	0013      	movs	r3, r2
 8002558:	43da      	mvns	r2, r3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	4013      	ands	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	220f      	movs	r2, #15
 8002566:	401a      	ands	r2, r3
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	2107      	movs	r1, #7
 800256c:	400b      	ands	r3, r1
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	409a      	lsls	r2, r3
 8002572:	0013      	movs	r3, r2
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	4313      	orrs	r3, r2
 8002578:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	08da      	lsrs	r2, r3, #3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3208      	adds	r2, #8
 8002582:	0092      	lsls	r2, r2, #2
 8002584:	6979      	ldr	r1, [r7, #20]
 8002586:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	2203      	movs	r2, #3
 8002594:	409a      	lsls	r2, r3
 8002596:	0013      	movs	r3, r2
 8002598:	43da      	mvns	r2, r3
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	4013      	ands	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2203      	movs	r2, #3
 80025a6:	401a      	ands	r2, r3
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	409a      	lsls	r2, r3
 80025ae:	0013      	movs	r3, r2
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d00b      	beq.n	80025dc <HAL_GPIO_Init+0xd8>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d007      	beq.n	80025dc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025d0:	2b11      	cmp	r3, #17
 80025d2:	d003      	beq.n	80025dc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b12      	cmp	r3, #18
 80025da:	d130      	bne.n	800263e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	2203      	movs	r2, #3
 80025e8:	409a      	lsls	r2, r3
 80025ea:	0013      	movs	r3, r2
 80025ec:	43da      	mvns	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	4013      	ands	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	409a      	lsls	r2, r3
 80025fe:	0013      	movs	r3, r2
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	4313      	orrs	r3, r2
 8002604:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002612:	2201      	movs	r2, #1
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	409a      	lsls	r2, r3
 8002618:	0013      	movs	r3, r2
 800261a:	43da      	mvns	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	4013      	ands	r3, r2
 8002620:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	2201      	movs	r2, #1
 800262a:	401a      	ands	r2, r3
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	409a      	lsls	r2, r3
 8002630:	0013      	movs	r3, r2
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d017      	beq.n	8002676 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	2203      	movs	r2, #3
 8002652:	409a      	lsls	r2, r3
 8002654:	0013      	movs	r3, r2
 8002656:	43da      	mvns	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	4013      	ands	r3, r2
 800265c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	409a      	lsls	r2, r3
 8002668:	0013      	movs	r3, r2
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	4313      	orrs	r3, r2
 800266e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	2380      	movs	r3, #128	@ 0x80
 800267c:	055b      	lsls	r3, r3, #21
 800267e:	4013      	ands	r3, r2
 8002680:	d100      	bne.n	8002684 <HAL_GPIO_Init+0x180>
 8002682:	e098      	b.n	80027b6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002684:	4a53      	ldr	r2, [pc, #332]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3318      	adds	r3, #24
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	589b      	ldr	r3, [r3, r2]
 8002690:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	2203      	movs	r2, #3
 8002696:	4013      	ands	r3, r2
 8002698:	00db      	lsls	r3, r3, #3
 800269a:	220f      	movs	r2, #15
 800269c:	409a      	lsls	r2, r3
 800269e:	0013      	movs	r3, r2
 80026a0:	43da      	mvns	r2, r3
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	4013      	ands	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	23a0      	movs	r3, #160	@ 0xa0
 80026ac:	05db      	lsls	r3, r3, #23
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d019      	beq.n	80026e6 <HAL_GPIO_Init+0x1e2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a48      	ldr	r2, [pc, #288]	@ (80027d8 <HAL_GPIO_Init+0x2d4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d013      	beq.n	80026e2 <HAL_GPIO_Init+0x1de>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a47      	ldr	r2, [pc, #284]	@ (80027dc <HAL_GPIO_Init+0x2d8>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d00d      	beq.n	80026de <HAL_GPIO_Init+0x1da>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a46      	ldr	r2, [pc, #280]	@ (80027e0 <HAL_GPIO_Init+0x2dc>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d007      	beq.n	80026da <HAL_GPIO_Init+0x1d6>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a45      	ldr	r2, [pc, #276]	@ (80027e4 <HAL_GPIO_Init+0x2e0>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d101      	bne.n	80026d6 <HAL_GPIO_Init+0x1d2>
 80026d2:	2305      	movs	r3, #5
 80026d4:	e008      	b.n	80026e8 <HAL_GPIO_Init+0x1e4>
 80026d6:	2306      	movs	r3, #6
 80026d8:	e006      	b.n	80026e8 <HAL_GPIO_Init+0x1e4>
 80026da:	2303      	movs	r3, #3
 80026dc:	e004      	b.n	80026e8 <HAL_GPIO_Init+0x1e4>
 80026de:	2302      	movs	r3, #2
 80026e0:	e002      	b.n	80026e8 <HAL_GPIO_Init+0x1e4>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <HAL_GPIO_Init+0x1e4>
 80026e6:	2300      	movs	r3, #0
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	2103      	movs	r1, #3
 80026ec:	400a      	ands	r2, r1
 80026ee:	00d2      	lsls	r2, r2, #3
 80026f0:	4093      	lsls	r3, r2
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80026f8:	4936      	ldr	r1, [pc, #216]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	089b      	lsrs	r3, r3, #2
 80026fe:	3318      	adds	r3, #24
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002706:	4a33      	ldr	r2, [pc, #204]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	58d3      	ldr	r3, [r2, r3]
 800270c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	43da      	mvns	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	4013      	ands	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	025b      	lsls	r3, r3, #9
 8002720:	4013      	ands	r3, r2
 8002722:	d003      	beq.n	800272c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800272c:	4929      	ldr	r1, [pc, #164]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 800272e:	2280      	movs	r2, #128	@ 0x80
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002734:	4a27      	ldr	r2, [pc, #156]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 8002736:	2384      	movs	r3, #132	@ 0x84
 8002738:	58d3      	ldr	r3, [r2, r3]
 800273a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	43da      	mvns	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	4013      	ands	r3, r2
 8002744:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	2380      	movs	r3, #128	@ 0x80
 800274c:	029b      	lsls	r3, r3, #10
 800274e:	4013      	ands	r3, r2
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800275a:	491e      	ldr	r1, [pc, #120]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 800275c:	2284      	movs	r2, #132	@ 0x84
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002762:	4b1c      	ldr	r3, [pc, #112]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43da      	mvns	r2, r3
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	4013      	ands	r3, r2
 8002770:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	2380      	movs	r3, #128	@ 0x80
 8002778:	035b      	lsls	r3, r3, #13
 800277a:	4013      	ands	r3, r2
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002786:	4b13      	ldr	r3, [pc, #76]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800278c:	4b11      	ldr	r3, [pc, #68]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	43da      	mvns	r2, r3
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	4013      	ands	r3, r2
 800279a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	2380      	movs	r3, #128	@ 0x80
 80027a2:	039b      	lsls	r3, r3, #14
 80027a4:	4013      	ands	r3, r2
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80027b0:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_GPIO_Init+0x2d0>)
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	3301      	adds	r3, #1
 80027ba:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	40da      	lsrs	r2, r3
 80027c4:	1e13      	subs	r3, r2, #0
 80027c6:	d000      	beq.n	80027ca <HAL_GPIO_Init+0x2c6>
 80027c8:	e6a4      	b.n	8002514 <HAL_GPIO_Init+0x10>
  }
}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	46c0      	nop			@ (mov r8, r8)
 80027ce:	46bd      	mov	sp, r7
 80027d0:	b006      	add	sp, #24
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021800 	.word	0x40021800
 80027d8:	50000400 	.word	0x50000400
 80027dc:	50000800 	.word	0x50000800
 80027e0:	50000c00 	.word	0x50000c00
 80027e4:	50001400 	.word	0x50001400

080027e8 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e1d0      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2201      	movs	r2, #1
 8002800:	4013      	ands	r3, r2
 8002802:	d100      	bne.n	8002806 <HAL_RCC_OscConfig+0x1e>
 8002804:	e069      	b.n	80028da <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002806:	4bc8      	ldr	r3, [pc, #800]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2238      	movs	r2, #56	@ 0x38
 800280c:	4013      	ands	r3, r2
 800280e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2b08      	cmp	r3, #8
 8002814:	d105      	bne.n	8002822 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d15d      	bne.n	80028da <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e1bc      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	2380      	movs	r3, #128	@ 0x80
 8002828:	025b      	lsls	r3, r3, #9
 800282a:	429a      	cmp	r2, r3
 800282c:	d107      	bne.n	800283e <HAL_RCC_OscConfig+0x56>
 800282e:	4bbe      	ldr	r3, [pc, #760]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	4bbd      	ldr	r3, [pc, #756]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002834:	2180      	movs	r1, #128	@ 0x80
 8002836:	0249      	lsls	r1, r1, #9
 8002838:	430a      	orrs	r2, r1
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	e020      	b.n	8002880 <HAL_RCC_OscConfig+0x98>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	23a0      	movs	r3, #160	@ 0xa0
 8002844:	02db      	lsls	r3, r3, #11
 8002846:	429a      	cmp	r2, r3
 8002848:	d10e      	bne.n	8002868 <HAL_RCC_OscConfig+0x80>
 800284a:	4bb7      	ldr	r3, [pc, #732]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	4bb6      	ldr	r3, [pc, #728]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002850:	2180      	movs	r1, #128	@ 0x80
 8002852:	02c9      	lsls	r1, r1, #11
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	4bb3      	ldr	r3, [pc, #716]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4bb2      	ldr	r3, [pc, #712]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800285e:	2180      	movs	r1, #128	@ 0x80
 8002860:	0249      	lsls	r1, r1, #9
 8002862:	430a      	orrs	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	e00b      	b.n	8002880 <HAL_RCC_OscConfig+0x98>
 8002868:	4baf      	ldr	r3, [pc, #700]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4bae      	ldr	r3, [pc, #696]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800286e:	49af      	ldr	r1, [pc, #700]	@ (8002b2c <HAL_RCC_OscConfig+0x344>)
 8002870:	400a      	ands	r2, r1
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	4bac      	ldr	r3, [pc, #688]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4bab      	ldr	r3, [pc, #684]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800287a:	49ad      	ldr	r1, [pc, #692]	@ (8002b30 <HAL_RCC_OscConfig+0x348>)
 800287c:	400a      	ands	r2, r1
 800287e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d014      	beq.n	80028b2 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe fb66 	bl	8000f58 <HAL_GetTick>
 800288c:	0003      	movs	r3, r0
 800288e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002892:	f7fe fb61 	bl	8000f58 <HAL_GetTick>
 8002896:	0002      	movs	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b64      	cmp	r3, #100	@ 0x64
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e17b      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a4:	4ba0      	ldr	r3, [pc, #640]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	029b      	lsls	r3, r3, #10
 80028ac:	4013      	ands	r3, r2
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0xaa>
 80028b0:	e013      	b.n	80028da <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b2:	f7fe fb51 	bl	8000f58 <HAL_GetTick>
 80028b6:	0003      	movs	r3, r0
 80028b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80028bc:	f7fe fb4c 	bl	8000f58 <HAL_GetTick>
 80028c0:	0002      	movs	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e166      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ce:	4b96      	ldr	r3, [pc, #600]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	@ 0x80
 80028d4:	029b      	lsls	r3, r3, #10
 80028d6:	4013      	ands	r3, r2
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2202      	movs	r2, #2
 80028e0:	4013      	ands	r3, r2
 80028e2:	d100      	bne.n	80028e6 <HAL_RCC_OscConfig+0xfe>
 80028e4:	e086      	b.n	80029f4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028e6:	4b90      	ldr	r3, [pc, #576]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2238      	movs	r2, #56	@ 0x38
 80028ec:	4013      	ands	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d12f      	bne.n	8002956 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e14c      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002902:	4b89      	ldr	r3, [pc, #548]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	4a8b      	ldr	r2, [pc, #556]	@ (8002b34 <HAL_RCC_OscConfig+0x34c>)
 8002908:	4013      	ands	r3, r2
 800290a:	0019      	movs	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	021a      	lsls	r2, r3, #8
 8002912:	4b85      	ldr	r3, [pc, #532]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002914:	430a      	orrs	r2, r1
 8002916:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d112      	bne.n	8002944 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800291e:	4b82      	ldr	r3, [pc, #520]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a85      	ldr	r2, [pc, #532]	@ (8002b38 <HAL_RCC_OscConfig+0x350>)
 8002924:	4013      	ands	r3, r2
 8002926:	0019      	movs	r1, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800292e:	430a      	orrs	r2, r1
 8002930:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002932:	4b7d      	ldr	r3, [pc, #500]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	0adb      	lsrs	r3, r3, #11
 8002938:	2207      	movs	r2, #7
 800293a:	4013      	ands	r3, r2
 800293c:	4a7f      	ldr	r2, [pc, #508]	@ (8002b3c <HAL_RCC_OscConfig+0x354>)
 800293e:	40da      	lsrs	r2, r3
 8002940:	4b7f      	ldr	r3, [pc, #508]	@ (8002b40 <HAL_RCC_OscConfig+0x358>)
 8002942:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002944:	4b7f      	ldr	r3, [pc, #508]	@ (8002b44 <HAL_RCC_OscConfig+0x35c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	0018      	movs	r0, r3
 800294a:	f7fe faa9 	bl	8000ea0 <HAL_InitTick>
 800294e:	1e03      	subs	r3, r0, #0
 8002950:	d050      	beq.n	80029f4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e122      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d030      	beq.n	80029c0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800295e:	4b72      	ldr	r3, [pc, #456]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a75      	ldr	r2, [pc, #468]	@ (8002b38 <HAL_RCC_OscConfig+0x350>)
 8002964:	4013      	ands	r3, r2
 8002966:	0019      	movs	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691a      	ldr	r2, [r3, #16]
 800296c:	4b6e      	ldr	r3, [pc, #440]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800296e:	430a      	orrs	r2, r1
 8002970:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002972:	4b6d      	ldr	r3, [pc, #436]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4b6c      	ldr	r3, [pc, #432]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002978:	2180      	movs	r1, #128	@ 0x80
 800297a:	0049      	lsls	r1, r1, #1
 800297c:	430a      	orrs	r2, r1
 800297e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002980:	f7fe faea 	bl	8000f58 <HAL_GetTick>
 8002984:	0003      	movs	r3, r0
 8002986:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800298a:	f7fe fae5 	bl	8000f58 <HAL_GetTick>
 800298e:	0002      	movs	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e0ff      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800299c:	4b62      	ldr	r3, [pc, #392]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2380      	movs	r3, #128	@ 0x80
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	4013      	ands	r3, r2
 80029a6:	d0f0      	beq.n	800298a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a8:	4b5f      	ldr	r3, [pc, #380]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4a61      	ldr	r2, [pc, #388]	@ (8002b34 <HAL_RCC_OscConfig+0x34c>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	021a      	lsls	r2, r3, #8
 80029b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	e019      	b.n	80029f4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80029c0:	4b59      	ldr	r3, [pc, #356]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b58      	ldr	r3, [pc, #352]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80029c6:	4960      	ldr	r1, [pc, #384]	@ (8002b48 <HAL_RCC_OscConfig+0x360>)
 80029c8:	400a      	ands	r2, r1
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe fac4 	bl	8000f58 <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80029d6:	f7fe fabf 	bl	8000f58 <HAL_GetTick>
 80029da:	0002      	movs	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e0d9      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	2380      	movs	r3, #128	@ 0x80
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	4013      	ands	r3, r2
 80029f2:	d1f0      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2208      	movs	r2, #8
 80029fa:	4013      	ands	r3, r2
 80029fc:	d042      	beq.n	8002a84 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80029fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2238      	movs	r2, #56	@ 0x38
 8002a04:	4013      	ands	r3, r2
 8002a06:	2b18      	cmp	r3, #24
 8002a08:	d105      	bne.n	8002a16 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d138      	bne.n	8002a84 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e0c2      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d019      	beq.n	8002a52 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002a1e:	4b42      	ldr	r3, [pc, #264]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a22:	4b41      	ldr	r3, [pc, #260]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a24:	2101      	movs	r1, #1
 8002a26:	430a      	orrs	r2, r1
 8002a28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe fa95 	bl	8000f58 <HAL_GetTick>
 8002a2e:	0003      	movs	r3, r0
 8002a30:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a34:	f7fe fa90 	bl	8000f58 <HAL_GetTick>
 8002a38:	0002      	movs	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e0aa      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002a46:	4b38      	ldr	r3, [pc, #224]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d0f1      	beq.n	8002a34 <HAL_RCC_OscConfig+0x24c>
 8002a50:	e018      	b.n	8002a84 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002a52:	4b35      	ldr	r3, [pc, #212]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a54:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a56:	4b34      	ldr	r3, [pc, #208]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a58:	2101      	movs	r1, #1
 8002a5a:	438a      	bics	r2, r1
 8002a5c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5e:	f7fe fa7b 	bl	8000f58 <HAL_GetTick>
 8002a62:	0003      	movs	r3, r0
 8002a64:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a68:	f7fe fa76 	bl	8000f58 <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e090      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7e:	2202      	movs	r2, #2
 8002a80:	4013      	ands	r3, r2
 8002a82:	d1f1      	bne.n	8002a68 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2204      	movs	r2, #4
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d100      	bne.n	8002a90 <HAL_RCC_OscConfig+0x2a8>
 8002a8e:	e084      	b.n	8002b9a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a90:	230f      	movs	r3, #15
 8002a92:	18fb      	adds	r3, r7, r3
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002a98:	4b23      	ldr	r3, [pc, #140]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	2238      	movs	r2, #56	@ 0x38
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b20      	cmp	r3, #32
 8002aa2:	d106      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d000      	beq.n	8002aae <HAL_RCC_OscConfig+0x2c6>
 8002aac:	e075      	b.n	8002b9a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e074      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d106      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x2e0>
 8002aba:	4b1b      	ldr	r3, [pc, #108]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002abc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002abe:	4b1a      	ldr	r3, [pc, #104]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ac6:	e01c      	b.n	8002b02 <HAL_RCC_OscConfig+0x31a>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d10c      	bne.n	8002aea <HAL_RCC_OscConfig+0x302>
 8002ad0:	4b15      	ldr	r3, [pc, #84]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002ad2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ad4:	4b14      	ldr	r3, [pc, #80]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002ad6:	2104      	movs	r1, #4
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002adc:	4b12      	ldr	r3, [pc, #72]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002ade:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ae0:	4b11      	ldr	r3, [pc, #68]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ae8:	e00b      	b.n	8002b02 <HAL_RCC_OscConfig+0x31a>
 8002aea:	4b0f      	ldr	r3, [pc, #60]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002aec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002aee:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002af0:	2101      	movs	r1, #1
 8002af2:	438a      	bics	r2, r1
 8002af4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002af6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002af8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002afa:	4b0b      	ldr	r3, [pc, #44]	@ (8002b28 <HAL_RCC_OscConfig+0x340>)
 8002afc:	2104      	movs	r1, #4
 8002afe:	438a      	bics	r2, r1
 8002b00:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d028      	beq.n	8002b5c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe fa25 	bl	8000f58 <HAL_GetTick>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002b12:	e01d      	b.n	8002b50 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7fe fa20 	bl	8000f58 <HAL_GetTick>
 8002b18:	0002      	movs	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b4c <HAL_RCC_OscConfig+0x364>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d915      	bls.n	8002b50 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e039      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	fffeffff 	.word	0xfffeffff
 8002b30:	fffbffff 	.word	0xfffbffff
 8002b34:	ffff80ff 	.word	0xffff80ff
 8002b38:	ffffc7ff 	.word	0xffffc7ff
 8002b3c:	02dc6c00 	.word	0x02dc6c00
 8002b40:	20000004 	.word	0x20000004
 8002b44:	20000008 	.word	0x20000008
 8002b48:	fffffeff 	.word	0xfffffeff
 8002b4c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002b50:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <HAL_RCC_OscConfig+0x3bc>)
 8002b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b54:	2202      	movs	r2, #2
 8002b56:	4013      	ands	r3, r2
 8002b58:	d0dc      	beq.n	8002b14 <HAL_RCC_OscConfig+0x32c>
 8002b5a:	e013      	b.n	8002b84 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5c:	f7fe f9fc 	bl	8000f58 <HAL_GetTick>
 8002b60:	0003      	movs	r3, r0
 8002b62:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002b64:	e009      	b.n	8002b7a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b66:	f7fe f9f7 	bl	8000f58 <HAL_GetTick>
 8002b6a:	0002      	movs	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <HAL_RCC_OscConfig+0x3c0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e010      	b.n	8002b9c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <HAL_RCC_OscConfig+0x3bc>)
 8002b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7e:	2202      	movs	r2, #2
 8002b80:	4013      	ands	r3, r2
 8002b82:	d1f0      	bne.n	8002b66 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b84:	230f      	movs	r3, #15
 8002b86:	18fb      	adds	r3, r7, r3
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d105      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <HAL_RCC_OscConfig+0x3bc>)
 8002b90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <HAL_RCC_OscConfig+0x3bc>)
 8002b94:	4905      	ldr	r1, [pc, #20]	@ (8002bac <HAL_RCC_OscConfig+0x3c4>)
 8002b96:	400a      	ands	r2, r1
 8002b98:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	b006      	add	sp, #24
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	00001388 	.word	0x00001388
 8002bac:	efffffff 	.word	0xefffffff

08002bb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e0df      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bc4:	4b71      	ldr	r3, [pc, #452]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2207      	movs	r2, #7
 8002bca:	4013      	ands	r3, r2
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d91e      	bls.n	8002c10 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd2:	4b6e      	ldr	r3, [pc, #440]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2207      	movs	r2, #7
 8002bd8:	4393      	bics	r3, r2
 8002bda:	0019      	movs	r1, r3
 8002bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002be4:	f7fe f9b8 	bl	8000f58 <HAL_GetTick>
 8002be8:	0003      	movs	r3, r0
 8002bea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bec:	e009      	b.n	8002c02 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002bee:	f7fe f9b3 	bl	8000f58 <HAL_GetTick>
 8002bf2:	0002      	movs	r2, r0
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	4a65      	ldr	r2, [pc, #404]	@ (8002d90 <HAL_RCC_ClockConfig+0x1e0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e0c0      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c02:	4b62      	ldr	r3, [pc, #392]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2207      	movs	r2, #7
 8002c08:	4013      	ands	r3, r2
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d1ee      	bne.n	8002bee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2202      	movs	r2, #2
 8002c16:	4013      	ands	r3, r2
 8002c18:	d017      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2204      	movs	r2, #4
 8002c20:	4013      	ands	r3, r2
 8002c22:	d008      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c24:	4b5b      	ldr	r3, [pc, #364]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	4a5b      	ldr	r2, [pc, #364]	@ (8002d98 <HAL_RCC_ClockConfig+0x1e8>)
 8002c2a:	401a      	ands	r2, r3
 8002c2c:	4b59      	ldr	r3, [pc, #356]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c2e:	21b0      	movs	r1, #176	@ 0xb0
 8002c30:	0109      	lsls	r1, r1, #4
 8002c32:	430a      	orrs	r2, r1
 8002c34:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c36:	4b57      	ldr	r3, [pc, #348]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	4a58      	ldr	r2, [pc, #352]	@ (8002d9c <HAL_RCC_ClockConfig+0x1ec>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	0019      	movs	r1, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	4b53      	ldr	r3, [pc, #332]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c46:	430a      	orrs	r2, r1
 8002c48:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	4013      	ands	r3, r2
 8002c52:	d04b      	beq.n	8002cec <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d107      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	2380      	movs	r3, #128	@ 0x80
 8002c62:	029b      	lsls	r3, r3, #10
 8002c64:	4013      	ands	r3, r2
 8002c66:	d11f      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e08b      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d107      	bne.n	8002c84 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c74:	4b47      	ldr	r3, [pc, #284]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	2380      	movs	r3, #128	@ 0x80
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d113      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e07f      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d106      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002c8c:	4b41      	ldr	r3, [pc, #260]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c90:	2202      	movs	r2, #2
 8002c92:	4013      	ands	r3, r2
 8002c94:	d108      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e074      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e06d      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ca8:	4b3a      	ldr	r3, [pc, #232]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2207      	movs	r2, #7
 8002cae:	4393      	bics	r3, r2
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4b37      	ldr	r3, [pc, #220]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cbc:	f7fe f94c 	bl	8000f58 <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc4:	e009      	b.n	8002cda <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc6:	f7fe f947 	bl	8000f58 <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	4a2f      	ldr	r2, [pc, #188]	@ (8002d90 <HAL_RCC_ClockConfig+0x1e0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e054      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cda:	4b2e      	ldr	r3, [pc, #184]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2238      	movs	r2, #56	@ 0x38
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d1ec      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cec:	4b27      	ldr	r3, [pc, #156]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2207      	movs	r2, #7
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d21e      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b24      	ldr	r3, [pc, #144]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2207      	movs	r2, #7
 8002d00:	4393      	bics	r3, r2
 8002d02:	0019      	movs	r1, r3
 8002d04:	4b21      	ldr	r3, [pc, #132]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d0c:	f7fe f924 	bl	8000f58 <HAL_GetTick>
 8002d10:	0003      	movs	r3, r0
 8002d12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d14:	e009      	b.n	8002d2a <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d16:	f7fe f91f 	bl	8000f58 <HAL_GetTick>
 8002d1a:	0002      	movs	r2, r0
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	4a1b      	ldr	r2, [pc, #108]	@ (8002d90 <HAL_RCC_ClockConfig+0x1e0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e02c      	b.n	8002d84 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d2a:	4b18      	ldr	r3, [pc, #96]	@ (8002d8c <HAL_RCC_ClockConfig+0x1dc>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2207      	movs	r2, #7
 8002d30:	4013      	ands	r3, r2
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d1ee      	bne.n	8002d16 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2204      	movs	r2, #4
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d009      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d42:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	4a16      	ldr	r2, [pc, #88]	@ (8002da0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	4b10      	ldr	r3, [pc, #64]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002d52:	430a      	orrs	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d56:	f000 f82b 	bl	8002db0 <HAL_RCC_GetSysClockFreq>
 8002d5a:	0001      	movs	r1, r0
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <HAL_RCC_ClockConfig+0x1e4>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d60:	0a1b      	lsrs	r3, r3, #8
 8002d62:	220f      	movs	r2, #15
 8002d64:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d66:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <HAL_RCC_ClockConfig+0x1f4>)
 8002d68:	0092      	lsls	r2, r2, #2
 8002d6a:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d6c:	221f      	movs	r2, #31
 8002d6e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d70:	000a      	movs	r2, r1
 8002d72:	40da      	lsrs	r2, r3
 8002d74:	4b0c      	ldr	r3, [pc, #48]	@ (8002da8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d78:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <HAL_RCC_ClockConfig+0x1fc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f7fe f88f 	bl	8000ea0 <HAL_InitTick>
 8002d82:	0003      	movs	r3, r0
}
 8002d84:	0018      	movs	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	b004      	add	sp, #16
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40022000 	.word	0x40022000
 8002d90:	00001388 	.word	0x00001388
 8002d94:	40021000 	.word	0x40021000
 8002d98:	ffff84ff 	.word	0xffff84ff
 8002d9c:	fffff0ff 	.word	0xfffff0ff
 8002da0:	ffff8fff 	.word	0xffff8fff
 8002da4:	0800401c 	.word	0x0800401c
 8002da8:	20000004 	.word	0x20000004
 8002dac:	20000008 	.word	0x20000008

08002db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002db6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2238      	movs	r2, #56	@ 0x38
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d10f      	bne.n	8002de0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002dc0:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	0adb      	lsrs	r3, r3, #11
 8002dc6:	2207      	movs	r2, #7
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2201      	movs	r2, #1
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	0013      	movs	r3, r2
 8002dd0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002dd2:	6839      	ldr	r1, [r7, #0]
 8002dd4:	4815      	ldr	r0, [pc, #84]	@ (8002e2c <HAL_RCC_GetSysClockFreq+0x7c>)
 8002dd6:	f7fd f997 	bl	8000108 <__udivsi3>
 8002dda:	0003      	movs	r3, r0
 8002ddc:	607b      	str	r3, [r7, #4]
 8002dde:	e01e      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002de0:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2238      	movs	r2, #56	@ 0x38
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	d102      	bne.n	8002df2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002dec:	4b10      	ldr	r3, [pc, #64]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0x80>)
 8002dee:	607b      	str	r3, [r7, #4]
 8002df0:	e015      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002df2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2238      	movs	r2, #56	@ 0x38
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	d103      	bne.n	8002e06 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002dfe:	2380      	movs	r3, #128	@ 0x80
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	607b      	str	r3, [r7, #4]
 8002e04:	e00b      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002e06:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2238      	movs	r2, #56	@ 0x38
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	2b18      	cmp	r3, #24
 8002e10:	d103      	bne.n	8002e1a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e12:	23fa      	movs	r3, #250	@ 0xfa
 8002e14:	01db      	lsls	r3, r3, #7
 8002e16:	607b      	str	r3, [r7, #4]
 8002e18:	e001      	b.n	8002e1e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002e1e:	687b      	ldr	r3, [r7, #4]
}
 8002e20:	0018      	movs	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	02dc6c00 	.word	0x02dc6c00
 8002e30:	007a1200 	.word	0x007a1200

08002e34 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002e3c:	2313      	movs	r3, #19
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e44:	2312      	movs	r3, #18
 8002e46:	18fb      	adds	r3, r7, r3
 8002e48:	2200      	movs	r2, #0
 8002e4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2240      	movs	r2, #64	@ 0x40
 8002e52:	4013      	ands	r3, r2
 8002e54:	d100      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002e56:	e079      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e58:	2011      	movs	r0, #17
 8002e5a:	183b      	adds	r3, r7, r0
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e60:	4b63      	ldr	r3, [pc, #396]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e64:	2380      	movs	r3, #128	@ 0x80
 8002e66:	055b      	lsls	r3, r3, #21
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d110      	bne.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6c:	4b60      	ldr	r3, [pc, #384]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e70:	4b5f      	ldr	r3, [pc, #380]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e72:	2180      	movs	r1, #128	@ 0x80
 8002e74:	0549      	lsls	r1, r1, #21
 8002e76:	430a      	orrs	r2, r1
 8002e78:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e7a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	055b      	lsls	r3, r3, #21
 8002e82:	4013      	ands	r3, r2
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e88:	183b      	adds	r3, r7, r0
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002e8e:	4b58      	ldr	r3, [pc, #352]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e92:	23c0      	movs	r3, #192	@ 0xc0
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4013      	ands	r3, r2
 8002e98:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d019      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d014      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002eaa:	4b51      	ldr	r3, [pc, #324]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eae:	4a51      	ldr	r2, [pc, #324]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002eb4:	4b4e      	ldr	r3, [pc, #312]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002eb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002eb8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002eba:	2180      	movs	r1, #128	@ 0x80
 8002ebc:	0249      	lsls	r1, r1, #9
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ec4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ec6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ec8:	494b      	ldr	r1, [pc, #300]	@ (8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002eca:	400a      	ands	r2, r1
 8002ecc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002ece:	4b48      	ldr	r3, [pc, #288]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d016      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002edc:	f7fe f83c 	bl	8000f58 <HAL_GetTick>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ee4:	e00c      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee6:	f7fe f837 	bl	8000f58 <HAL_GetTick>
 8002eea:	0002      	movs	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	4a42      	ldr	r2, [pc, #264]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d904      	bls.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002ef6:	2313      	movs	r3, #19
 8002ef8:	18fb      	adds	r3, r7, r3
 8002efa:	2203      	movs	r2, #3
 8002efc:	701a      	strb	r2, [r3, #0]
          break;
 8002efe:	e004      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f00:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f04:	2202      	movs	r2, #2
 8002f06:	4013      	ands	r3, r2
 8002f08:	d0ed      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002f0a:	2313      	movs	r3, #19
 8002f0c:	18fb      	adds	r3, r7, r3
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10a      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f14:	4b36      	ldr	r3, [pc, #216]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f18:	4a36      	ldr	r2, [pc, #216]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	4b33      	ldr	r3, [pc, #204]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f24:	430a      	orrs	r2, r1
 8002f26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f28:	e005      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f2a:	2312      	movs	r3, #18
 8002f2c:	18fb      	adds	r3, r7, r3
 8002f2e:	2213      	movs	r2, #19
 8002f30:	18ba      	adds	r2, r7, r2
 8002f32:	7812      	ldrb	r2, [r2, #0]
 8002f34:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f36:	2311      	movs	r3, #17
 8002f38:	18fb      	adds	r3, r7, r3
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d105      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f40:	4b2b      	ldr	r3, [pc, #172]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f44:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f46:	492e      	ldr	r1, [pc, #184]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2201      	movs	r2, #1
 8002f52:	4013      	ands	r3, r2
 8002f54:	d009      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f56:	4b26      	ldr	r3, [pc, #152]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	4393      	bics	r3, r2
 8002f5e:	0019      	movs	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	4b22      	ldr	r3, [pc, #136]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f66:	430a      	orrs	r2, r1
 8002f68:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	4013      	ands	r3, r2
 8002f72:	d009      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f78:	4a22      	ldr	r2, [pc, #136]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	0019      	movs	r1, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f84:	430a      	orrs	r2, r1
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d008      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f92:	4b17      	ldr	r3, [pc, #92]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	0899      	lsrs	r1, r3, #2
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695a      	ldr	r2, [r3, #20]
 8002f9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2204      	movs	r2, #4
 8002faa:	4013      	ands	r3, r2
 8002fac:	d009      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002fae:	4b10      	ldr	r3, [pc, #64]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb2:	4a15      	ldr	r2, [pc, #84]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2280      	movs	r2, #128	@ 0x80
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d009      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002fcc:	4b08      	ldr	r3, [pc, #32]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	22e0      	movs	r2, #224	@ 0xe0
 8002fd2:	4393      	bics	r3, r2
 8002fd4:	0019      	movs	r1, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	4b05      	ldr	r3, [pc, #20]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002fe0:	2312      	movs	r3, #18
 8002fe2:	18fb      	adds	r3, r7, r3
 8002fe4:	781b      	ldrb	r3, [r3, #0]
}
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	b006      	add	sp, #24
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	46c0      	nop			@ (mov r8, r8)
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	fffffcff 	.word	0xfffffcff
 8002ff8:	fffeffff 	.word	0xfffeffff
 8002ffc:	00001388 	.word	0x00001388
 8003000:	efffffff 	.word	0xefffffff
 8003004:	ffffcfff 	.word	0xffffcfff
 8003008:	ffff3fff 	.word	0xffff3fff

0800300c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e04a      	b.n	80030b4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	223d      	movs	r2, #61	@ 0x3d
 8003022:	5c9b      	ldrb	r3, [r3, r2]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d107      	bne.n	800303a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	223c      	movs	r2, #60	@ 0x3c
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	0018      	movs	r0, r3
 8003036:	f7fd fe67 	bl	8000d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	223d      	movs	r2, #61	@ 0x3d
 800303e:	2102      	movs	r1, #2
 8003040:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3304      	adds	r3, #4
 800304a:	0019      	movs	r1, r3
 800304c:	0010      	movs	r0, r2
 800304e:	f000 faa3 	bl	8003598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2248      	movs	r2, #72	@ 0x48
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	223e      	movs	r2, #62	@ 0x3e
 800305e:	2101      	movs	r1, #1
 8003060:	5499      	strb	r1, [r3, r2]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	223f      	movs	r2, #63	@ 0x3f
 8003066:	2101      	movs	r1, #1
 8003068:	5499      	strb	r1, [r3, r2]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2240      	movs	r2, #64	@ 0x40
 800306e:	2101      	movs	r1, #1
 8003070:	5499      	strb	r1, [r3, r2]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2241      	movs	r2, #65	@ 0x41
 8003076:	2101      	movs	r1, #1
 8003078:	5499      	strb	r1, [r3, r2]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2242      	movs	r2, #66	@ 0x42
 800307e:	2101      	movs	r1, #1
 8003080:	5499      	strb	r1, [r3, r2]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2243      	movs	r2, #67	@ 0x43
 8003086:	2101      	movs	r1, #1
 8003088:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2244      	movs	r2, #68	@ 0x44
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2245      	movs	r2, #69	@ 0x45
 8003096:	2101      	movs	r1, #1
 8003098:	5499      	strb	r1, [r3, r2]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2246      	movs	r2, #70	@ 0x46
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2247      	movs	r2, #71	@ 0x47
 80030a6:	2101      	movs	r1, #1
 80030a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	223d      	movs	r2, #61	@ 0x3d
 80030ae:	2101      	movs	r1, #1
 80030b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b002      	add	sp, #8
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e04a      	b.n	8003164 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	223d      	movs	r2, #61	@ 0x3d
 80030d2:	5c9b      	ldrb	r3, [r3, r2]
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d107      	bne.n	80030ea <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	223c      	movs	r2, #60	@ 0x3c
 80030de:	2100      	movs	r1, #0
 80030e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 f841 	bl	800316c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	223d      	movs	r2, #61	@ 0x3d
 80030ee:	2102      	movs	r1, #2
 80030f0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3304      	adds	r3, #4
 80030fa:	0019      	movs	r1, r3
 80030fc:	0010      	movs	r0, r2
 80030fe:	f000 fa4b 	bl	8003598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2248      	movs	r2, #72	@ 0x48
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	223e      	movs	r2, #62	@ 0x3e
 800310e:	2101      	movs	r1, #1
 8003110:	5499      	strb	r1, [r3, r2]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	223f      	movs	r2, #63	@ 0x3f
 8003116:	2101      	movs	r1, #1
 8003118:	5499      	strb	r1, [r3, r2]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2240      	movs	r2, #64	@ 0x40
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2241      	movs	r2, #65	@ 0x41
 8003126:	2101      	movs	r1, #1
 8003128:	5499      	strb	r1, [r3, r2]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2242      	movs	r2, #66	@ 0x42
 800312e:	2101      	movs	r1, #1
 8003130:	5499      	strb	r1, [r3, r2]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2243      	movs	r2, #67	@ 0x43
 8003136:	2101      	movs	r1, #1
 8003138:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2244      	movs	r2, #68	@ 0x44
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2245      	movs	r2, #69	@ 0x45
 8003146:	2101      	movs	r1, #1
 8003148:	5499      	strb	r1, [r3, r2]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2246      	movs	r2, #70	@ 0x46
 800314e:	2101      	movs	r1, #1
 8003150:	5499      	strb	r1, [r3, r2]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2247      	movs	r2, #71	@ 0x47
 8003156:	2101      	movs	r1, #1
 8003158:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	223d      	movs	r2, #61	@ 0x3d
 800315e:	2101      	movs	r1, #1
 8003160:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	0018      	movs	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	b002      	add	sp, #8
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003174:	46c0      	nop			@ (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	b002      	add	sp, #8
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d108      	bne.n	800319e <HAL_TIM_PWM_Start+0x22>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	223e      	movs	r2, #62	@ 0x3e
 8003190:	5c9b      	ldrb	r3, [r3, r2]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	3b01      	subs	r3, #1
 8003196:	1e5a      	subs	r2, r3, #1
 8003198:	4193      	sbcs	r3, r2
 800319a:	b2db      	uxtb	r3, r3
 800319c:	e037      	b.n	800320e <HAL_TIM_PWM_Start+0x92>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d108      	bne.n	80031b6 <HAL_TIM_PWM_Start+0x3a>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	223f      	movs	r2, #63	@ 0x3f
 80031a8:	5c9b      	ldrb	r3, [r3, r2]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	1e5a      	subs	r2, r3, #1
 80031b0:	4193      	sbcs	r3, r2
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	e02b      	b.n	800320e <HAL_TIM_PWM_Start+0x92>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d108      	bne.n	80031ce <HAL_TIM_PWM_Start+0x52>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2240      	movs	r2, #64	@ 0x40
 80031c0:	5c9b      	ldrb	r3, [r3, r2]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3b01      	subs	r3, #1
 80031c6:	1e5a      	subs	r2, r3, #1
 80031c8:	4193      	sbcs	r3, r2
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	e01f      	b.n	800320e <HAL_TIM_PWM_Start+0x92>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b0c      	cmp	r3, #12
 80031d2:	d108      	bne.n	80031e6 <HAL_TIM_PWM_Start+0x6a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2241      	movs	r2, #65	@ 0x41
 80031d8:	5c9b      	ldrb	r3, [r3, r2]
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	1e5a      	subs	r2, r3, #1
 80031e0:	4193      	sbcs	r3, r2
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	e013      	b.n	800320e <HAL_TIM_PWM_Start+0x92>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b10      	cmp	r3, #16
 80031ea:	d108      	bne.n	80031fe <HAL_TIM_PWM_Start+0x82>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2242      	movs	r2, #66	@ 0x42
 80031f0:	5c9b      	ldrb	r3, [r3, r2]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	1e5a      	subs	r2, r3, #1
 80031f8:	4193      	sbcs	r3, r2
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	e007      	b.n	800320e <HAL_TIM_PWM_Start+0x92>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2243      	movs	r2, #67	@ 0x43
 8003202:	5c9b      	ldrb	r3, [r3, r2]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	3b01      	subs	r3, #1
 8003208:	1e5a      	subs	r2, r3, #1
 800320a:	4193      	sbcs	r3, r2
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e07b      	b.n	800330e <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d104      	bne.n	8003226 <HAL_TIM_PWM_Start+0xaa>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	223e      	movs	r2, #62	@ 0x3e
 8003220:	2102      	movs	r1, #2
 8003222:	5499      	strb	r1, [r3, r2]
 8003224:	e023      	b.n	800326e <HAL_TIM_PWM_Start+0xf2>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b04      	cmp	r3, #4
 800322a:	d104      	bne.n	8003236 <HAL_TIM_PWM_Start+0xba>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	223f      	movs	r2, #63	@ 0x3f
 8003230:	2102      	movs	r1, #2
 8003232:	5499      	strb	r1, [r3, r2]
 8003234:	e01b      	b.n	800326e <HAL_TIM_PWM_Start+0xf2>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d104      	bne.n	8003246 <HAL_TIM_PWM_Start+0xca>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2240      	movs	r2, #64	@ 0x40
 8003240:	2102      	movs	r1, #2
 8003242:	5499      	strb	r1, [r3, r2]
 8003244:	e013      	b.n	800326e <HAL_TIM_PWM_Start+0xf2>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b0c      	cmp	r3, #12
 800324a:	d104      	bne.n	8003256 <HAL_TIM_PWM_Start+0xda>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2241      	movs	r2, #65	@ 0x41
 8003250:	2102      	movs	r1, #2
 8003252:	5499      	strb	r1, [r3, r2]
 8003254:	e00b      	b.n	800326e <HAL_TIM_PWM_Start+0xf2>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	2b10      	cmp	r3, #16
 800325a:	d104      	bne.n	8003266 <HAL_TIM_PWM_Start+0xea>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2242      	movs	r2, #66	@ 0x42
 8003260:	2102      	movs	r1, #2
 8003262:	5499      	strb	r1, [r3, r2]
 8003264:	e003      	b.n	800326e <HAL_TIM_PWM_Start+0xf2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2243      	movs	r2, #67	@ 0x43
 800326a:	2102      	movs	r1, #2
 800326c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6839      	ldr	r1, [r7, #0]
 8003274:	2201      	movs	r2, #1
 8003276:	0018      	movs	r0, r3
 8003278:	f000 fd38 	bl	8003cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a25      	ldr	r2, [pc, #148]	@ (8003318 <HAL_TIM_PWM_Start+0x19c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d009      	beq.n	800329a <HAL_TIM_PWM_Start+0x11e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a24      	ldr	r2, [pc, #144]	@ (800331c <HAL_TIM_PWM_Start+0x1a0>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d004      	beq.n	800329a <HAL_TIM_PWM_Start+0x11e>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a22      	ldr	r2, [pc, #136]	@ (8003320 <HAL_TIM_PWM_Start+0x1a4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d101      	bne.n	800329e <HAL_TIM_PWM_Start+0x122>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_TIM_PWM_Start+0x124>
 800329e:	2300      	movs	r3, #0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d008      	beq.n	80032b6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2180      	movs	r1, #128	@ 0x80
 80032b0:	0209      	lsls	r1, r1, #8
 80032b2:	430a      	orrs	r2, r1
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a17      	ldr	r2, [pc, #92]	@ (8003318 <HAL_TIM_PWM_Start+0x19c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_TIM_PWM_Start+0x14e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a17      	ldr	r2, [pc, #92]	@ (8003324 <HAL_TIM_PWM_Start+0x1a8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d116      	bne.n	80032f8 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4a15      	ldr	r2, [pc, #84]	@ (8003328 <HAL_TIM_PWM_Start+0x1ac>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b06      	cmp	r3, #6
 80032da:	d016      	beq.n	800330a <HAL_TIM_PWM_Start+0x18e>
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	2380      	movs	r3, #128	@ 0x80
 80032e0:	025b      	lsls	r3, r3, #9
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d011      	beq.n	800330a <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2101      	movs	r1, #1
 80032f2:	430a      	orrs	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032f6:	e008      	b.n	800330a <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2101      	movs	r1, #1
 8003304:	430a      	orrs	r2, r1
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	e000      	b.n	800330c <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	0018      	movs	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	b004      	add	sp, #16
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	40012c00 	.word	0x40012c00
 800331c:	40014400 	.word	0x40014400
 8003320:	40014800 	.word	0x40014800
 8003324:	40000400 	.word	0x40000400
 8003328:	00010007 	.word	0x00010007

0800332c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003338:	2317      	movs	r3, #23
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	223c      	movs	r2, #60	@ 0x3c
 8003344:	5c9b      	ldrb	r3, [r3, r2]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_TIM_OC_ConfigChannel+0x22>
 800334a:	2302      	movs	r3, #2
 800334c:	e048      	b.n	80033e0 <HAL_TIM_OC_ConfigChannel+0xb4>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	223c      	movs	r2, #60	@ 0x3c
 8003352:	2101      	movs	r1, #1
 8003354:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b14      	cmp	r3, #20
 800335a:	d835      	bhi.n	80033c8 <HAL_TIM_OC_ConfigChannel+0x9c>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	009a      	lsls	r2, r3, #2
 8003360:	4b21      	ldr	r3, [pc, #132]	@ (80033e8 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8003362:	18d3      	adds	r3, r2, r3
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	0011      	movs	r1, r2
 8003370:	0018      	movs	r0, r3
 8003372:	f000 f983 	bl	800367c <TIM_OC1_SetConfig>
      break;
 8003376:	e02c      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	0011      	movs	r1, r2
 8003380:	0018      	movs	r0, r3
 8003382:	f000 f9fb 	bl	800377c <TIM_OC2_SetConfig>
      break;
 8003386:	e024      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	0011      	movs	r1, r2
 8003390:	0018      	movs	r0, r3
 8003392:	f000 fa71 	bl	8003878 <TIM_OC3_SetConfig>
      break;
 8003396:	e01c      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	0011      	movs	r1, r2
 80033a0:	0018      	movs	r0, r3
 80033a2:	f000 faeb 	bl	800397c <TIM_OC4_SetConfig>
      break;
 80033a6:	e014      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	0011      	movs	r1, r2
 80033b0:	0018      	movs	r0, r3
 80033b2:	f000 fb47 	bl	8003a44 <TIM_OC5_SetConfig>
      break;
 80033b6:	e00c      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	0011      	movs	r1, r2
 80033c0:	0018      	movs	r0, r3
 80033c2:	f000 fb99 	bl	8003af8 <TIM_OC6_SetConfig>
      break;
 80033c6:	e004      	b.n	80033d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80033c8:	2317      	movs	r3, #23
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
      break;
 80033d0:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	223c      	movs	r2, #60	@ 0x3c
 80033d6:	2100      	movs	r1, #0
 80033d8:	5499      	strb	r1, [r3, r2]

  return status;
 80033da:	2317      	movs	r3, #23
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	781b      	ldrb	r3, [r3, #0]
}
 80033e0:	0018      	movs	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b006      	add	sp, #24
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	0800405c 	.word	0x0800405c

080033ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033f6:	230f      	movs	r3, #15
 80033f8:	18fb      	adds	r3, r7, r3
 80033fa:	2200      	movs	r2, #0
 80033fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	223c      	movs	r2, #60	@ 0x3c
 8003402:	5c9b      	ldrb	r3, [r3, r2]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_TIM_ConfigClockSource+0x20>
 8003408:	2302      	movs	r3, #2
 800340a:	e0bc      	b.n	8003586 <HAL_TIM_ConfigClockSource+0x19a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	223c      	movs	r2, #60	@ 0x3c
 8003410:	2101      	movs	r1, #1
 8003412:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	223d      	movs	r2, #61	@ 0x3d
 8003418:	2102      	movs	r1, #2
 800341a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4a5a      	ldr	r2, [pc, #360]	@ (8003590 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003428:	4013      	ands	r3, r2
 800342a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4a59      	ldr	r2, [pc, #356]	@ (8003594 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003430:	4013      	ands	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2280      	movs	r2, #128	@ 0x80
 8003442:	0192      	lsls	r2, r2, #6
 8003444:	4293      	cmp	r3, r2
 8003446:	d040      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0xde>
 8003448:	2280      	movs	r2, #128	@ 0x80
 800344a:	0192      	lsls	r2, r2, #6
 800344c:	4293      	cmp	r3, r2
 800344e:	d900      	bls.n	8003452 <HAL_TIM_ConfigClockSource+0x66>
 8003450:	e088      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 8003452:	2280      	movs	r2, #128	@ 0x80
 8003454:	0152      	lsls	r2, r2, #5
 8003456:	4293      	cmp	r3, r2
 8003458:	d100      	bne.n	800345c <HAL_TIM_ConfigClockSource+0x70>
 800345a:	e088      	b.n	800356e <HAL_TIM_ConfigClockSource+0x182>
 800345c:	2280      	movs	r2, #128	@ 0x80
 800345e:	0152      	lsls	r2, r2, #5
 8003460:	4293      	cmp	r3, r2
 8003462:	d900      	bls.n	8003466 <HAL_TIM_ConfigClockSource+0x7a>
 8003464:	e07e      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 8003466:	2b70      	cmp	r3, #112	@ 0x70
 8003468:	d018      	beq.n	800349c <HAL_TIM_ConfigClockSource+0xb0>
 800346a:	d900      	bls.n	800346e <HAL_TIM_ConfigClockSource+0x82>
 800346c:	e07a      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 800346e:	2b60      	cmp	r3, #96	@ 0x60
 8003470:	d04f      	beq.n	8003512 <HAL_TIM_ConfigClockSource+0x126>
 8003472:	d900      	bls.n	8003476 <HAL_TIM_ConfigClockSource+0x8a>
 8003474:	e076      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 8003476:	2b50      	cmp	r3, #80	@ 0x50
 8003478:	d03b      	beq.n	80034f2 <HAL_TIM_ConfigClockSource+0x106>
 800347a:	d900      	bls.n	800347e <HAL_TIM_ConfigClockSource+0x92>
 800347c:	e072      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 800347e:	2b40      	cmp	r3, #64	@ 0x40
 8003480:	d057      	beq.n	8003532 <HAL_TIM_ConfigClockSource+0x146>
 8003482:	d900      	bls.n	8003486 <HAL_TIM_ConfigClockSource+0x9a>
 8003484:	e06e      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 8003486:	2b30      	cmp	r3, #48	@ 0x30
 8003488:	d063      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0x166>
 800348a:	d86b      	bhi.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 800348c:	2b20      	cmp	r3, #32
 800348e:	d060      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0x166>
 8003490:	d868      	bhi.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
 8003492:	2b00      	cmp	r3, #0
 8003494:	d05d      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0x166>
 8003496:	2b10      	cmp	r3, #16
 8003498:	d05b      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0x166>
 800349a:	e063      	b.n	8003564 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034ac:	f000 fbfe 	bl	8003cac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2277      	movs	r2, #119	@ 0x77
 80034bc:	4313      	orrs	r3, r2
 80034be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	609a      	str	r2, [r3, #8]
      break;
 80034c8:	e052      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034da:	f000 fbe7 	bl	8003cac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2180      	movs	r1, #128	@ 0x80
 80034ea:	01c9      	lsls	r1, r1, #7
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]
      break;
 80034f0:	e03e      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034fe:	001a      	movs	r2, r3
 8003500:	f000 fb58 	bl	8003bb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2150      	movs	r1, #80	@ 0x50
 800350a:	0018      	movs	r0, r3
 800350c:	f000 fbb2 	bl	8003c74 <TIM_ITRx_SetConfig>
      break;
 8003510:	e02e      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800351e:	001a      	movs	r2, r3
 8003520:	f000 fb76 	bl	8003c10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2160      	movs	r1, #96	@ 0x60
 800352a:	0018      	movs	r0, r3
 800352c:	f000 fba2 	bl	8003c74 <TIM_ITRx_SetConfig>
      break;
 8003530:	e01e      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800353e:	001a      	movs	r2, r3
 8003540:	f000 fb38 	bl	8003bb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2140      	movs	r1, #64	@ 0x40
 800354a:	0018      	movs	r0, r3
 800354c:	f000 fb92 	bl	8003c74 <TIM_ITRx_SetConfig>
      break;
 8003550:	e00e      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	0019      	movs	r1, r3
 800355c:	0010      	movs	r0, r2
 800355e:	f000 fb89 	bl	8003c74 <TIM_ITRx_SetConfig>
      break;
 8003562:	e005      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003564:	230f      	movs	r3, #15
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
      break;
 800356c:	e000      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800356e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	223d      	movs	r2, #61	@ 0x3d
 8003574:	2101      	movs	r1, #1
 8003576:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	223c      	movs	r2, #60	@ 0x3c
 800357c:	2100      	movs	r1, #0
 800357e:	5499      	strb	r1, [r3, r2]

  return status;
 8003580:	230f      	movs	r3, #15
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	781b      	ldrb	r3, [r3, #0]
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b004      	add	sp, #16
 800358c:	bd80      	pop	{r7, pc}
 800358e:	46c0      	nop			@ (mov r8, r8)
 8003590:	ffceff88 	.word	0xffceff88
 8003594:	ffff00ff 	.word	0xffff00ff

08003598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a2e      	ldr	r2, [pc, #184]	@ (8003664 <TIM_Base_SetConfig+0xcc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d003      	beq.n	80035b8 <TIM_Base_SetConfig+0x20>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003668 <TIM_Base_SetConfig+0xd0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d108      	bne.n	80035ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2270      	movs	r2, #112	@ 0x70
 80035bc:	4393      	bics	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a25      	ldr	r2, [pc, #148]	@ (8003664 <TIM_Base_SetConfig+0xcc>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d00f      	beq.n	80035f2 <TIM_Base_SetConfig+0x5a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a24      	ldr	r2, [pc, #144]	@ (8003668 <TIM_Base_SetConfig+0xd0>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00b      	beq.n	80035f2 <TIM_Base_SetConfig+0x5a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a23      	ldr	r2, [pc, #140]	@ (800366c <TIM_Base_SetConfig+0xd4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d007      	beq.n	80035f2 <TIM_Base_SetConfig+0x5a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a22      	ldr	r2, [pc, #136]	@ (8003670 <TIM_Base_SetConfig+0xd8>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d003      	beq.n	80035f2 <TIM_Base_SetConfig+0x5a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a21      	ldr	r2, [pc, #132]	@ (8003674 <TIM_Base_SetConfig+0xdc>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d108      	bne.n	8003604 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	4a20      	ldr	r2, [pc, #128]	@ (8003678 <TIM_Base_SetConfig+0xe0>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	4313      	orrs	r3, r2
 8003602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2280      	movs	r2, #128	@ 0x80
 8003608:	4393      	bics	r3, r2
 800360a:	001a      	movs	r2, r3
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a0f      	ldr	r2, [pc, #60]	@ (8003664 <TIM_Base_SetConfig+0xcc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d007      	beq.n	800363c <TIM_Base_SetConfig+0xa4>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a10      	ldr	r2, [pc, #64]	@ (8003670 <TIM_Base_SetConfig+0xd8>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d003      	beq.n	800363c <TIM_Base_SetConfig+0xa4>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a0f      	ldr	r2, [pc, #60]	@ (8003674 <TIM_Base_SetConfig+0xdc>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d103      	bne.n	8003644 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	691a      	ldr	r2, [r3, #16]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2204      	movs	r2, #4
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	601a      	str	r2, [r3, #0]
}
 800365c:	46c0      	nop			@ (mov r8, r8)
 800365e:	46bd      	mov	sp, r7
 8003660:	b004      	add	sp, #16
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40012c00 	.word	0x40012c00
 8003668:	40000400 	.word	0x40000400
 800366c:	40002000 	.word	0x40002000
 8003670:	40014400 	.word	0x40014400
 8003674:	40014800 	.word	0x40014800
 8003678:	fffffcff 	.word	0xfffffcff

0800367c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	2201      	movs	r2, #1
 8003692:	4393      	bics	r3, r2
 8003694:	001a      	movs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003764 <TIM_OC1_SetConfig+0xe8>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2203      	movs	r2, #3
 80036b2:	4393      	bics	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4313      	orrs	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	2202      	movs	r2, #2
 80036c4:	4393      	bics	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a24      	ldr	r2, [pc, #144]	@ (8003768 <TIM_OC1_SetConfig+0xec>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d007      	beq.n	80036ea <TIM_OC1_SetConfig+0x6e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a23      	ldr	r2, [pc, #140]	@ (800376c <TIM_OC1_SetConfig+0xf0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d003      	beq.n	80036ea <TIM_OC1_SetConfig+0x6e>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a22      	ldr	r2, [pc, #136]	@ (8003770 <TIM_OC1_SetConfig+0xf4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d10c      	bne.n	8003704 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	2208      	movs	r2, #8
 80036ee:	4393      	bics	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	2204      	movs	r2, #4
 8003700:	4393      	bics	r3, r2
 8003702:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a18      	ldr	r2, [pc, #96]	@ (8003768 <TIM_OC1_SetConfig+0xec>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d007      	beq.n	800371c <TIM_OC1_SetConfig+0xa0>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a17      	ldr	r2, [pc, #92]	@ (800376c <TIM_OC1_SetConfig+0xf0>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d003      	beq.n	800371c <TIM_OC1_SetConfig+0xa0>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a16      	ldr	r2, [pc, #88]	@ (8003770 <TIM_OC1_SetConfig+0xf4>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d111      	bne.n	8003740 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4a15      	ldr	r2, [pc, #84]	@ (8003774 <TIM_OC1_SetConfig+0xf8>)
 8003720:	4013      	ands	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	4a14      	ldr	r2, [pc, #80]	@ (8003778 <TIM_OC1_SetConfig+0xfc>)
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	4313      	orrs	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	621a      	str	r2, [r3, #32]
}
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b006      	add	sp, #24
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			@ (mov r8, r8)
 8003764:	fffeff8f 	.word	0xfffeff8f
 8003768:	40012c00 	.word	0x40012c00
 800376c:	40014400 	.word	0x40014400
 8003770:	40014800 	.word	0x40014800
 8003774:	fffffeff 	.word	0xfffffeff
 8003778:	fffffdff 	.word	0xfffffdff

0800377c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	2210      	movs	r2, #16
 8003792:	4393      	bics	r3, r2
 8003794:	001a      	movs	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4a2c      	ldr	r2, [pc, #176]	@ (800385c <TIM_OC2_SetConfig+0xe0>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003860 <TIM_OC2_SetConfig+0xe4>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2220      	movs	r2, #32
 80037c6:	4393      	bics	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a22      	ldr	r2, [pc, #136]	@ (8003864 <TIM_OC2_SetConfig+0xe8>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d10d      	bne.n	80037fa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2280      	movs	r2, #128	@ 0x80
 80037e2:	4393      	bics	r3, r2
 80037e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2240      	movs	r2, #64	@ 0x40
 80037f6:	4393      	bics	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a19      	ldr	r2, [pc, #100]	@ (8003864 <TIM_OC2_SetConfig+0xe8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d007      	beq.n	8003812 <TIM_OC2_SetConfig+0x96>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a18      	ldr	r2, [pc, #96]	@ (8003868 <TIM_OC2_SetConfig+0xec>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d003      	beq.n	8003812 <TIM_OC2_SetConfig+0x96>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a17      	ldr	r2, [pc, #92]	@ (800386c <TIM_OC2_SetConfig+0xf0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d113      	bne.n	800383a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4a16      	ldr	r2, [pc, #88]	@ (8003870 <TIM_OC2_SetConfig+0xf4>)
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4a15      	ldr	r2, [pc, #84]	@ (8003874 <TIM_OC2_SetConfig+0xf8>)
 800381e:	4013      	ands	r3, r2
 8003820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	4313      	orrs	r3, r2
 800382c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	621a      	str	r2, [r3, #32]
}
 8003854:	46c0      	nop			@ (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b006      	add	sp, #24
 800385a:	bd80      	pop	{r7, pc}
 800385c:	feff8fff 	.word	0xfeff8fff
 8003860:	fffffcff 	.word	0xfffffcff
 8003864:	40012c00 	.word	0x40012c00
 8003868:	40014400 	.word	0x40014400
 800386c:	40014800 	.word	0x40014800
 8003870:	fffffbff 	.word	0xfffffbff
 8003874:	fffff7ff 	.word	0xfffff7ff

08003878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	4a31      	ldr	r2, [pc, #196]	@ (8003954 <TIM_OC3_SetConfig+0xdc>)
 800388e:	401a      	ands	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003958 <TIM_OC3_SetConfig+0xe0>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2203      	movs	r2, #3
 80038ac:	4393      	bics	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	4a27      	ldr	r2, [pc, #156]	@ (800395c <TIM_OC3_SetConfig+0xe4>)
 80038be:	4013      	ands	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a23      	ldr	r2, [pc, #140]	@ (8003960 <TIM_OC3_SetConfig+0xe8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10d      	bne.n	80038f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	4a22      	ldr	r2, [pc, #136]	@ (8003964 <TIM_OC3_SetConfig+0xec>)
 80038da:	4013      	ands	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003968 <TIM_OC3_SetConfig+0xf0>)
 80038ee:	4013      	ands	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003960 <TIM_OC3_SetConfig+0xe8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d007      	beq.n	800390a <TIM_OC3_SetConfig+0x92>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a1b      	ldr	r2, [pc, #108]	@ (800396c <TIM_OC3_SetConfig+0xf4>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d003      	beq.n	800390a <TIM_OC3_SetConfig+0x92>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a1a      	ldr	r2, [pc, #104]	@ (8003970 <TIM_OC3_SetConfig+0xf8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d113      	bne.n	8003932 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	4a19      	ldr	r2, [pc, #100]	@ (8003974 <TIM_OC3_SetConfig+0xfc>)
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4a18      	ldr	r2, [pc, #96]	@ (8003978 <TIM_OC3_SetConfig+0x100>)
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	011b      	lsls	r3, r3, #4
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	621a      	str	r2, [r3, #32]
}
 800394c:	46c0      	nop			@ (mov r8, r8)
 800394e:	46bd      	mov	sp, r7
 8003950:	b006      	add	sp, #24
 8003952:	bd80      	pop	{r7, pc}
 8003954:	fffffeff 	.word	0xfffffeff
 8003958:	fffeff8f 	.word	0xfffeff8f
 800395c:	fffffdff 	.word	0xfffffdff
 8003960:	40012c00 	.word	0x40012c00
 8003964:	fffff7ff 	.word	0xfffff7ff
 8003968:	fffffbff 	.word	0xfffffbff
 800396c:	40014400 	.word	0x40014400
 8003970:	40014800 	.word	0x40014800
 8003974:	ffffefff 	.word	0xffffefff
 8003978:	ffffdfff 	.word	0xffffdfff

0800397c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	4a24      	ldr	r2, [pc, #144]	@ (8003a24 <TIM_OC4_SetConfig+0xa8>)
 8003992:	401a      	ands	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4a20      	ldr	r2, [pc, #128]	@ (8003a28 <TIM_OC4_SetConfig+0xac>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4a1f      	ldr	r2, [pc, #124]	@ (8003a2c <TIM_OC4_SetConfig+0xb0>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4313      	orrs	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <TIM_OC4_SetConfig+0xb4>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	031b      	lsls	r3, r3, #12
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a17      	ldr	r2, [pc, #92]	@ (8003a34 <TIM_OC4_SetConfig+0xb8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <TIM_OC4_SetConfig+0x70>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a16      	ldr	r2, [pc, #88]	@ (8003a38 <TIM_OC4_SetConfig+0xbc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d003      	beq.n	80039ec <TIM_OC4_SetConfig+0x70>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a15      	ldr	r2, [pc, #84]	@ (8003a3c <TIM_OC4_SetConfig+0xc0>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d109      	bne.n	8003a00 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	4a14      	ldr	r2, [pc, #80]	@ (8003a40 <TIM_OC4_SetConfig+0xc4>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	019b      	lsls	r3, r3, #6
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	621a      	str	r2, [r3, #32]
}
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b006      	add	sp, #24
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	ffffefff 	.word	0xffffefff
 8003a28:	feff8fff 	.word	0xfeff8fff
 8003a2c:	fffffcff 	.word	0xfffffcff
 8003a30:	ffffdfff 	.word	0xffffdfff
 8003a34:	40012c00 	.word	0x40012c00
 8003a38:	40014400 	.word	0x40014400
 8003a3c:	40014800 	.word	0x40014800
 8003a40:	ffffbfff 	.word	0xffffbfff

08003a44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	4a21      	ldr	r2, [pc, #132]	@ (8003ae0 <TIM_OC5_SetConfig+0x9c>)
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae4 <TIM_OC5_SetConfig+0xa0>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4a19      	ldr	r2, [pc, #100]	@ (8003ae8 <TIM_OC5_SetConfig+0xa4>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	041b      	lsls	r3, r3, #16
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a15      	ldr	r2, [pc, #84]	@ (8003aec <TIM_OC5_SetConfig+0xa8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d007      	beq.n	8003aaa <TIM_OC5_SetConfig+0x66>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a14      	ldr	r2, [pc, #80]	@ (8003af0 <TIM_OC5_SetConfig+0xac>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d003      	beq.n	8003aaa <TIM_OC5_SetConfig+0x66>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a13      	ldr	r2, [pc, #76]	@ (8003af4 <TIM_OC5_SetConfig+0xb0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d109      	bne.n	8003abe <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae0 <TIM_OC5_SetConfig+0x9c>)
 8003aae:	4013      	ands	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	021b      	lsls	r3, r3, #8
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	621a      	str	r2, [r3, #32]
}
 8003ad8:	46c0      	nop			@ (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b006      	add	sp, #24
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	fffeffff 	.word	0xfffeffff
 8003ae4:	fffeff8f 	.word	0xfffeff8f
 8003ae8:	fffdffff 	.word	0xfffdffff
 8003aec:	40012c00 	.word	0x40012c00
 8003af0:	40014400 	.word	0x40014400
 8003af4:	40014800 	.word	0x40014800

08003af8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <TIM_OC6_SetConfig+0xa0>)
 8003b0e:	401a      	ands	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4a1e      	ldr	r2, [pc, #120]	@ (8003b9c <TIM_OC6_SetConfig+0xa4>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba0 <TIM_OC6_SetConfig+0xa8>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	051b      	lsls	r3, r3, #20
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a16      	ldr	r2, [pc, #88]	@ (8003ba4 <TIM_OC6_SetConfig+0xac>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d007      	beq.n	8003b60 <TIM_OC6_SetConfig+0x68>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a15      	ldr	r2, [pc, #84]	@ (8003ba8 <TIM_OC6_SetConfig+0xb0>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d003      	beq.n	8003b60 <TIM_OC6_SetConfig+0x68>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a14      	ldr	r2, [pc, #80]	@ (8003bac <TIM_OC6_SetConfig+0xb4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d109      	bne.n	8003b74 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	4a13      	ldr	r2, [pc, #76]	@ (8003bb0 <TIM_OC6_SetConfig+0xb8>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	029b      	lsls	r3, r3, #10
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	621a      	str	r2, [r3, #32]
}
 8003b8e:	46c0      	nop			@ (mov r8, r8)
 8003b90:	46bd      	mov	sp, r7
 8003b92:	b006      	add	sp, #24
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			@ (mov r8, r8)
 8003b98:	ffefffff 	.word	0xffefffff
 8003b9c:	feff8fff 	.word	0xfeff8fff
 8003ba0:	ffdfffff 	.word	0xffdfffff
 8003ba4:	40012c00 	.word	0x40012c00
 8003ba8:	40014400 	.word	0x40014400
 8003bac:	40014800 	.word	0x40014800
 8003bb0:	fffbffff 	.word	0xfffbffff

08003bb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	4393      	bics	r3, r2
 8003bce:	001a      	movs	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	22f0      	movs	r2, #240	@ 0xf0
 8003bde:	4393      	bics	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	220a      	movs	r2, #10
 8003bf0:	4393      	bics	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	621a      	str	r2, [r3, #32]
}
 8003c08:	46c0      	nop			@ (mov r8, r8)
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b006      	add	sp, #24
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	2210      	movs	r2, #16
 8003c28:	4393      	bics	r3, r2
 8003c2a:	001a      	movs	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4a0d      	ldr	r2, [pc, #52]	@ (8003c70 <TIM_TI2_ConfigInputStage+0x60>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	031b      	lsls	r3, r3, #12
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	22a0      	movs	r2, #160	@ 0xa0
 8003c4c:	4393      	bics	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	621a      	str	r2, [r3, #32]
}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b006      	add	sp, #24
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	46c0      	nop			@ (mov r8, r8)
 8003c70:	ffff0fff 	.word	0xffff0fff

08003c74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a08      	ldr	r2, [pc, #32]	@ (8003ca8 <TIM_ITRx_SetConfig+0x34>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	2207      	movs	r2, #7
 8003c94:	4313      	orrs	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	609a      	str	r2, [r3, #8]
}
 8003c9e:	46c0      	nop			@ (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b004      	add	sp, #16
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	ffcfff8f 	.word	0xffcfff8f

08003cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	4a09      	ldr	r2, [pc, #36]	@ (8003ce8 <TIM_ETR_SetConfig+0x3c>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	021a      	lsls	r2, r3, #8
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	609a      	str	r2, [r3, #8]
}
 8003ce0:	46c0      	nop			@ (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b006      	add	sp, #24
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	ffff00ff 	.word	0xffff00ff

08003cec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	221f      	movs	r2, #31
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2201      	movs	r2, #1
 8003d00:	409a      	lsls	r2, r3
 8003d02:	0013      	movs	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	43d2      	mvns	r2, r2
 8003d0e:	401a      	ands	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a1a      	ldr	r2, [r3, #32]
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	211f      	movs	r1, #31
 8003d1c:	400b      	ands	r3, r1
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	4099      	lsls	r1, r3
 8003d22:	000b      	movs	r3, r1
 8003d24:	431a      	orrs	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	621a      	str	r2, [r3, #32]
}
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	b006      	add	sp, #24
 8003d30:	bd80      	pop	{r7, pc}
	...

08003d34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	223c      	movs	r2, #60	@ 0x3c
 8003d42:	5c9b      	ldrb	r3, [r3, r2]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d101      	bne.n	8003d4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e04a      	b.n	8003de2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	223c      	movs	r2, #60	@ 0x3c
 8003d50:	2101      	movs	r1, #1
 8003d52:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	223d      	movs	r2, #61	@ 0x3d
 8003d58:	2102      	movs	r1, #2
 8003d5a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a1e      	ldr	r2, [pc, #120]	@ (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d108      	bne.n	8003d88 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4a1d      	ldr	r2, [pc, #116]	@ (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2270      	movs	r2, #112	@ 0x70
 8003d8c:	4393      	bics	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a11      	ldr	r2, [pc, #68]	@ (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d004      	beq.n	8003db6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a10      	ldr	r2, [pc, #64]	@ (8003df4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d10c      	bne.n	8003dd0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2280      	movs	r2, #128	@ 0x80
 8003dba:	4393      	bics	r3, r2
 8003dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	223d      	movs	r2, #61	@ 0x3d
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	223c      	movs	r2, #60	@ 0x3c
 8003ddc:	2100      	movs	r1, #0
 8003dde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	0018      	movs	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	b004      	add	sp, #16
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	46c0      	nop			@ (mov r8, r8)
 8003dec:	40012c00 	.word	0x40012c00
 8003df0:	ff0fffff 	.word	0xff0fffff
 8003df4:	40000400 	.word	0x40000400

08003df8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	223c      	movs	r2, #60	@ 0x3c
 8003e0a:	5c9b      	ldrb	r3, [r3, r2]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e06f      	b.n	8003ef4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	223c      	movs	r2, #60	@ 0x3c
 8003e18:	2101      	movs	r1, #1
 8003e1a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	22ff      	movs	r2, #255	@ 0xff
 8003e20:	4393      	bics	r3, r2
 8003e22:	001a      	movs	r2, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4a33      	ldr	r2, [pc, #204]	@ (8003efc <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003e30:	401a      	ands	r2, r3
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4a30      	ldr	r2, [pc, #192]	@ (8003f00 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003e3e:	401a      	ands	r2, r3
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4a2e      	ldr	r2, [pc, #184]	@ (8003f04 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003e4c:	401a      	ands	r2, r3
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	4a2b      	ldr	r2, [pc, #172]	@ (8003f08 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003e5a:	401a      	ands	r2, r3
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4a29      	ldr	r2, [pc, #164]	@ (8003f0c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003e68:	401a      	ands	r2, r3
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4a26      	ldr	r2, [pc, #152]	@ (8003f10 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003e76:	401a      	ands	r2, r3
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4a24      	ldr	r2, [pc, #144]	@ (8003f14 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003e84:	401a      	ands	r2, r3
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	041b      	lsls	r3, r3, #16
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4a21      	ldr	r2, [pc, #132]	@ (8003f18 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003e94:	401a      	ands	r2, r3
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8003f1c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d11c      	bne.n	8003ee2 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8003f20 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003eac:	401a      	ands	r2, r3
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb2:	051b      	lsls	r3, r3, #20
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4a1a      	ldr	r2, [pc, #104]	@ (8003f24 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003ebc:	401a      	ands	r2, r3
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4a17      	ldr	r2, [pc, #92]	@ (8003f28 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003eca:	401a      	ands	r2, r3
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4a15      	ldr	r2, [pc, #84]	@ (8003f2c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003ed8:	401a      	ands	r2, r3
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	223c      	movs	r2, #60	@ 0x3c
 8003eee:	2100      	movs	r1, #0
 8003ef0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	b004      	add	sp, #16
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	fffffcff 	.word	0xfffffcff
 8003f00:	fffffbff 	.word	0xfffffbff
 8003f04:	fffff7ff 	.word	0xfffff7ff
 8003f08:	ffffefff 	.word	0xffffefff
 8003f0c:	ffffdfff 	.word	0xffffdfff
 8003f10:	ffffbfff 	.word	0xffffbfff
 8003f14:	fff0ffff 	.word	0xfff0ffff
 8003f18:	efffffff 	.word	0xefffffff
 8003f1c:	40012c00 	.word	0x40012c00
 8003f20:	ff0fffff 	.word	0xff0fffff
 8003f24:	feffffff 	.word	0xfeffffff
 8003f28:	fdffffff 	.word	0xfdffffff
 8003f2c:	dfffffff 	.word	0xdfffffff

08003f30 <memset>:
 8003f30:	0003      	movs	r3, r0
 8003f32:	1882      	adds	r2, r0, r2
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d100      	bne.n	8003f3a <memset+0xa>
 8003f38:	4770      	bx	lr
 8003f3a:	7019      	strb	r1, [r3, #0]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	e7f9      	b.n	8003f34 <memset+0x4>

08003f40 <__libc_init_array>:
 8003f40:	b570      	push	{r4, r5, r6, lr}
 8003f42:	2600      	movs	r6, #0
 8003f44:	4c0c      	ldr	r4, [pc, #48]	@ (8003f78 <__libc_init_array+0x38>)
 8003f46:	4d0d      	ldr	r5, [pc, #52]	@ (8003f7c <__libc_init_array+0x3c>)
 8003f48:	1b64      	subs	r4, r4, r5
 8003f4a:	10a4      	asrs	r4, r4, #2
 8003f4c:	42a6      	cmp	r6, r4
 8003f4e:	d109      	bne.n	8003f64 <__libc_init_array+0x24>
 8003f50:	2600      	movs	r6, #0
 8003f52:	f000 f819 	bl	8003f88 <_init>
 8003f56:	4c0a      	ldr	r4, [pc, #40]	@ (8003f80 <__libc_init_array+0x40>)
 8003f58:	4d0a      	ldr	r5, [pc, #40]	@ (8003f84 <__libc_init_array+0x44>)
 8003f5a:	1b64      	subs	r4, r4, r5
 8003f5c:	10a4      	asrs	r4, r4, #2
 8003f5e:	42a6      	cmp	r6, r4
 8003f60:	d105      	bne.n	8003f6e <__libc_init_array+0x2e>
 8003f62:	bd70      	pop	{r4, r5, r6, pc}
 8003f64:	00b3      	lsls	r3, r6, #2
 8003f66:	58eb      	ldr	r3, [r5, r3]
 8003f68:	4798      	blx	r3
 8003f6a:	3601      	adds	r6, #1
 8003f6c:	e7ee      	b.n	8003f4c <__libc_init_array+0xc>
 8003f6e:	00b3      	lsls	r3, r6, #2
 8003f70:	58eb      	ldr	r3, [r5, r3]
 8003f72:	4798      	blx	r3
 8003f74:	3601      	adds	r6, #1
 8003f76:	e7f2      	b.n	8003f5e <__libc_init_array+0x1e>
 8003f78:	080040b0 	.word	0x080040b0
 8003f7c:	080040b0 	.word	0x080040b0
 8003f80:	080040b4 	.word	0x080040b4
 8003f84:	080040b0 	.word	0x080040b0

08003f88 <_init>:
 8003f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f8e:	bc08      	pop	{r3}
 8003f90:	469e      	mov	lr, r3
 8003f92:	4770      	bx	lr

08003f94 <_fini>:
 8003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f9a:	bc08      	pop	{r3}
 8003f9c:	469e      	mov	lr, r3
 8003f9e:	4770      	bx	lr
