

================================================================
== Vitis HLS Report for 'fft_streaming'
================================================================
* Date:           Fri Jun 30 11:19:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7280|     7280|  72.800 us|  72.800 us|  2051|  2051|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |bit_reverse_U0  |bit_reverse  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |fft_stage_U0    |fft_stage    |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_1_U0  |fft_stage_1  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_2_U0  |fft_stage_2  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_3_U0  |fft_stage_3  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_4_U0  |fft_stage_4  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_5_U0  |fft_stage_5  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_6_U0  |fft_stage_6  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_7_U0  |fft_stage_7  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_8_U0  |fft_stage_8  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        |fft_stage_9_U0  |fft_stage_9  |      522|      522|   5.220 us|   5.220 us|   522|   522|       no|
        +----------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      122|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       18|   234|    22106|    19414|    -|
|Memory               |       80|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       98|   234|    22126|    19716|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|     7|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+----+------+------+-----+
    |    Instance    |    Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------+-------------+---------+----+------+------+-----+
    |bit_reverse_U0  |bit_reverse  |        0|   0|   103|   171|    0|
    |fft_stage_U0    |fft_stage    |        0|  18|  2081|  1768|    0|
    |fft_stage_1_U0  |fft_stage_1  |        2|  24|  2223|  1957|    0|
    |fft_stage_2_U0  |fft_stage_2  |        2|  24|  2223|  1957|    0|
    |fft_stage_3_U0  |fft_stage_3  |        2|  24|  2223|  1958|    0|
    |fft_stage_4_U0  |fft_stage_4  |        2|  24|  2223|  1956|    0|
    |fft_stage_5_U0  |fft_stage_5  |        2|  24|  2223|  1956|    0|
    |fft_stage_6_U0  |fft_stage_6  |        2|  24|  2223|  1956|    0|
    |fft_stage_7_U0  |fft_stage_7  |        2|  24|  2223|  1955|    0|
    |fft_stage_8_U0  |fft_stage_8  |        2|  24|  2223|  1953|    0|
    |fft_stage_9_U0  |fft_stage_9  |        2|  24|  2138|  1827|    0|
    +----------------+-------------+---------+----+------+------+-----+
    |Total           |             |       18| 234| 22106| 19414|    0|
    +----------------+-------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage_R_1_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_2_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_3_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_4_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_5_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_6_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_7_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_8_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_9_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_1_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_2_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_3_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_4_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_5_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_6_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_7_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_8_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_9_U  |Stage_R_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_R_U    |Stage_R_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage_I_U    |Stage_R_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |       80|  0|   0|    0| 20480|  640|    20|       655360|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_Stage_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_8        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_I_9        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_8        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage_R_9        |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_1_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_2_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_3_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_4_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_5_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_6_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_6_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_7_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_7_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_8_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stage_8_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_9_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stage_U0_ap_continue         |       and|   0|  0|   2|           1|           1|
    |fft_stage_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_8  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_I_9  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_8  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage_R_9  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 122|          61|          61|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_I_9  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage_R_9  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 180|         40|   20|         40|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_I_9  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage_R_9  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 20|   0|   20|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_streaming|  return value|
|X_R_address0    |  out|   10|   ap_memory|            X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|            X_R|         array|
|X_R_d0          |  out|   32|   ap_memory|            X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|            X_R|         array|
|X_R_we0         |  out|    1|   ap_memory|            X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|            X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|            X_R|         array|
|X_R_d1          |  out|   32|   ap_memory|            X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|            X_R|         array|
|X_R_we1         |  out|    1|   ap_memory|            X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|            X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|            X_I|         array|
|X_I_d0          |  out|   32|   ap_memory|            X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|            X_I|         array|
|X_I_we0         |  out|    1|   ap_memory|            X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|            X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|            X_I|         array|
|X_I_d1          |  out|   32|   ap_memory|            X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|            X_I|         array|
|X_I_we1         |  out|    1|   ap_memory|            X_I|         array|
|OUT_R_address0  |  out|   10|   ap_memory|          OUT_R|         array|
|OUT_R_ce0       |  out|    1|   ap_memory|          OUT_R|         array|
|OUT_R_d0        |  out|   32|   ap_memory|          OUT_R|         array|
|OUT_R_q0        |   in|   32|   ap_memory|          OUT_R|         array|
|OUT_R_we0       |  out|    1|   ap_memory|          OUT_R|         array|
|OUT_R_address1  |  out|   10|   ap_memory|          OUT_R|         array|
|OUT_R_ce1       |  out|    1|   ap_memory|          OUT_R|         array|
|OUT_R_d1        |  out|   32|   ap_memory|          OUT_R|         array|
|OUT_R_q1        |   in|   32|   ap_memory|          OUT_R|         array|
|OUT_R_we1       |  out|    1|   ap_memory|          OUT_R|         array|
|OUT_I_address0  |  out|   10|   ap_memory|          OUT_I|         array|
|OUT_I_ce0       |  out|    1|   ap_memory|          OUT_I|         array|
|OUT_I_d0        |  out|   32|   ap_memory|          OUT_I|         array|
|OUT_I_q0        |   in|   32|   ap_memory|          OUT_I|         array|
|OUT_I_we0       |  out|    1|   ap_memory|          OUT_I|         array|
|OUT_I_address1  |  out|   10|   ap_memory|          OUT_I|         array|
|OUT_I_ce1       |  out|    1|   ap_memory|          OUT_I|         array|
|OUT_I_d1        |  out|   32|   ap_memory|          OUT_I|         array|
|OUT_I_q1        |   in|   32|   ap_memory|          OUT_I|         array|
|OUT_I_we1       |  out|    1|   ap_memory|          OUT_I|         array|
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%Stage_R = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 23 'alloca' 'Stage_R' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%Stage_R_1 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 24 'alloca' 'Stage_R_1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%Stage_R_2 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 25 'alloca' 'Stage_R_2' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%Stage_R_3 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 26 'alloca' 'Stage_R_3' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%Stage_R_4 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 27 'alloca' 'Stage_R_4' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%Stage_R_5 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 28 'alloca' 'Stage_R_5' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%Stage_R_6 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 29 'alloca' 'Stage_R_6' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%Stage_R_7 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 30 'alloca' 'Stage_R_7' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%Stage_R_8 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 31 'alloca' 'Stage_R_8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%Stage_R_9 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 32 'alloca' 'Stage_R_9' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%Stage_I = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 33 'alloca' 'Stage_I' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%Stage_I_1 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 34 'alloca' 'Stage_I_1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%Stage_I_2 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 35 'alloca' 'Stage_I_2' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%Stage_I_3 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 36 'alloca' 'Stage_I_3' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%Stage_I_4 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 37 'alloca' 'Stage_I_4' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%Stage_I_5 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 38 'alloca' 'Stage_I_5' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%Stage_I_6 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 39 'alloca' 'Stage_I_6' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%Stage_I_7 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 40 'alloca' 'Stage_I_7' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%Stage_I_8 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 41 'alloca' 'Stage_I_8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%Stage_I_9 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 42 'alloca' 'Stage_I_9' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln71 = call void @bit_reverse, i32 %X_R, i32 %X_I, i32 %Stage_R, i32 %Stage_I" [fft_baseline/fft.cpp:71]   --->   Operation 43 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln71 = call void @bit_reverse, i32 %X_R, i32 %X_I, i32 %Stage_R, i32 %Stage_I" [fft_baseline/fft.cpp:71]   --->   Operation 44 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage, i32 %Stage_R, i32 %Stage_I, i32 %Stage_R_1, i32 %Stage_I_1" [fft_baseline/fft.cpp:75]   --->   Operation 45 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage, i32 %Stage_R, i32 %Stage_I, i32 %Stage_R_1, i32 %Stage_I_1" [fft_baseline/fft.cpp:75]   --->   Operation 46 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.1, i32 %Stage_R_1, i32 %Stage_I_1, i32 %Stage_R_2, i32 %Stage_I_2, i32 %W_real, i32 %W_imag" [fft_baseline/fft.cpp:75]   --->   Operation 47 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.1, i32 %Stage_R_1, i32 %Stage_I_1, i32 %Stage_R_2, i32 %Stage_I_2, i32 %W_real, i32 %W_imag" [fft_baseline/fft.cpp:75]   --->   Operation 48 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.2, i32 %Stage_R_2, i32 %Stage_I_2, i32 %Stage_R_3, i32 %Stage_I_3, i32 %W_real9, i32 %W_imag1" [fft_baseline/fft.cpp:75]   --->   Operation 49 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.2, i32 %Stage_R_2, i32 %Stage_I_2, i32 %Stage_R_3, i32 %Stage_I_3, i32 %W_real9, i32 %W_imag1" [fft_baseline/fft.cpp:75]   --->   Operation 50 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.3, i32 %Stage_R_3, i32 %Stage_I_3, i32 %Stage_R_4, i32 %Stage_I_4, i32 %W_real10, i32 %W_imag2" [fft_baseline/fft.cpp:75]   --->   Operation 51 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.3, i32 %Stage_R_3, i32 %Stage_I_3, i32 %Stage_R_4, i32 %Stage_I_4, i32 %W_real10, i32 %W_imag2" [fft_baseline/fft.cpp:75]   --->   Operation 52 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.4, i32 %Stage_R_4, i32 %Stage_I_4, i32 %Stage_R_5, i32 %Stage_I_5, i32 %W_real11, i32 %W_imag3" [fft_baseline/fft.cpp:75]   --->   Operation 53 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.4, i32 %Stage_R_4, i32 %Stage_I_4, i32 %Stage_R_5, i32 %Stage_I_5, i32 %W_real11, i32 %W_imag3" [fft_baseline/fft.cpp:75]   --->   Operation 54 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.5, i32 %Stage_R_5, i32 %Stage_I_5, i32 %Stage_R_6, i32 %Stage_I_6, i32 %W_real12, i32 %W_imag4" [fft_baseline/fft.cpp:75]   --->   Operation 55 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.5, i32 %Stage_R_5, i32 %Stage_I_5, i32 %Stage_R_6, i32 %Stage_I_6, i32 %W_real12, i32 %W_imag4" [fft_baseline/fft.cpp:75]   --->   Operation 56 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.6, i32 %Stage_R_6, i32 %Stage_I_6, i32 %Stage_R_7, i32 %Stage_I_7, i32 %W_real13, i32 %W_imag5" [fft_baseline/fft.cpp:75]   --->   Operation 57 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.6, i32 %Stage_R_6, i32 %Stage_I_6, i32 %Stage_R_7, i32 %Stage_I_7, i32 %W_real13, i32 %W_imag5" [fft_baseline/fft.cpp:75]   --->   Operation 58 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.7, i32 %Stage_R_7, i32 %Stage_I_7, i32 %Stage_R_8, i32 %Stage_I_8, i32 %W_real14, i32 %W_imag6" [fft_baseline/fft.cpp:75]   --->   Operation 59 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.7, i32 %Stage_R_7, i32 %Stage_I_7, i32 %Stage_R_8, i32 %Stage_I_8, i32 %W_real14, i32 %W_imag6" [fft_baseline/fft.cpp:75]   --->   Operation 60 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.8, i32 %Stage_R_8, i32 %Stage_I_8, i32 %Stage_R_9, i32 %Stage_I_9, i32 %W_real15, i32 %W_imag7" [fft_baseline/fft.cpp:75]   --->   Operation 61 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.8, i32 %Stage_R_8, i32 %Stage_I_8, i32 %Stage_R_9, i32 %Stage_I_9, i32 %W_real15, i32 %W_imag7" [fft_baseline/fft.cpp:75]   --->   Operation 62 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln77 = call void @fft_stage.9, i32 %Stage_R_9, i32 %Stage_I_9, i32 %OUT_R, i32 %OUT_I, i32 %W_real16, i32 %W_imag8" [fft_baseline/fft.cpp:77]   --->   Operation 63 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln66 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [fft_baseline/fft.cpp:66]   --->   Operation 64 'specdataflowpipeline' 'specdataflowpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fft_baseline/fft.cpp:64]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fft_stage.9, i32 %Stage_R_9, i32 %Stage_I_9, i32 %OUT_R, i32 %OUT_I, i32 %W_real16, i32 %W_imag8" [fft_baseline/fft.cpp:77]   --->   Operation 74 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [fft_baseline/fft.cpp:78]   --->   Operation 75 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage_R                   (alloca              ) [ 00111000000000000000000]
Stage_R_1                 (alloca              ) [ 00111110000000000000000]
Stage_R_2                 (alloca              ) [ 00111111100000000000000]
Stage_R_3                 (alloca              ) [ 00111111111000000000000]
Stage_R_4                 (alloca              ) [ 00111111111110000000000]
Stage_R_5                 (alloca              ) [ 00111111111111100000000]
Stage_R_6                 (alloca              ) [ 00111111111111111000000]
Stage_R_7                 (alloca              ) [ 00111111111111111110000]
Stage_R_8                 (alloca              ) [ 00111111111111111111100]
Stage_R_9                 (alloca              ) [ 00111111111111111111111]
Stage_I                   (alloca              ) [ 00111000000000000000000]
Stage_I_1                 (alloca              ) [ 00111110000000000000000]
Stage_I_2                 (alloca              ) [ 00111111100000000000000]
Stage_I_3                 (alloca              ) [ 00111111111000000000000]
Stage_I_4                 (alloca              ) [ 00111111111110000000000]
Stage_I_5                 (alloca              ) [ 00111111111111100000000]
Stage_I_6                 (alloca              ) [ 00111111111111111000000]
Stage_I_7                 (alloca              ) [ 00111111111111111110000]
Stage_I_8                 (alloca              ) [ 00111111111111111111100]
Stage_I_9                 (alloca              ) [ 00111111111111111111111]
call_ln71                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
call_ln75                 (call                ) [ 00000000000000000000000]
specdataflowpipeline_ln66 (specdataflowpipeline) [ 00000000000000000000000]
spectopmodule_ln64        (spectopmodule       ) [ 00000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specinterface_ln0         (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
call_ln77                 (call                ) [ 00000000000000000000000]
ret_ln78                  (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_real9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_imag1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_real10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_imag2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W_real12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W_imag4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W_real13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="W_imag5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_real15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="W_imag7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="W_real16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_imag8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="Stage_R_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Stage_R_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Stage_R_2_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Stage_R_3_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Stage_R_4_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Stage_R_5_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Stage_R_6_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Stage_R_7_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Stage_R_8_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_8/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Stage_R_9_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_R_9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Stage_I_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Stage_I_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Stage_I_2_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Stage_I_3_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Stage_I_4_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Stage_I_5_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Stage_I_6_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Stage_I_7_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Stage_I_8_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Stage_I_9_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage_I_9/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_bit_reverse_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fft_stage_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fft_stage_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="32" slack="0"/>
<pin id="193" dir="0" index="6" bw="32" slack="0"/>
<pin id="194" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fft_stage_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="32" slack="0"/>
<pin id="205" dir="0" index="6" bw="32" slack="0"/>
<pin id="206" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fft_stage_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="32" slack="0"/>
<pin id="217" dir="0" index="6" bw="32" slack="0"/>
<pin id="218" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fft_stage_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="0"/>
<pin id="229" dir="0" index="6" bw="32" slack="0"/>
<pin id="230" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fft_stage_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="0"/>
<pin id="242" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fft_stage_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="0"/>
<pin id="253" dir="0" index="6" bw="32" slack="0"/>
<pin id="254" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fft_stage_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="32" slack="0"/>
<pin id="265" dir="0" index="6" bw="32" slack="0"/>
<pin id="266" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/17 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fft_stage_8_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="5" bw="32" slack="0"/>
<pin id="277" dir="0" index="6" bw="32" slack="0"/>
<pin id="278" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/19 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fft_stage_9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="3" bw="32" slack="0"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="0"/>
<pin id="289" dir="0" index="6" bw="32" slack="0"/>
<pin id="290" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="86" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="126" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="234" pin=6"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="282" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {21 22 }
	Port: OUT_I | {21 22 }
 - Input state : 
	Port: fft_streaming : X_R | {1 2 }
	Port: fft_streaming : X_I | {1 2 }
	Port: fft_streaming : W_real | {5 6 }
	Port: fft_streaming : W_imag | {5 6 }
	Port: fft_streaming : W_real9 | {7 8 }
	Port: fft_streaming : W_imag1 | {7 8 }
	Port: fft_streaming : W_real10 | {9 10 }
	Port: fft_streaming : W_imag2 | {9 10 }
	Port: fft_streaming : W_real11 | {11 12 }
	Port: fft_streaming : W_imag3 | {11 12 }
	Port: fft_streaming : W_real12 | {13 14 }
	Port: fft_streaming : W_imag4 | {13 14 }
	Port: fft_streaming : W_real13 | {15 16 }
	Port: fft_streaming : W_imag5 | {15 16 }
	Port: fft_streaming : W_real14 | {17 18 }
	Port: fft_streaming : W_imag6 | {17 18 }
	Port: fft_streaming : W_real15 | {19 20 }
	Port: fft_streaming : W_imag7 | {19 20 }
	Port: fft_streaming : W_real16 | {21 22 }
	Port: fft_streaming : W_imag8 | {21 22 }
  - Chain level:
	State 1
		call_ln71 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          | grp_bit_reverse_fu_166 |    0    |   3.68  |   245   |   112   |
|          |  grp_fft_stage_fu_178  |    18   |   2.76  |   1891  |   1610  |
|          | grp_fft_stage_1_fu_186 |    24   |   6.44  |   2304  |   1909  |
|          | grp_fft_stage_2_fu_198 |    24   |   6.44  |   2304  |   1909  |
|          | grp_fft_stage_3_fu_210 |    24   |   6.44  |   2304  |   1909  |
|   call   | grp_fft_stage_4_fu_222 |    24   |   6.44  |   2304  |   1908  |
|          | grp_fft_stage_5_fu_234 |    24   |   6.44  |   2304  |   1907  |
|          | grp_fft_stage_6_fu_246 |    24   |   6.44  |   2304  |   1908  |
|          | grp_fft_stage_7_fu_258 |    24   |   6.44  |   2304  |   1906  |
|          | grp_fft_stage_8_fu_270 |    24   |   6.44  |   2304  |   1905  |
|          | grp_fft_stage_9_fu_282 |    24   |   6.44  |   2283  |   1846  |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |   234   |   64.4  |  22851  |  18829  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| Stage_I |    4   |    0   |    0   |    0   |
|Stage_I_1|    4   |    0   |    0   |    0   |
|Stage_I_2|    4   |    0   |    0   |    0   |
|Stage_I_3|    4   |    0   |    0   |    0   |
|Stage_I_4|    4   |    0   |    0   |    0   |
|Stage_I_5|    4   |    0   |    0   |    0   |
|Stage_I_6|    4   |    0   |    0   |    0   |
|Stage_I_7|    4   |    0   |    0   |    0   |
|Stage_I_8|    4   |    0   |    0   |    0   |
|Stage_I_9|    4   |    0   |    0   |    0   |
| Stage_R |    4   |    0   |    0   |    0   |
|Stage_R_1|    4   |    0   |    0   |    0   |
|Stage_R_2|    4   |    0   |    0   |    0   |
|Stage_R_3|    4   |    0   |    0   |    0   |
|Stage_R_4|    4   |    0   |    0   |    0   |
|Stage_R_5|    4   |    0   |    0   |    0   |
|Stage_R_6|    4   |    0   |    0   |    0   |
|Stage_R_7|    4   |    0   |    0   |    0   |
|Stage_R_8|    4   |    0   |    0   |    0   |
|Stage_R_9|    4   |    0   |    0   |    0   |
|  W_imag |    1   |    0   |    0   |    -   |
| W_imag1 |    1   |    0   |    0   |    -   |
| W_imag2 |    1   |    0   |    0   |    -   |
| W_imag3 |    1   |    0   |    0   |    -   |
| W_imag4 |    1   |    0   |    0   |    -   |
| W_imag5 |    1   |    0   |    0   |    -   |
| W_imag6 |    1   |    0   |    0   |    -   |
| W_imag7 |    1   |    0   |    0   |    -   |
| W_imag8 |    1   |    0   |    0   |    -   |
|  W_real |    1   |    0   |    0   |    -   |
| W_real10|    1   |    0   |    0   |    -   |
| W_real11|    1   |    0   |    0   |    -   |
| W_real12|    1   |    0   |    0   |    -   |
| W_real13|    1   |    0   |    0   |    -   |
| W_real14|    1   |    0   |    0   |    -   |
| W_real15|    1   |    0   |    0   |    -   |
| W_real16|    1   |    0   |    0   |    -   |
| W_real9 |    1   |    0   |    0   |    -   |
+---------+--------+--------+--------+--------+
|  Total  |   98   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   234  |   64   |  22851 |  18829 |    -   |
|   Memory  |   98   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   98   |   234  |   64   |  22851 |  18829 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
