{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 09:51:06 2016 " "Info: Processing started: Mon Nov 28 09:51:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sbor -c sbor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sbor -c sbor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chanel_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file chanel_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chanel_block " "Info: Found entity 1: chanel_block" {  } { { "chanel_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/chanel_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compare_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_1-compare_1_arch " "Info: Found design unit 1: compare_1-compare_1_arch" {  } { { "compare_1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/compare_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compare_1 " "Info: Found entity 1: compare_1" {  } { { "compare_1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/compare_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_rx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part_rx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part_RX " "Info: Found entity 1: part_RX" {  } { { "part_RX.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/part_RX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_not_work.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file gate_not_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gate_not_work " "Info: Found entity 1: gate_not_work" {  } { { "gate_not_work.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/gate_not_work.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_part.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_part " "Info: Found entity 1: main_part" {  } { { "main_part.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_part.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/pll.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Info: Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_compare3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_compare3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dreb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dreb-dreb_arch " "Info: Found design unit 1: dreb-dreb_arch" {  } { { "dreb.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/dreb.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dreb " "Info: Found entity 1: dreb" {  } { { "dreb.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/dreb.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front-front_arch " "Info: Found design unit 1: front-front_arch" {  } { { "front.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/front.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 front " "Info: Found entity 1: front" {  } { { "front.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/front.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-ar_arch " "Info: Found design unit 1: ar-ar_arch" {  } { { "ar.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/ar.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/ar.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_block-main_block_arch " "Info: Found design unit 1: main_block-main_block_arch" {  } { { "main_block.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_block.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main_block " "Info: Found entity 1: main_block" {  } { { "main_block.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_bus-memory_bus_arch " "Info: Found design unit 1: memory_bus-memory_bus_arch" {  } { { "memory_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/memory_bus.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_bus " "Info: Found entity 1: memory_bus" {  } { { "memory_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/memory_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file threshold.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold-threshold_arch " "Info: Found design unit 1: threshold-threshold_arch" {  } { { "threshold.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/threshold.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Info: Found entity 1: threshold" {  } { { "threshold.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/threshold.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slave-slave_arch " "Info: Found design unit 1: slave-slave_arch" {  } { { "slave.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/slave.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 slave " "Info: Found entity 1: slave" {  } { { "slave.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/slave.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_SPI-reset_SPI_arch " "Info: Found design unit 1: reset_SPI-reset_SPI_arch" {  } { { "reset_SPI.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/reset_SPI.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_SPI " "Info: Found entity 1: reset_SPI" {  } { { "reset_SPI.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/reset_SPI.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_inv0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_inv0-SYN " "Info: Found design unit 1: lpm_inv0-SYN" {  } { { "lpm_inv0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_inv0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "lpm_inv0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_inv0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file res_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 res_block " "Info: Found entity 1: res_block" {  } { { "res_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/res_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-test2_arch " "Info: Found design unit 1: test2-test2_arch" {  } { { "test2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/test2.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Info: Found entity 1: test2" {  } { { "test2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/test2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdvig.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdvig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdvig-sdvig_arch " "Info: Found design unit 1: sdvig-sdvig_arch" {  } { { "sdvig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/sdvig.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdvig " "Info: Found entity 1: sdvig" {  } { { "sdvig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/sdvig.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-lut_arch " "Info: Found design unit 1: lut-lut_arch" {  } { { "lut.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lut.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lut " "Info: Found entity 1: lut" {  } { { "lut.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lut.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lut_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lut_block " "Info: Found entity 1: lut_block" {  } { { "lut_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lut_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file look.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look-look_arch " "Info: Found design unit 1: look-look_arch" {  } { { "look.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/look.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 look " "Info: Found entity 1: look" {  } { { "look.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/look.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file look_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 look_block " "Info: Found entity 1: look_block" {  } { { "look_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/look_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_interrupt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mask_interrupt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mask_interrupt " "Info: Found entity 1: mask_interrupt" {  } { { "mask_interrupt.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/mask_interrupt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file front1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front1-front1_arch " "Info: Found design unit 1: front1-front1_arch" {  } { { "front1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/front1.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 front1 " "Info: Found entity 1: front1" {  } { { "front1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/front1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Info: Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/test1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux1.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fpga_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_bus-fpga_bus_arch " "Info: Found design unit 1: fpga_bus-fpga_bus_arch" {  } { { "fpga_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/fpga_bus.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fpga_bus " "Info: Found entity 1: fpga_bus" {  } { { "fpga_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/fpga_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-div_arch " "Info: Found design unit 1: div-div_arch" {  } { { "div.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Info: Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mult0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Info: Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mult0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div100.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div100-div100_arch " "Info: Found design unit 1: div100-div100_arch" {  } { { "div100.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div100.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div100 " "Info: Found entity 1: div100" {  } { { "div100.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div100.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10000.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div10000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div10000-div10000_arch " "Info: Found design unit 1: div10000-div10000_arch" {  } { { "div10000.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div10000.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div10000 " "Info: Found entity 1: div10000" {  } { { "div10000.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/div10000.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mil-mil_arch " "Info: Found design unit 1: mil-mil_arch" {  } { { "mil.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/mil.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mil " "Info: Found entity 1: mil" {  } { { "mil.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/mil.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_block " "Info: Found entity 1: ROM_block" {  } { { "ROM_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/ROM_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info: Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mem-SYN " "Info: Found design unit 1: rom_mem-SYN" {  } { { "rom_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/rom_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Info: Found entity 1: rom_mem" {  } { { "rom_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/rom_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghelp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ghelp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghelp-ghelp_arch " "Info: Found design unit 1: ghelp-ghelp_arch" {  } { { "ghelp.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/ghelp.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ghelp " "Info: Found entity 1: ghelp" {  } { { "ghelp.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/ghelp.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Info: Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_counter4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-count_arch " "Info: Found design unit 1: count-count_arch" {  } { { "count.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/count.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file manchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester-manchester_arch " "Info: Found design unit 1: manchester-manchester_arch" {  } { { "manchester.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/manchester.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester " "Info: Found entity 1: manchester" {  } { { "manchester.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/manchester.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_mch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part_mch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part_MCH " "Info: Found entity 1: part_MCH" {  } { { "part_MCH.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/part_MCH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stopor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopOR " "Info: Found entity 1: stopOR" {  } { { "stopOR.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/stopOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file del_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 del_f-del_f_arch " "Info: Found design unit 1: del_f-del_f_arch" {  } { { "del_f.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/del_f.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 del_f " "Info: Found entity 1: del_f" {  } { { "del_f.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/del_f.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_del.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part_del.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part_DEL " "Info: Found entity 1: Part_DEL" {  } { { "Part_DEL.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/Part_DEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_constant0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/timer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delitelf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delitelf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delitelF-delitelF_arch " "Info: Found design unit 1: delitelF-delitelF_arch" {  } { { "delitelF.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/delitelF.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 delitelF " "Info: Found entity 1: delitelF" {  } { { "delitelF.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/delitelF.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_timer_20.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_timer_20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_timer_20 " "Info: Found entity 1: Block_timer_20" {  } { { "Block_timer_20.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/Block_timer_20.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file process_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 process_mem-process_mem_arch " "Info: Found design unit 1: process_mem-process_mem_arch" {  } { { "process_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/process_mem.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 process_mem " "Info: Found entity 1: process_mem" {  } { { "process_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/process_mem.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_procmem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_procmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_procmem " "Info: Found entity 1: test_procmem" {  } { { "test_procmem.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/test_procmem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file get_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_mem-get_mem_arch " "Info: Found design unit 1: get_mem-get_mem_arch" {  } { { "get_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/get_mem.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 get_mem " "Info: Found entity 1: get_mem" {  } { { "get_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/get_mem.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_read.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file process_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 process_read-process_read_arch " "Info: Found design unit 1: process_read-process_read_arch" {  } { { "process_read.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/process_read.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 process_read " "Info: Found entity 1: process_read" {  } { { "process_read.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/process_read.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_gate-SYN " "Info: Found design unit 1: lpm_or_gate-SYN" {  } { { "lpm_or_gate.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_or_gate.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_gate " "Info: Found entity 1: lpm_or_gate" {  } { { "lpm_or_gate.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/lpm_or_gate.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_17_20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_17_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_17_20-SYN " "Info: Found design unit 1: or_17_20-SYN" {  } { { "or_17_20.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/or_17_20.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_17_20 " "Info: Found entity 1: or_17_20" {  } { { "or_17_20.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/or_17_20.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16_7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_16_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16_7-SYN " "Info: Found design unit 1: or_16_7-SYN" {  } { { "or_16_7.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/or_16_7.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16_7 " "Info: Found entity 1: or_16_7" {  } { { "or_16_7.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/or_16_7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dac_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_Block " "Info: Found entity 1: DAC_Block" {  } { { "DAC_Block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/DAC_Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SS ss spi.v(5) " "Info (10281): Verilog HDL Declaration information at spi.v(5): object \"SS\" differs only in case from object \"ss\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCLK sclk spi.v(5) " "Info (10281): Verilog HDL Declaration information at spi.v(5): object \"SCLK\" differs only in case from object \"sclk\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOSI mosi spi.v(5) " "Info (10281): Verilog HDL Declaration information at spi.v(5): object \"MOSI\" differs only in case from object \"mosi\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/spi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_dig.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_dig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_dig-arch " "Info: Found design unit 1: decoder_dig-arch" {  } { { "decoder_dig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/decoder_dig.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_dig " "Info: Found entity 1: decoder_dig" {  } { { "decoder_dig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/decoder_dig.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_part " "Info: Elaborating entity \"main_part\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst6 " "Warning: Primitive \"VCC\" of instance \"inst6\" not used" {  } { { "main_part.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_part.bdf" { { 96 -432 -400 112 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_dig decoder_dig:inst " "Info: Elaborating entity \"decoder_dig\" for hierarchy \"decoder_dig:inst\"" {  } { { "main_part.bdf" "inst" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_part.bdf" { { 32 -184 -40 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "main_part.bdf" "inst1" { Schematic "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/main_part.bdf" { { -112 -480 -232 64 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/pll.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/pll.vhd" 141 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Info: Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Info: Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Info: Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/pll.vhd" 141 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll2 " "Info: Found entity 1: pll_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/db/pll_altpll2.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll2 pll:inst1\|altpll:altpll_component\|pll_altpll2:auto_generated " "Info: Elaborating entity \"pll_altpll2\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Info: Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "853 " "Info: Implemented 853 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/sbor.map.smsg " "Info: Generated suppressed messages file C:/SBOR5/SBOR5_FPGA преобразователь DI_OO/sbor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 09:51:14 2016 " "Info: Processing ended: Mon Nov 28 09:51:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
