
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _102_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     2    0.003860    0.022585    0.012613    2.012613 v rst (in)
                                                         rst (net)
                      0.022585    0.000000    2.012613 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.007052    0.093867    0.175601    2.188214 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.093869    0.000583    2.188796 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.112696    0.219524    0.390072    2.578869 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.223629    0.024004    2.602872 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.054189    0.141977    0.410207    3.013080 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.142038    0.002768    3.015848 v _078_/A (sky130_fd_sc_hd__inv_2)
     1    0.006652    0.071277    0.117266    3.133114 ^ _078_/Y (sky130_fd_sc_hd__inv_2)
                                                         _031_ (net)
                      0.071281    0.000549    3.133663 ^ _102_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.133663   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     2    0.073558    0.531247    0.379646   10.379646 ^ clk (in)
                                                         clk (net)
                      0.533486    0.000000   10.379646 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076518    0.147464    0.482053   10.861698 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.147548    0.002179   10.863877 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.121011    0.207729    0.364255   11.228132 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.208070    0.007054   11.235187 ^ _102_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.985187   clock uncertainty
                                  0.000000   10.985187   clock reconvergence pessimism
                                  0.508085   11.493271   library recovery time
                                             11.493271   data required time
---------------------------------------------------------------------------------------------
                                             11.493271   data required time
                                             -3.133663   data arrival time
---------------------------------------------------------------------------------------------
                                              8.359608   slack (MET)


Startpoint: _087_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.073558    0.531247    0.379645    0.379645 ^ clk (in)
                                                         clk (net)
                      0.533486    0.000000    0.379645 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.076518    0.147464    0.482053    0.861698 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.151237    0.018320    0.880018 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.101546    0.179198    0.348877    1.228895 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.181601    0.016477    1.245372 ^ _087_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.005128    0.096533    0.809712    2.055084 v _087_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net7 (net)
                      0.096533    0.000374    2.055459 v output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034454    0.166889    0.357084    2.412542 v output7/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[14] (net)
                      0.166902    0.001613    2.414156 v sine_out[14] (out)
                                              2.414156   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.414156   data arrival time
---------------------------------------------------------------------------------------------
                                              5.335844   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     31    -21 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     25    -15 (VIOLATED)
fanout20/X                               10     21    -11 (VIOLATED)
_043_/X                                  10     15     -5 (VIOLATED)
_089_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
