{"vcs1":{"timestamp_begin":1700137467.873489278, "rt":8.34, "ut":7.48, "st":0.54}}
{"vcselab":{"timestamp_begin":1700137476.296517809, "rt":1.22, "ut":0.39, "st":0.18}}
{"link":{"timestamp_begin":1700137477.606721185, "rt":0.44, "ut":0.15, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700137467.302589359}
{"VCS_COMP_START_TIME": 1700137467.302589359}
{"VCS_COMP_END_TIME": 1700137485.848134122}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369508}}
{"stitch_vcselab": {"peak_mem": 239996}}
