Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 28 18:31:58 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file axi_stream_wrapper_timing_summary_routed.rpt -pb axi_stream_wrapper_timing_summary_routed.pb -rpx axi_stream_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : axi_stream_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.694        0.000                      0                 1269        0.106        0.000                      0                 1269        3.500        0.000                       0                   696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.694        0.000                      0                 1265        0.106        0.000                      0                 1265        3.500        0.000                       0                   696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.437        0.000                      0                    4        0.797        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.138ns (18.289%)  route 5.084ns (81.711%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 12.364 - 8.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.721     4.944    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.462 r  AES/INST_IS_REG/Q_reg[10]/Q
                         net (fo=34, routed)          1.838     7.300    AES/INST_IS_REG/ip_ciphertext_buf_reg[1][2]
    SLICE_X23Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  AES/INST_IS_REG/g2_b7__0/O
                         net (fo=1, routed)           0.635     8.059    AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q_reg[8]_28
    SLICE_X23Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.183 r  AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q[36]_i_5/O
                         net (fo=12, routed)          1.451     9.634    AES/INST_IS_REG/subbytes_out[15]
    SLICE_X28Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.758 r  AES/INST_IS_REG/Q[32]_i_4/O
                         net (fo=1, routed)           0.502    10.260    AES/INST_IS_REG/Q[32]_i_4_n_0
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.384 r  AES/INST_IS_REG/Q[32]_i_2/O
                         net (fo=1, routed)           0.659    11.042    AES/INST_KEY_REG/addRoundKey_in[32]
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  AES/INST_KEY_REG/Q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    11.166    AES/INST_IS_REG/IS_IN[32]
    SLICE_X34Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.482    12.364    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[32]/C
                         clock pessimism              0.455    12.819    
                         clock uncertainty           -0.035    12.784    
    SLICE_X34Y67         FDRE (Setup_fdre_C_D)        0.077    12.861    AES/INST_IS_REG/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.076ns (17.793%)  route 4.971ns (82.207%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.741     4.964    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  AES/INST_IS_REG/Q_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  AES/INST_IS_REG/Q_reg[89]/Q
                         net (fo=34, routed)          1.558     6.978    AES/INST_IS_REG/ip_ciphertext_buf_reg[3][17]
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  AES/INST_IS_REG/g2_b4__10/O
                         net (fo=2, routed)           0.795     7.897    AES/INST_SBOX_LAYER/subbytes_gen[11].inst_subbytes/Q_reg[88]_16
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  AES/INST_SBOX_LAYER/subbytes_gen[11].inst_subbytes/Q[36]_i_4/O
                         net (fo=5, routed)           1.577     9.598    AES/INST_IS_REG/subbytes_out[92]
    SLICE_X27Y70         LUT6 (Prop_lut6_I1_O)        0.124     9.722 r  AES/INST_IS_REG/Q[101]_i_4/O
                         net (fo=1, routed)           0.548    10.271    AES/INST_IS_REG/Q[101]_i_4_n_0
    SLICE_X27Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.395 r  AES/INST_IS_REG/Q[101]_i_2/O
                         net (fo=1, routed)           0.493    10.887    AES/INST_KEY_REG/addRoundKey_in[101]
    SLICE_X31Y73         LUT4 (Prop_lut4_I1_O)        0.124    11.011 r  AES/INST_KEY_REG/Q[101]_i_1__0/O
                         net (fo=1, routed)           0.000    11.011    AES/INST_IS_REG/IS_IN[101]
    SLICE_X31Y73         FDRE                                         r  AES/INST_IS_REG/Q_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.474    12.356    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  AES/INST_IS_REG/Q_reg[101]/C
                         clock pessimism              0.455    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.029    12.805    AES/INST_IS_REG/Q_reg[101]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.138ns (18.841%)  route 4.902ns (81.159%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.721     4.944    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.462 r  AES/INST_IS_REG/Q_reg[10]/Q
                         net (fo=34, routed)          1.845     7.307    AES/INST_IS_REG/ip_ciphertext_buf_reg[1][2]
    SLICE_X22Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  AES/INST_IS_REG/g0_b2__0/O
                         net (fo=1, routed)           0.670     8.101    AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q_reg[8]_10
    SLICE_X22Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q[35]_i_4/O
                         net (fo=6, routed)           1.337     9.562    AES/INST_IS_REG/subbytes_out[10]
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.686 r  AES/INST_IS_REG/Q[34]_i_4/O
                         net (fo=1, routed)           0.402    10.089    AES/INST_IS_REG/Q[34]_i_4_n_0
    SLICE_X29Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.213 r  AES/INST_IS_REG/Q[34]_i_2/O
                         net (fo=1, routed)           0.647    10.860    AES/INST_KEY_REG/addRoundKey_in[34]
    SLICE_X35Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.984 r  AES/INST_KEY_REG/Q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    10.984    AES/INST_IS_REG/IS_IN[34]
    SLICE_X35Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.480    12.362    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[34]/C
                         clock pessimism              0.455    12.817    
                         clock uncertainty           -0.035    12.782    
    SLICE_X35Y68         FDRE (Setup_fdre_C_D)        0.029    12.811    AES/INST_IS_REG/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.076ns (17.395%)  route 5.110ns (82.605%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.650     4.873    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  AES/INST_IS_REG/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  AES/INST_IS_REG/Q_reg[1]/Q
                         net (fo=34, routed)          1.639     6.968    AES/INST_IS_REG/ip_ciphertext_buf_reg[0][1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.092 r  AES/INST_IS_REG/g1_b6/O
                         net (fo=1, routed)           1.010     8.102    AES/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/Q_reg[0]_25
    SLICE_X31Y61         LUT6 (Prop_lut6_I3_O)        0.124     8.226 r  AES/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/Q[30]_i_3/O
                         net (fo=6, routed)           1.383     9.609    AES/INST_IS_REG/subbytes_out[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  AES/INST_IS_REG/Q[63]_i_4/O
                         net (fo=1, routed)           0.643    10.375    AES/INST_IS_REG/Q[63]_i_4_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  AES/INST_IS_REG/Q[63]_i_2/O
                         net (fo=1, routed)           0.435    10.935    AES/INST_KEY_REG/addRoundKey_in[63]
    SLICE_X41Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.059 r  AES/INST_KEY_REG/Q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    11.059    AES/INST_IS_REG/IS_IN[63]
    SLICE_X41Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.556    12.438    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[63]/C
                         clock pessimism              0.455    12.893    
                         clock uncertainty           -0.035    12.858    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.032    12.890    AES/INST_IS_REG/Q_reg[63]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.842ns (13.902%)  route 5.215ns (86.098%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 12.360 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  AES/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.915     6.300    AES/INST_IS_REG/out[1]
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.299     6.599 r  AES/INST_IS_REG/FSM_sequential_current_state[1]_i_3/O
                         net (fo=257, routed)         4.299    10.899    AES/INST_KEY_REG/FSM_sequential_current_state_reg[1]
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.124    11.023 r  AES/INST_KEY_REG/Q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.023    AES/INST_IS_REG/IS_IN[21]
    SLICE_X34Y71         FDRE                                         r  AES/INST_IS_REG/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.478    12.360    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  AES/INST_IS_REG/Q_reg[21]/C
                         clock pessimism              0.455    12.815    
                         clock uncertainty           -0.035    12.780    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.077    12.857    AES/INST_IS_REG/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.842ns (13.925%)  route 5.205ns (86.075%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 12.360 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  AES/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.915     6.300    AES/INST_IS_REG/out[1]
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.299     6.599 r  AES/INST_IS_REG/FSM_sequential_current_state[1]_i_3/O
                         net (fo=257, routed)         4.289    10.889    AES/INST_KEY_REG/FSM_sequential_current_state_reg[1]
    SLICE_X34Y71         LUT5 (Prop_lut5_I1_O)        0.124    11.013 r  AES/INST_KEY_REG/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    11.013    AES/INST_KEY_REG/KEY_REG_IN[22]
    SLICE_X34Y71         FDRE                                         r  AES/INST_KEY_REG/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.478    12.360    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  AES/INST_KEY_REG/Q_reg[22]/C
                         clock pessimism              0.455    12.815    
                         clock uncertainty           -0.035    12.780    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.081    12.861    AES/INST_KEY_REG/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.076ns (17.396%)  route 5.109ns (82.604%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 12.445 - 8.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.650     4.873    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  AES/INST_IS_REG/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  AES/INST_IS_REG/Q_reg[1]/Q
                         net (fo=34, routed)          1.639     6.968    AES/INST_IS_REG/ip_ciphertext_buf_reg[0][1]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.092 r  AES/INST_IS_REG/g1_b6/O
                         net (fo=1, routed)           1.010     8.102    AES/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/Q_reg[0]_25
    SLICE_X31Y61         LUT6 (Prop_lut6_I3_O)        0.124     8.226 r  AES/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/Q[30]_i_3/O
                         net (fo=6, routed)           1.446     9.672    AES/INST_IS_REG/subbytes_out[6]
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.796 r  AES/INST_IS_REG/Q[126]_i_4/O
                         net (fo=1, routed)           0.569    10.365    AES/INST_IS_REG/Q[126]_i_4_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.489 r  AES/INST_IS_REG/Q[126]_i_2/O
                         net (fo=1, routed)           0.445    10.934    AES/INST_KEY_REG/addRoundKey_in[126]
    SLICE_X38Y59         LUT4 (Prop_lut4_I1_O)        0.124    11.058 r  AES/INST_KEY_REG/Q[126]_i_1__0/O
                         net (fo=1, routed)           0.000    11.058    AES/INST_IS_REG/IS_IN[126]
    SLICE_X38Y59         FDRE                                         r  AES/INST_IS_REG/Q_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.563    12.445    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  AES/INST_IS_REG/Q_reg[126]/C
                         clock pessimism              0.455    12.900    
                         clock uncertainty           -0.035    12.865    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.079    12.944    AES/INST_IS_REG/Q_reg[126]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 1.138ns (18.817%)  route 4.910ns (81.183%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 12.439 - 8.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.721     4.944    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.462 r  AES/INST_IS_REG/Q_reg[10]/Q
                         net (fo=34, routed)          1.816     7.278    AES/INST_IS_REG/ip_ciphertext_buf_reg[1][2]
    SLICE_X23Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.402 r  AES/INST_IS_REG/g1_b6__0/O
                         net (fo=1, routed)           0.670     8.073    AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q_reg[8]_25
    SLICE_X23Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.197 r  AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q[6]_i_3/O
                         net (fo=6, routed)           1.126     9.323    AES/INST_IS_REG/subbytes_out[14]
    SLICE_X27Y70         LUT6 (Prop_lut6_I1_O)        0.124     9.447 r  AES/INST_IS_REG/Q[39]_i_4/O
                         net (fo=1, routed)           0.434     9.881    AES/INST_IS_REG/Q[39]_i_4_n_0
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.005 r  AES/INST_IS_REG/Q[39]_i_2/O
                         net (fo=1, routed)           0.863    10.868    AES/INST_KEY_REG/addRoundKey_in[39]
    SLICE_X36Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.992 r  AES/INST_KEY_REG/Q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    10.992    AES/INST_IS_REG/IS_IN[39]
    SLICE_X36Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.557    12.439    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[39]/C
                         clock pessimism              0.492    12.931    
                         clock uncertainty           -0.035    12.896    
    SLICE_X36Y67         FDRE (Setup_fdre_C_D)        0.031    12.927    AES/INST_IS_REG/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.138ns (19.220%)  route 4.783ns (80.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 12.367 - 8.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.721     4.944    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.462 r  AES/INST_IS_REG/Q_reg[10]/Q
                         net (fo=34, routed)          1.816     7.278    AES/INST_IS_REG/ip_ciphertext_buf_reg[1][2]
    SLICE_X23Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.402 r  AES/INST_IS_REG/g1_b6__0/O
                         net (fo=1, routed)           0.670     8.073    AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q_reg[8]_25
    SLICE_X23Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.197 r  AES/INST_SBOX_LAYER/subbytes_gen[1].inst_subbytes/Q[6]_i_3/O
                         net (fo=6, routed)           1.095     9.291    AES/INST_IS_REG/subbytes_out[14]
    SLICE_X27Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.415 r  AES/INST_IS_REG/Q[70]_i_4/O
                         net (fo=1, routed)           0.614    10.030    AES/INST_IS_REG/Q[70]_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.154 r  AES/INST_IS_REG/Q[70]_i_2/O
                         net (fo=1, routed)           0.587    10.741    AES/INST_KEY_REG/addRoundKey_in[70]
    SLICE_X33Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.865 r  AES/INST_KEY_REG/Q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.865    AES/INST_IS_REG/IS_IN[70]
    SLICE_X33Y64         FDRE                                         r  AES/INST_IS_REG/Q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.485    12.367    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  AES/INST_IS_REG/Q_reg[70]/C
                         clock pessimism              0.455    12.822    
                         clock uncertainty           -0.035    12.787    
    SLICE_X33Y64         FDRE (Setup_fdre_C_D)        0.029    12.816    AES/INST_IS_REG/Q_reg[70]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 AES/INST_IS_REG/Q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.076ns (18.287%)  route 4.808ns (81.713%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 12.365 - 8.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.730     4.953    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     5.409 r  AES/INST_IS_REG/Q_reg[48]/Q
                         net (fo=34, routed)          1.910     7.319    AES/INST_IS_REG/ip_ciphertext_buf_reg[2][8]
    SLICE_X24Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.443 r  AES/INST_IS_REG/g0_b7__5/O
                         net (fo=1, routed)           0.689     8.133    AES/INST_SBOX_LAYER/subbytes_gen[6].inst_subbytes/Q_reg[48]_30
    SLICE_X24Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.257 r  AES/INST_SBOX_LAYER/subbytes_gen[6].inst_subbytes/Q[39]_i_3/O
                         net (fo=9, routed)           1.173     9.429    AES/INST_IS_REG/subbytes_out[55]
    SLICE_X27Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.553 r  AES/INST_IS_REG/Q[65]_i_5/O
                         net (fo=2, routed)           0.448    10.001    AES/INST_IS_REG/Q[65]_i_5_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  AES/INST_IS_REG/Q[65]_i_2/O
                         net (fo=1, routed)           0.588    10.713    AES/INST_KEY_REG/addRoundKey_in[65]
    SLICE_X33Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.837 r  AES/INST_KEY_REG/Q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    10.837    AES/INST_IS_REG/IS_IN[65]
    SLICE_X33Y66         FDRE                                         r  AES/INST_IS_REG/Q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.483    12.365    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  AES/INST_IS_REG/Q_reg[65]/C
                         clock pessimism              0.455    12.820    
                         clock uncertainty           -0.035    12.785    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)        0.029    12.814    AES/INST_IS_REG/Q_reg[65]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_key_buf_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     1.478    ACLK_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ip_key_buf_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ip_key_buf_reg[0][6]/Q
                         net (fo=1, routed)           0.054     1.673    AES/INST_KEY_REG/key_in[6]
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  AES/INST_KEY_REG/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.718    AES/INST_KEY_REG/KEY_REG_IN[6]
    SLICE_X34Y72         FDRE                                         r  AES/INST_KEY_REG/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.818     1.994    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  AES/INST_KEY_REG/Q_reg[6]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     1.612    AES/INST_KEY_REG/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.584     1.511    ACLK_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  ip_plaintext_buf_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ip_plaintext_buf_reg[3][11]/Q
                         net (fo=1, routed)           0.058     1.710    AES/INST_KEY_REG/plaintext_in[107]
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  AES/INST_KEY_REG/Q[59]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    AES/INST_IS_REG/IS_IN[59]
    SLICE_X40Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.852     2.028    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[59]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092     1.616    AES/INST_IS_REG/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     1.478    ACLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  ip_plaintext_buf_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ip_plaintext_buf_reg[2][5]/Q
                         net (fo=1, routed)           0.087     1.706    AES/INST_KEY_REG/plaintext_in[69]
    SLICE_X34Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.751 r  AES/INST_KEY_REG/Q[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    AES/INST_IS_REG/IS_IN[21]
    SLICE_X34Y71         FDRE                                         r  AES/INST_IS_REG/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.819     1.995    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  AES/INST_IS_REG/Q_reg[21]/C
                         clock pessimism             -0.504     1.491    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     1.611    AES/INST_IS_REG/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.584     1.511    ACLK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  ip_plaintext_buf_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ip_plaintext_buf_reg[1][10]/Q
                         net (fo=1, routed)           0.087     1.739    AES/INST_KEY_REG/plaintext_in[42]
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  AES/INST_KEY_REG/Q[42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    AES/INST_IS_REG/IS_IN[42]
    SLICE_X42Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.852     2.028    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  AES/INST_IS_REG/Q_reg[42]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.644    AES/INST_IS_REG/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ip_key_buf_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.577     1.504    ACLK_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  ip_key_buf_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  ip_key_buf_reg[2][7]/Q
                         net (fo=1, routed)           0.087     1.732    AES/INST_KEY_REG/key_in[71]
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  AES/INST_KEY_REG/Q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.777    AES/INST_KEY_REG/KEY_REG_IN[23]
    SLICE_X42Y74         FDRE                                         r  AES/INST_KEY_REG/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.844     2.020    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  AES/INST_KEY_REG/Q_reg[23]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.120     1.637    AES/INST_KEY_REG/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.578     1.505    ACLK_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  ip_plaintext_buf_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ip_plaintext_buf_reg[1][14]/Q
                         net (fo=1, routed)           0.087     1.733    AES/INST_KEY_REG/plaintext_in[46]
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.778 r  AES/INST_KEY_REG/Q[46]_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    AES/INST_IS_REG/IS_IN[46]
    SLICE_X42Y73         FDRE                                         r  AES/INST_IS_REG/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.845     2.021    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  AES/INST_IS_REG/Q_reg[46]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.120     1.638    AES/INST_IS_REG/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.548     1.475    ACLK_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  ip_plaintext_buf_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ip_plaintext_buf_reg[0][25]/Q
                         net (fo=1, routed)           0.089     1.705    AES/INST_KEY_REG/plaintext_in[25]
    SLICE_X34Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  AES/INST_KEY_REG/Q[97]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    AES/INST_IS_REG/IS_IN[97]
    SLICE_X34Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.815     1.991    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  AES/INST_IS_REG/Q_reg[97]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.121     1.609    AES/INST_IS_REG/Q_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.583     1.510    ACLK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  ip_plaintext_buf_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ip_plaintext_buf_reg[3][8]/Q
                         net (fo=1, routed)           0.089     1.740    AES/INST_KEY_REG/plaintext_in[104]
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.045     1.785 r  AES/INST_KEY_REG/Q[56]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    AES/INST_IS_REG/IS_IN[56]
    SLICE_X42Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.851     2.027    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  AES/INST_IS_REG/Q_reg[56]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.121     1.644    AES/INST_IS_REG/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ip_key_buf_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_KEY_REG/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.551     1.478    ACLK_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ip_key_buf_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ip_key_buf_reg[0][3]/Q
                         net (fo=1, routed)           0.091     1.710    AES/INST_KEY_REG/key_in[3]
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  AES/INST_KEY_REG/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.755    AES/INST_KEY_REG/KEY_REG_IN[3]
    SLICE_X34Y72         FDRE                                         r  AES/INST_KEY_REG/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.818     1.994    AES/INST_KEY_REG/ACLK_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  AES/INST_KEY_REG/Q_reg[3]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     1.612    AES/INST_KEY_REG/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ip_plaintext_buf_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_IS_REG/Q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.885%)  route 0.115ns (38.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.582     1.509    ACLK_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  ip_plaintext_buf_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ip_plaintext_buf_reg[1][12]/Q
                         net (fo=1, routed)           0.115     1.764    AES/INST_KEY_REG/plaintext_in[44]
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  AES/INST_KEY_REG/Q[44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    AES/INST_IS_REG/IS_IN[44]
    SLICE_X38Y69         FDRE                                         r  AES/INST_IS_REG/Q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.848     2.024    AES/INST_IS_REG/ACLK_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  AES/INST_IS_REG/Q_reg[44]/C
                         clock pessimism             -0.483     1.541    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.662    AES/INST_IS_REG/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54   AES/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54   AES/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y68   AES/INST_IS_REG/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y74   AES/INST_IS_REG/Q_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y73   AES/INST_IS_REG/Q_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y68   AES/INST_IS_REG/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y73   AES/INST_IS_REG/Q_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y73   AES/INST_IS_REG/Q_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X31Y73   AES/INST_IS_REG/Q_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y76   AES/INST_IS_REG/Q_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y76   AES/INST_IS_REG/Q_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76   AES/INST_IS_REG/Q_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y76   AES/INST_IS_REG/Q_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y75   AES/INST_IS_REG/Q_reg[109]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y74   AES/INST_IS_REG/Q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54   AES/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54   AES/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56   AES/INST_CNT/cnt_internal_value_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.580ns (28.173%)  route 1.479ns (71.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 12.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.837     6.259    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.383 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.642     7.025    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565    12.447    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.455    12.902    
                         clock uncertainty           -0.035    12.867    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.462    AES/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.580ns (28.173%)  route 1.479ns (71.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 12.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.837     6.259    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.383 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.642     7.025    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565    12.447    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.455    12.902    
                         clock uncertainty           -0.035    12.867    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.462    AES/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.580ns (28.173%)  route 1.479ns (71.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 12.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.837     6.259    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.383 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.642     7.025    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565    12.447    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.455    12.902    
                         clock uncertainty           -0.035    12.867    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.462    AES/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.580ns (28.173%)  route 1.479ns (71.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 12.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.743     4.966    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.837     6.259    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.383 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.642     7.025    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565    12.447    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.455    12.902    
                         clock uncertainty           -0.035    12.867    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.462    AES/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.590     1.517    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.312     1.970    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.241     2.255    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.483     1.551    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    AES/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.590     1.517    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.312     1.970    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.241     2.255    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.483     1.551    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    AES/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.590     1.517    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.312     1.970    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.241     2.255    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.483     1.551    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    AES/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 AES/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.590     1.517    AES/ACLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  AES/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  AES/FSM_sequential_current_state_reg[0]/Q
                         net (fo=6, routed)           0.312     1.970    AES/INST_KEY_SCHEDULE/out[0]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.015 f  AES/INST_KEY_SCHEDULE/RCON[7]_i_1/O
                         net (fo=12, routed)          0.241     2.255    AES/INST_CNT/AR[0]
    SLICE_X39Y56         FDCE                                         f  AES/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.858     2.034    AES/INST_CNT/ACLK_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  AES/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.483     1.551    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    AES/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.797    





