/**
 * \file IfxI2c.h
 * \brief I2C  basic functionality
 * \ingroup IfxLld_I2c
 *
 * \version iLLD-TC4-v2.6.0
 * \copyright Copyright (c) 2026 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) licenses this file to you under the
 * Infineon Automotive SW Lab License v2025-01 (IFASLL). You may not use
 * this file except in compliance with IFASLL.
 *
 * The full license text is contained in IFASLL202501.pdf delivered with this SW.
 * Unless required by applicable law or agreed to in writing, software distributed
 * under this license is distributed "AS IS" without any warranty or liability of any
 * kind and Infineon hereby expressly disclaims any warranties or representations,
 * whether express, implied, statutory or otherwise, including but not limited to
 * warranties of workmanship, merchantability, fitness for a particular purpose,
 * defects in the licensed items, or non-infringement of third parties'
 * intellectual property rights. See the full license text for the specific
 * language governing permissions and limitations under IFASLL.
 *
 *
 * \defgroup IfxLld_I2c_Std_enums Enumerations
 * \ingroup IfxLld_I2c_Std
 * \defgroup IfxLld_I2c_Std_functions Functions
 * \ingroup IfxLld_I2c_Std
 * \defgroup IfxLld_I2c_Std_structures Data Structures
 * \ingroup IfxLld_I2c_Std
 */

#ifndef IFXI2C_H
#define IFXI2C_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "_Impl/IfxI2c_cfg.h"
#include "_PinMap/IfxI2c_PinMap.h"
#include "IfxI2c_bf.h"
#include "Cpu/Std/IfxCpu.h"
#include "Src/Std/IfxSrc.h"
#include "Clock/Std/IfxClock.h"
#include "Ap/Std/IfxApProt.h"
#include "Ap/Std/IfxApApu.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Master code for high speed mode
 */
#define IFXI2C_HIGHSPEED_MASTER_CODE (0xEU)

/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_I2c_Std_enums
 * \{ */
/** \brief Selects width of address bits (7 or 10 bits)
 * Definition in Ifx_I2C.ADDRCFG.B.TBAM
 */
typedef enum
{
    IfxI2c_AddressMode_7Bit  = 0, /**< \brief sets 7 bit address */
    IfxI2c_AddressMode_10Bit = 1  /**< \brief sets 10 bit address */
} IfxI2c_AddressMode;

/** \brief Shows the current Bus status on the I2C-bus.
 * Definition in Ifx_I2C.BUSSTAT.B.BS
 */
typedef enum
{
    IfxI2c_BusStatus_idle        = 0, /**< \brief idle */
    IfxI2c_BusStatus_started     = 1, /**< \brief started */
    IfxI2c_BusStatus_busyMaster  = 2, /**< \brief busy Master */
    IfxI2c_BusStatus_remoteSlave = 3  /**< \brief remote Slave */
} IfxI2c_BusStatus;

/** \brief enables DTR interrupt flags
 * Definition in Ifx_I2C.IMSC.U
 */
typedef enum
{
    IfxI2c_DtrInterruptSource_lastSingleRequest = IFX_I2C_IMSC_LSREQ_INT_OFF,  /**< \brief last single service request */
    IfxI2c_DtrInterruptSource_singleRequest     = IFX_I2C_IMSC_SREQ_INT_OFF,   /**< \brief single service request */
    IfxI2c_DtrInterruptSource_lastBurstRequest  = IFX_I2C_IMSC_LBREQ_INT_OFF,  /**< \brief last burst service request */
    IfxI2c_DtrInterruptSource_burstRequest      = IFX_I2C_IMSC_BREQ_INT_OFF    /**< \brief burst service request */
} IfxI2c_DtrInterruptSource;

/** \brief enable error interrupt request source
 * Definition in Ifx_I2C.ERRIRQSM.U
 */
typedef enum
{
    IfxI2c_ErrorInterruptSource_rxFifoUnderflow = IFX_I2C_ERRIRQSM_RXF_UFL_OFF,  /**< \brief receive fifo underflow service request */
    IfxI2c_ErrorInterruptSource_rxFifoOverflow  = IFX_I2C_ERRIRQSM_RXF_OFL_OFF,  /**< \brief receive fifo overflow service request */
    IfxI2c_ErrorInterruptSource_txFifoUnderflow = IFX_I2C_ERRIRQSM_TXF_UFL_OFF,  /**< \brief transmit fifo underflow service request */
    IfxI2c_ErrorInterruptSource_txFifoOverflow  = IFX_I2C_ERRIRQSM_TXF_OFL_OFF   /**< \brief transmit fifo overflow service request */
} IfxI2c_ErrorInterruptSource;

/** \brief Select speed mode. Standard and Fast or High Speed mode.
 */
typedef enum
{
    IfxI2c_Mode_StandardAndFast = 0,  /**< \brief Sets Standard and Fast speed mode */
    IfxI2c_Mode_HighSpeed       = 1   /**< \brief Sets HighSpeed Mode */
} IfxI2c_Mode;

/** \brief Used to select the input pins providing the serial data and clock input signals
 * Definition in Ifx_I2C.GPCTL.B.PISEL
 */
typedef enum
{
    IfxI2c_PinSelect_a = 0,
    IfxI2c_PinSelect_b = 1,
    IfxI2c_PinSelect_c = 2,
    IfxI2c_PinSelect_d = 3,
    IfxI2c_PinSelect_e = 4,
    IfxI2c_PinSelect_f = 5,
    IfxI2c_PinSelect_g = 6,
    IfxI2c_PinSelect_h = 7
} IfxI2c_PinSelect;

/** \brief enable protocol interrupt source
 * Definition in Ifx_I2C.PIRQSM.U
 */
typedef enum
{
    IfxI2c_ProtocolInterruptSource_addressMatch           = IFX_I2C_PIRQSM_AM_OFF,     /**< \brief address match service request */
    IfxI2c_ProtocolInterruptSource_generalCall            = IFX_I2C_PIRQSM_GC_OFF,     /**< \brief general call service request */
    IfxI2c_ProtocolInterruptSource_masterCode             = IFX_I2C_PIRQSM_MC_OFF,     /**< \brief master code service request */
    IfxI2c_ProtocolInterruptSource_arbitrationLost        = IFX_I2C_PIRQSM_AL_OFF,     /**< \brief arbitration lost service request */
    IfxI2c_ProtocolInterruptSource_notAcknowledgeReceived = IFX_I2C_PIRQSM_NACK_OFF,   /**< \brief not acknowledge received service request */
    IfxI2c_ProtocolInterruptSource_transmissionEnd        = IFX_I2C_PIRQSM_TX_END_OFF, /**< \brief transmission end service request */
    IfxI2c_ProtocolInterruptSource_receiveMode            = IFX_I2C_PIRQSM_RX_OFF      /**< \brief receive mode service request */
} IfxI2c_ProtocolInterruptSource;

/** \brief Enable/disable the sensitivity of the module to sleep signal\n
 * Definition in Ifx_I2C.CLC1.B.EDIS
 */
typedef enum
{
    IfxI2c_SleepMode_enable  = 0, /**< \brief enables sleep mode */
    IfxI2c_SleepMode_disable = 1  /**< \brief disables sleep mode */
} IfxI2c_SleepMode;

/** \brief Bus status. Interface replica for Std layer.
 */
typedef enum
{
    IfxI2c_Status_ok         = 0,  /**< \brief ok */
    IfxI2c_Status_nak        = 1,  /**< \brief NAK */
    IfxI2c_Status_al         = 2,  /**< \brief Arbitration Lost */
    IfxI2c_Status_busNotFree = 3,  /**< \brief bus is not free */
    IfxI2c_Status_error      = 4   /**< \brief error */
} IfxI2c_Status;

/** \} */

/** \brief set interrupt request
 * Definition in Ifx_I2C.INTRSET.U
 */
typedef enum
{
    IfxI2c_InterruptRequest_lastSingleRequest = IFX_I2C_INTRSET_LSREQ_INT_OFF,   /**< \brief last single request interrupt */
    IfxI2c_InterruptRequest_SingleRequest     = IFX_I2C_INTRSET_SREQ_INT_OFF,    /**< \brief single request interrupt */
    IfxI2c_InterruptRequest_lastBurstRequest  = IFX_I2C_INTRSET_LBREQ_INT_OFF,   /**< \brief last burst request interrupt */
    IfxI2c_InterruptRequest_burstRequest      = IFX_I2C_INTRSET_BREQ_INT_OFF,    /**< \brief burst request interrupt */
    IfxI2c_InterruptRequest_i2cError          = IFX_I2C_INTRSET_I2C_ERR_INT_OFF, /**< \brief i2c error interrupt */
    IfxI2c_InterruptRequest_i2cProtocol       = IFX_I2C_INTRSET_I2C_P_INT_OFF    /**< \brief i2c protocol interrupt */
} IfxI2c_InterruptRequest;

/** \brief Configure as master or slave
 * Definition in Ifx_I2C.ADDRCFG.B.MnS
 */
typedef enum
{
    IfxI2c_MasterNotSlave_slave  = 0, /**< \brief sets as slave */
    IfxI2c_MasterNotSlave_master = 1  /**< \brief sets as master */
} IfxI2c_MasterNotSlave;

/** \brief Selects RX burst size
 * Definition in Ifx_I2C.FIFOCFG.B.RXBS
 */
typedef enum
{
    IfxI2c_RxBurstSize_1Word = 0,  /**< \brief one word */
    IfxI2c_RxBurstSize_2Word = 1,  /**< \brief two word */
    IfxI2c_RxBurstSize_4Word = 2   /**< \brief four word */
} IfxI2c_RxBurstSize;

/** \brief Selects RX FIFO alignment
 * Definition in Ifx_I2C.FIFOCFG.B.RXFA
 */
typedef enum
{
    IfxI2c_RxFifoAlignment_byte     = 0,  /**< \brief byte aligned */
    IfxI2c_RxFifoAlignment_halfWord = 1,  /**< \brief half word aligned */
    IfxI2c_RxFifoAlignment_word     = 2   /**< \brief word aligned */
} IfxI2c_RxFifoAlignment;

/** \brief Selects RX FIFO flow control
 * Definition in Ifx_I2C.FIFOCFG.B.RXFC
 */
typedef enum
{
    IfxI2c_RxFifoFlowControl_disable = 0,  /**< \brief rx fifo not as flow controller */
    IfxI2c_RxFifoFlowControl_enable  = 1   /**< \brief rx fifo as flow controller */
} IfxI2c_RxFifoFlowControl;

/** \brief Selects TX burst size
 * Definition in Ifx_I2C.FIFOCFG.B.TXBS
 */
typedef enum
{
    IfxI2c_TxBurstSize_1Word = 0,  /**< \brief one word */
    IfxI2c_TxBurstSize_2Word = 1,  /**< \brief two word */
    IfxI2c_TxBurstSize_4Word = 2   /**< \brief four word */
} IfxI2c_TxBurstSize;

/** \brief Selects TX FIFO alignment
 * Definition in Ifx_I2C.FIFOCFG.B.TXFA
 */
typedef enum
{
    IfxI2c_TxFifoAlignment_byte     = 0,  /**< \brief byte aligned */
    IfxI2c_TxFifoAlignment_halfWord = 1,  /**< \brief half word aligned */
    IfxI2c_TxFifoAlignment_word     = 2   /**< \brief word aligned */
} IfxI2c_TxFifoAlignment;

/** \brief Selects TX FIFO flow control
 * Definition in Ifx_I2C.FIFOCFG.B.TXFC
 */
typedef enum
{
    IfxI2c_TxFifoFlowControl_disable = 0,  /**< \brief tx fifo not as flow controller */
    IfxI2c_TxFifoFlowControl_enable  = 1   /**< \brief tx fifo as flow controller */
} IfxI2c_TxFifoFlowControl;

/******************************************************************************/
/*-----------------------------Data Structures--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_I2c_Std_structures
 * \{ */
/** \brief Std Handler Replica
 */
typedef struct
{
    Ifx_I2C         *i2c;             /**< \brief Module Pointer */
    IfxI2c_BusStatus busStatus;       /**< \brief Status of the bus */
    IfxI2c_Status    status;          /**< \brief Status of the last bus operation */
    float32          baudrate;        /**< \brief Baudrate */
} IfxI2c_I2cStd;

/** \} */

/** \brief Structure for Address configuration register
 */
typedef struct
{
    uint32             slaveAddress;               /**< \brief slave address, use default value 0 when used in master mode.
     	 	 	 	 	 	 	 	 	 	 	 	 * - Range: 0 to 0x3FF. Depending on setting of TBAM, this is either a 7-bit address (bits [7:1]) or a 10-bit address (bits [9:0]). */
    IfxI2c_AddressMode addressMode;                /**< \brief Ten bit address mode. */
    boolean            generalCallEnable;          /**< \brief General call enable.
    												 * - Range: TRUE - Enable general call detection. When detected, an acknowledge will be put on the bus, FALSE - Ignore general call occurrence. */
    boolean            masterCodeEnable;           /**< \brief Master code enable. Range: TRUE - Device is able to handle master code, FALSE - Device is not able to get along with high-speed mode. */
    boolean            stopOnNotAcknowledge;       /**< \brief stop on Not-acknowledge.
    												 * - Range: TRUE - Device puts a stop condition on the bus and changes to LISTENING state, FALSE - Device changes to MASTER RESTART state. */
    boolean            stopOnPacketEnd;            /**< \brief stop on packet end.
     	 	 	 	 	 	 	 	 	 	 	 	 * - Range: TRUE - Device puts a stop condition on the bus when the data packet end is indicated by the FIFO and changes to MASTER LISTENING state,
     	 	 	 	 	 	 	 	 	 	 	 	 * - FALSE - Device enters MASTER RESTART state when the data packet end is indicated by the FIFO. */
} IfxI2c_AddrConfig;

/** \brief Structure for FIFO configuration register
 */
typedef struct
{
    IfxI2c_RxBurstSize       rxBurstSize;                /**< \brief rx burst size */
    IfxI2c_TxBurstSize       txBurstSize;                /**< \brief tx burst size */
    IfxI2c_RxFifoAlignment   rxFifoAlignment;            /**< \brief rx fifo alignment */
    IfxI2c_TxFifoAlignment   txFifoAlignment;            /**< \brief tx fifo alignment */
    IfxI2c_RxFifoFlowControl rxFifoFlowControl;          /**< \brief rx fifo flow control */
    IfxI2c_TxFifoFlowControl txFifoFlowControl;          /**< \brief tx fifo flow control */
    boolean                  clearRequestBehavior;       /**< \brief clear request behavior configuration.
     	 	 	 	 	 	 	 	 	 	 	 	 	   * - Range: TRUE - Data request is cleared automatically when Write/Read access to FIFO occurs, FALSE - Data request is cleared by Software. */
} IfxI2c_FifoConfig;

/** \addtogroup IfxLld_I2c_Std_structures
 * \{ */
/** \brief PROT and APU configuration
 */
typedef struct
{
    IfxApProt_ProtConfig proteConfig;        /**< \brief PROTE Configurations */
    IfxApProt_ProtConfig protseConfig;       /**< \brief PROTSE Configurations */
    IfxApApu_ApuConfig   apuConfig;          /**< \brief APU Configurations */
} IfxI2c_ApConfig;

/** \brief Structure with slave device data. Interface replica.
 */
typedef struct
{
    IfxI2c_I2cStd     *i2c;                       /**< \brief Module Pointer */
    uint16             deviceAddress;             /**< \brief the slave device's address. Range: 0 to 0xFF */
    IfxI2c_AddressMode addressMode;               /**< \brief slave device's address (7 or 10 bits) */
    IfxI2c_Mode        speedMode;                 /**< \brief slave device in Standard/Fast or High Speed mode. */
    boolean            enableRepeatedStart;       /**< \brief TRUE: Stop is not generated FALSE: Default (Stop is generated at the end of read/write) */
} IfxI2c_I2cStdDevice;

/** \brief Pin Structure
 */
typedef struct
{
    IfxI2c_Scl_InOut *scl;
    IfxI2c_Sda_InOut *sda;
    IfxPort_PadDriver padDriver;
} IfxI2c_Pins;

/** \} */

/** \brief Structure for Address and FIFO configuration registers
 */
typedef struct
{
    IfxI2c_AddrConfig addressConfig;       /**< \brief address config */
    IfxI2c_FifoConfig fifoConfig;          /**< \brief fifo config */
} IfxI2c_Config;

/** \addtogroup IfxLld_I2c_Std_functions
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/**
 * \brief Returns if the I2C bus is currently free (idle).
 *
 * \param[in] i2c Pointer to the Ifx_I2C instance.
 *
 * \retval TRUE  The bus is free and ready for new transactions.
 *         FALSE The bus is currently busy and cannot accept new transactions.
 */
IFX_INLINE boolean IfxI2c_busIsFree(Ifx_I2C *i2c);

/**
 * \brief Clears all DTR (Data Transfer Request) interrupt sources for the specified I2C module.
 *
 *  \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearAllDtrInterruptSources(Ifx_I2C *i2c);

/**
 * \brief Clears all Error Interrupt sources
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearAllErrorInterruptSources(Ifx_I2C *i2c);

/**
 * \brief Clears all protocol-related interrupt sources for the specified I2C instance.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearAllProtocolInterruptSources(Ifx_I2C *i2c);

/**
 * \brief clears the specified source of DTR interrupt
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    source DTR interrupt source.
 * 						Range: \ref IfxI2c_DtrInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source);

/**
 * \brief clears the specified source of error interrupt.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    source Error interrupt source.
 * 						Range: \ref IfxI2c_ErrorInterruptSource
 * \retval None
 */
IFX_INLINE void IfxI2c_clearErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source);

/**
 * \brief clears the specified source of protocol interrupt.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]  	 source Protocol interrupt source
 * 						Range: \ref IfxI2c_ProtocolInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source);

/**
 * \brief Data request is cleared automatically.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_clearRequestBuffer(Ifx_I2C *i2c);

/**
 * \brief Disables a specific DTR (Data Transfer Request) interrupt source for the I2C module.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]	 source DTR interrupt source.
 * 						Range: \ref IfxI2c_DtrInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_disableDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source);

/**
 * \brief Disables the error interrupt flag.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_disableErrorInterruptFlag(Ifx_I2C *i2c);

/**
 * \brief Disables the specified source of error interrupt.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    source Error interrupt source.
 * 						Range: \ref IfxI2c_ErrorInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_disableErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source);

/**
 * \brief Disables the protocol interrupt flag for the I2C peripheral.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_disableProtocolInterruptFlag(Ifx_I2C *i2c);

/**
 * \brief Disables the specified protocol interrupt source for the I2C module.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in] 	 source Protocol interrupt source.
 * 						Range: \ref IfxI2c_ProtocolInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_disableProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source);

/**
 * \brief Enables the specified source of DTR interupt
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    source DTR Interrupt source.
 * 						Range: \ref IfxI2c_DtrInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_enableDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source);

/**
 * \brief Enables the error interrupt flag for the I2C module.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_enableErrorInterruptFlag(Ifx_I2C *i2c);

/**
 * \brief Enables the specified error interrupt source for the I2C module.
 *
 * \param[inout] i2c    Pointer to the i2c registers.
 * \param[in] 	 source Error interrupt source.
 * 						Range: \ref IfxI2c_ErrorInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_enableErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source);

/**
 * \brief Enables the Protocol Interrupt Flag for the I2C module.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_enableProtocolInterruptFlag(Ifx_I2C *i2c);

/**
 * \brief Enables the specified source of protocol interrupt.
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    source Protocol interrupt source.
 * 						Range: \ref IfxI2c_ProtocolInterruptSource
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_enableProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source);

/**
 * \brief Retrieves the current status of the I2C Bus.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval BusStatus The current status of the I2C Bus. Possible Bus staus:
 * 					 (\ref IfxI2c_BusStatus)
 * 					- IfxI2c_BusStatus_idle  	   I2C-bus is free (no start condition detected).
 * 					- IfxI2c_BusStatus_started     A start condition has been detected on the bus (bus busy).
 * 					- IfxI2c_BusStatus_busyMaster  The device is working as master and has claimed the control on the I2C-bus (busy master).
 * 					- IfxI2c_BusStatus_remoteSlave A remote master has accessed this device as slave.
 */
IFX_INLINE IfxI2c_BusStatus IfxI2c_getBusStatus(Ifx_I2C *i2c);

/**
 * \brief Returns the SRC pointer for I2C DTR interrupt.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval Ifx_SRC_SRCR SRC pointer for I2C DTR interrupt.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getDtrSrcPointer(Ifx_I2C *i2c);

/**
 * \brief Returns the status of specified DTR interrupt source
 *
 * \param[in] i2c 	 Pointer to the i2c registers.
 * \param[in] source DTR interrupt source.
 *  				 Range: \ref IfxI2c_DtrInterruptSource
 *
 * \retval TRUE  The specified DTR Interrupt Source is active.
 *         FALSE The specified DTR Interrupt Source is not active.
 */
IFX_INLINE boolean IfxI2c_getDtrinterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source);

/**
 * \brief Returns the current status of error interrupt flag
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval TRUE  The Error Interrupt Flag is set.
 * 		   FALSE The Error Interrupt Flag is not set.
 */
IFX_INLINE boolean IfxI2c_getErrorInterruptFlagStatus(Ifx_I2C *i2c);

/**
 * \brief Returns the status of the error interrupt source
 *
 * \param[in] i2c 	 Pointer to the i2c registers.
 * \param[in] source Error interrupt source.
 * 				     Range: \ref IfxI2c_ErrorInterruptSource
 *
 * \retval TRUE  The specified Error Interrupt Source is active.
 *         FALSE The specified Error Interrupt Source is not active.
 */
IFX_INLINE boolean IfxI2c_getErrorInterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source);

/**
 * \brief Returns the SRC pointer for I2C Error interrupt.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval Ifx_SRC_SRCR SRC pointer for I2C Error Service interrupt.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getErrorSrcPointer(Ifx_I2C *i2c);

/**
 * \brief Returns the current raw status of protocol interrupt.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
  * \retval TRUE  The specified Protocol Interrupt Source is active.
 * 		    FALSE The specified Protocol Interrupt Source is not active.
 */
IFX_INLINE boolean IfxI2c_getProtocolInterruptFlagStatus(Ifx_I2C *i2c);

/**
 * \brief Returns the status of  specified protocol interrupt source.
 *
 * \param[in] i2c    Pointer to the i2c registers.
 * \param[in] source Protocol interrupt source
 * 					 Range: \ref IfxI2c_ProtocolInterruptSource
 *
 * \retval TRUE  The specified Protocol Interrupt Source is active.
 * 		   FALSE The specified Protocol Interrupt Source is not active.
 */
IFX_INLINE boolean IfxI2c_getProtocolInterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source);

/**
 * \brief Returns the SRC pointer for I2C Protocol interrupt.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval Ifx_SRC_SRCR SRC pointer for I2C Protocol Service interrupt.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getProtocolSrcPointer(Ifx_I2C *i2c);

/**
 * \brief Returns if the Fifo is requesting new data.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval TRUE  If the Fifo is requesting new data.
 * 		   FALSE If the Fifo is not requesting new data.
 */
IFX_INLINE boolean IfxI2c_isFifoRequest(Ifx_I2C *i2c);

/**
 * \brief Starts the I2C peripheral operation by setting the RUNCTRL bit.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_run(Ifx_I2C *i2c);

/**
 * \brief Sets width of I2C address to 7 or 10 bits
 *
 * \param[inout] i2c  Pointer to the i2c registers.
 * \param[in]	 mode Selects 7 or 10 bits address.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setBitAddressMode(Ifx_I2C *i2c, IfxI2c_AddressMode mode);

/**
 * \brief Sets the pin selection for the I2C peripheral.
 *
 * \param[inout] i2c   Pointer to the i2c registers.
 * \param[in]    pisel Pin to be select.
 * 					   Range: \ref IfxI2c_PinSelect
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setPinSelection(Ifx_I2C *i2c, IfxI2c_PinSelect pisel);

/**
 * \brief Sets the number of bytes to be received
 *
 * \param[inout] i2c  Pointer to the i2c registers.
 * \param 		 size Number of packets.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setReceivePacketSize(Ifx_I2C *i2c, Ifx_SizeT size);

/**
 * \brief Configures the slave device address for I2C communication.
 *
 * \param[inout] i2c     Pointer to the i2c registers.
 * \param[in]	 address Device address.
 * 						 Depending on setting of TBAM(Ten bit Address Mode),
 *            	         this is either a 7-bit address (bits [7:1]) or a 10-bit address (bits [9:0])
 *            	         Range: 0x1 to 0x7F (7-bit address), 0x00 to 0x3FF (10-bit address).
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setSlaveDeviceAddress(Ifx_I2C *i2c, uint16 address);

/**
 * \brief Sets the sensitivity of the module to sleep signal.
 *
 * \param[inout] i2c  Pointer to the i2c registers.
 * \param[in] 	 mode Mode selection (enable / disable).
 * 				      Range: \ref IfxI2c_SleepMode
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setSleepMode(Ifx_I2C *i2c, IfxI2c_SleepMode mode);

/**
 * \brief Sets the number of bytes to be tansmitted
 *
 * \param[inout] i2c  Pointer to the i2c registers.
 * \param[in]    size Number of packets.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setTransmitPacketSize(Ifx_I2C *i2c, Ifx_SizeT size);

/**
 * \brief Stops the I2C communication.
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_stop(Ifx_I2C *i2c);

/**
 * \brief Waits until the I2C bus becomes free.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_waitBusFree(Ifx_I2C *i2c);

/**
 * \brief Writes a packet (4 bytes) into the Fifo
 *
 * \param[inout] i2c 	Pointer to the i2c registers.
 * \param[in]    packet Specifies the byte to be transfer.
 *						A 32-bit value containing the 4 bytes to be written into the FIFO. The bytes are written in the order:
 * 					    - Byte 0: Most significant byte of the packet
 * 					    - Byte 1: Next most significant byte of the packet
 * 					    - Byte 2: Next least significant byte of the packet
 * 					    - Byte 3: Least significant byte of the packet
 * 					    Range: 0x8000H to 0xBFFCH
 * \retval None
 */
IFX_INLINE void IfxI2c_writeFifo(Ifx_I2C *i2c, uint32 packet);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/**
 * \brief Configures the Module as Master
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_configureAsMaster(Ifx_I2C *i2c);

/**
 * \brief Disables the I2c Module
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_disableModule(Ifx_I2C *i2c);

/**
 * \brief enables the DTR interrupt
 *
 * \param[in] i2c 		    Pointer to the i2c registers.
 * \param[in] typeOfService Type of Service (Cpu or DMA).
 * 							Range: \ref IfxSrc_Tos
 * \param[in] priority 	    Priority of the interrupt.
 * 							Range: 0x00 to 0xFF
 * \param[in] vmId 		    Virtual machine number.
 * 							Range: \ref IfxSrc_VmId
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_enableDtrInterrupt(Ifx_I2C *i2c, IfxSrc_Tos typeOfService, uint16 priority, IfxSrc_VmId vmId);

/**
 * \brief Enables the Error interrupt
 *
 * \param[in] i2c 		    Pointer to the i2c registers.
 * \param[in] typeOfService Type of Service (Cpu or DMA).
 * 							Range: \ref IfxSrc_Tos
 * \param[in] priority 	    Priority of the interrupt.
 * 							Range: 0x00 to 0xFF
 * \param[in] vmId 		    Virtual machine number.
 * 							Range: \ref IfxSrc_VmId
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_enableErrorInterrupt(Ifx_I2C *i2c, IfxSrc_Tos typeOfService, uint16 priority, IfxSrc_VmId vmId);

/**
 * \brief Enables the I2c Module
 *
 * \param[inout] i2c Pointer to the i2c registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_enableModule(Ifx_I2C *i2c);

/**
 * \brief Enables the protocol interrupt
 *
 * \param[in] i2c 		    Pointer to the i2c registers.
 * \param[in] typeOfService Type of Service (Cpu or DMA).
 * 							Range: \ref IfxSrc_Tos
 * \param[in} priority 	    Priority of the interrupt.
 * 							Range: 0x00 to 0xFF
 * \param[in] vmId 		    Virtual machine number.
 * 							Range: \ref IfxSrc_VmId
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_enableProtocolInterrupt(void *i2c, IfxSrc_Tos typeOfService, uint16 priority, IfxSrc_VmId vmId);

/**
 * \brief Retrieves the address of the I2C module based on the given index.
 *
 * \param[in] i2c Resource index of the I2c.
 * 			      Range: \ref IfxI2c_Index
 *
 * \retval Ifx_I2C I2C module register address.
 */
IFX_EXTERN Ifx_I2C *IfxI2c_getAddress(IfxI2c_Index i2c);

/**
 * \brief Returns the real Baudrate.
 *
 * \param[in] i2c Pointer to the i2c registers.
 *
 * \retval float32 The actual Baudrate configured for the I2C module in Hz.
 */
IFX_EXTERN float32 IfxI2c_getBaudrate(Ifx_I2C *i2c);

/**
 * \brief API to get the resource index of the I2C specified.
 *
 * \param[in] i2c Pointer to the I2C HW module (register memory map)
 *
 * \retval IfxI2c_Index Resource index of the I2C
 * 						Range: \ref IfxI2c_Index
 */
IFX_EXTERN IfxI2c_Index IfxI2c_getIndex(Ifx_I2C *i2c);

/**
 * \brief Initializes the SCL and SDA pins for I2C communication.
 *
 * \param[in] scl       Pointer to the SCL pin configuration structure.
 * \param[in] sda       Pointer to the SDA pin configuration structure.
 * \param[in] padDriver Pad driver configuration to be applied to both SCL and SDA pins.
 * 					    Range: \ref IfxPort_PadDriver
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_initSclSdaPin(const IfxI2c_Scl_InOut *scl, const IfxI2c_Sda_InOut *sda, IfxPort_PadDriver padDriver);

/**
 * \brief Releases the bus, i.e puts a stop condition on the bus.
 *
 * \param[inout] i2c Pointer to the Ifx_I2C instance.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_releaseBus(Ifx_I2C *i2c);

/**
 * \brief Resets the FIFO configuration of the I2C module to its default state.
 *
 * \param[inout] i2c Pointer to the Ifx_I2C structure representing the I2C module instance.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_resetFifo(Ifx_I2C *i2c);

/**
 * \brief Resets the I2c kernel
 *
 * \param[inout] i2c pointer to i2c registers
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_resetModule(Ifx_I2C *i2c);

/**
 * \brief Calculates the desired baudrate
 *
 * \param[inout] i2c 	  Pointer to i2c registers.
 * \param[in] 	 baudrate Specifies the baud rate.
 * 				 		  Range: StandardandFast mode up to 400 kHz/s (20kHz/s - 400kHz/s).
 *                      		 High-speed mode up to 3.4 Mbit/s (500kHz/s - 3.4MHz/s).
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_setBaudrate(Ifx_I2C *i2c, float32 baudrate);

/**
 * \brief Initialize the PROT and APU structures with default configuration
 *
 * \param[inout] config Configuration pointer for the Access Protection.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_initApConfig(IfxI2c_ApConfig *config);

/**
 * \brief Initialize the PROTs and all 5 APU register set.
 *
 * \param[inout] i2c 	Pointer to i2c registers.
 * \param[in] 	 config Pointer to i2c registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_initAp(Ifx_I2C *i2c, IfxI2c_ApConfig *config);

/**
 * \brief Reads the I2c device.
 *
 * \param[inout] i2cDevice Device Handler.
 * \param[inout] data 	   Data pointer.
 * 						   Range: 0 to 0xFFFFFFFF
 * \param[in]	 size 	   Size of data
 *
 * \retval IfxI2c_Status Returns the bus status.
 * 						 Range: \ref IfxI2c_Status
 */
IFX_EXTERN IfxI2c_Status IfxI2c_read(IfxI2c_I2cStdDevice *i2cDevice, volatile uint8 *data, Ifx_SizeT size);

/**
 * \brief Writes to the I2c device.
 *
 * \param[inout] i2c  Device Device Handler.
 * \param[inout] data Data pointer.
 * 					  Range: 0 to 0xFFFFFFFF
 * \param[in]    size Size of data.
 *
 * \retval IfxI2c_Status Returns the bus status.
 * 						  Range: \ref IfxI2c_Status
 */
IFX_EXTERN IfxI2c_Status IfxI2c_write(IfxI2c_I2cStdDevice *i2cDevice, volatile uint8 *data, Ifx_SizeT size);

/** \} */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/**
 * \brief Sets the interrupt request.
 *
 * \param[inout] i2c 	Pointer to I2C registers.
 * \param[in] 	 source Interrupt request source.
 * 						Range: \ref IfxI2c_InterruptRequest
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setInterruptRequest(Ifx_I2C *i2c, IfxI2c_InterruptRequest source);

/**
 * \brief Sets the interrupt mask.
 *
 * \param[inout] i2c 	Pointer to I2C registers.
 * \param[in] 	 source Interrupt mask source.
 * 						Range: \ref IfxI2c_InterruptRequest
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setInterruptMask(Ifx_I2C *i2c, IfxI2c_InterruptRequest source);

/**
 * \brief Sets the Tx burst size.
 *
 * \param[inout] i2c        Pointer to i2c registers.
 * \param[in]    nDataWords TX burst size.
 * 							Range: \ref IfxI2c_TxBurstSize
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setTxBurstSize(Ifx_I2C *i2c, IfxI2c_TxBurstSize nDataWords);

/**
 * \brief Sets the Rx burst size.
 *
 * \param[inout] i2c        Pointer to i2c registers.
 * \param[in]    nDataWords Rx burst size.
 * 							Range: \ref IfxI2c_RxBurstSize
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setRxBurstSize(Ifx_I2C *i2c, IfxI2c_RxBurstSize nDataWords);

/**
 * \brief Sets the Tx Fifo alignment size.
 *
 * \param[inout] i2c    Pointer to i2c registers.
 * \param[in]    nBytes Tx Fifo alignment size.
 * 						Range: \ref IfxI2c_TxFifoAlignment
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setTxFifoAlignmentSize(Ifx_I2C *i2c, IfxI2c_TxFifoAlignment nBytes);

/**
 * \brief Sets the Rx Fifo alignment size.
 *
 * \param[inout] i2c    Pointer to i2c registers.
 * \param[in]    nBytes Rx Fifo alignment size.
 * 						Range: \ref IfxI2c_RxFifoAlignment
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_setRxFifoAlignmentSize(Ifx_I2C *i2c, IfxI2c_RxFifoAlignment nBytes);

/**
 * \brief Gets the Rx burst size.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval IfxI2c_RxBurstSize Rx burst size.
 *                            Range: \ref IfxI2c_RxBurstSize               
 */
IFX_INLINE IfxI2c_RxBurstSize IfxI2c_getRxBurstSize(Ifx_I2C *i2c);

/**
 * \brief Gets the Tx burst size.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval IfxI2c_TxBurstSize Tx burst size.
 *                            Range: \ref IfxI2c_TxBurstSize               
 */
IFX_INLINE IfxI2c_TxBurstSize IfxI2c_getTxBurstSize(Ifx_I2C *i2c);

/**
 * \brief Gets the Rx Fifo alignment size.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval IfxI2c_RxFifoAlignment Rx Fifo alignment size.
 *                                Range: \ref IfxI2c_RxFifoAlignment               
 */
IFX_INLINE IfxI2c_RxFifoAlignment IfxI2c_getRxFifoAlignmentSize(Ifx_I2C *i2c);

/**
 * \brief Gets the Tx Fifo alignment size.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval IfxI2c_TxFifoAlignment Tx Fifo alignment size.
 *                                Range: \ref IfxI2c_TxFifoAlignment               
 */
IFX_INLINE IfxI2c_TxFifoAlignment IfxI2c_getTxFifoAlignmentSize(Ifx_I2C *i2c);

/**
 * \brief Configures the Tx Fifo flow control.
 *
 * \param[inout] i2c   Pointer to i2c registers.
 * \param[in]    state Tx Fifo flow control state.
 * 					   Range: \ref IfxI2c_TxFifoFlowControl
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_configureTxFlowControl(Ifx_I2C *i2c, IfxI2c_TxFifoFlowControl state);

/**
 * \brief Configures the Rx Fifo flow control.
 *
 * \param[inout] i2c   Pointer to i2c registers.
 * \param[in]    state Rx Fifo flow control state.
 * 					   Range: \ref IfxI2c_RxFifoFlowControl
 *
 * \retval None
 */
IFX_INLINE void IfxI2c_configureRxFlowControl(Ifx_I2C *i2c, IfxI2c_RxFifoFlowControl state);

/**
 * \brief Returns the address of TXD register.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval TXD register address.
 */
IFX_INLINE volatile Ifx_I2C_TXD *IfxI2c_getTxFifoAddress(Ifx_I2C *i2c);

/**
 * \brief Returns the address of RXD register.
 *
 * \param[in] i2c Pointer to i2c registers.
 *
 * \retval RXD register address.
 */
IFX_INLINE volatile Ifx_I2C_RXD *IfxI2c_getRxFifoAddress(Ifx_I2C *i2c);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/**
 * \brief Configures access to all masters to all the I2Cs in the device
 *
 * \param[in] apConfig Config pointer to configuration structure.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_configureAccessToI2cs(IfxApApu_ApuConfig *apConfig);

/**
 * \brief Configures the Module as Slave.
 *
 * \param[inout] i2c Pointer to i2c registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_configureAsSlave(Ifx_I2C *i2c);

/**
 * \brief Configures the Address and Fifo registers.
 *
 * \param[inout] i2c    Pointer to i2c registers.
 * \param[in]    config Pointer to address and fifo configuration structures.
 *
 * \retval None
 */
IFX_EXTERN void IfxI2c_configureAddrFifo(Ifx_I2C *i2c, const IfxI2c_Config *config);

/**
 * \brief Switch to high speed modes.
 *
 * \param[inout] i2c Pointer to i2c registers.
 *
 * \retval IfxI2c_Status Return the bus status.
 * 						 Range: \ref IfxI2c_Status
 */
IFX_EXTERN IfxI2c_Status IfxI2c_switch_to_highspeed(Ifx_I2C *i2c);

/******************************************************************************/
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE boolean IfxI2c_busIsFree(Ifx_I2C *i2c)
{
    boolean free = FALSE;

    if (i2c->BUSSTAT.B.BS == IfxI2c_BusStatus_idle)
    {
        free = TRUE;
    }

    return free;
}


IFX_INLINE void IfxI2c_clearAllDtrInterruptSources(Ifx_I2C *i2c)
{
    i2c->ICR.U = (1 << IFX_I2C_ICR_LSREQ_INT_OFF) | (1 << IFX_I2C_ICR_SREQ_INT_OFF) | (1 << IFX_I2C_ICR_LBREQ_INT_OFF) | (1 << IFX_I2C_ICR_BREQ_INT_OFF);
}


IFX_INLINE void IfxI2c_clearAllErrorInterruptSources(Ifx_I2C *i2c)
{
    i2c->ERRIRQSC.U = (1 << IFX_I2C_ERRIRQSC_RXF_UFL_OFF) | (1 << IFX_I2C_ERRIRQSC_RXF_OFL_OFF) | (1 << IFX_I2C_ERRIRQSC_TXF_UFL_OFF) | (1 << IFX_I2C_ERRIRQSC_TXF_OFL_OFF);
}


IFX_INLINE void IfxI2c_clearAllProtocolInterruptSources(Ifx_I2C *i2c)
{
    i2c->PIRQSC.U = (1 << IFX_I2C_PIRQSC_AM_OFF) | (1 << IFX_I2C_PIRQSC_GC_OFF) | (1 << IFX_I2C_PIRQSC_MC_OFF) | (1 << IFX_I2C_PIRQSC_AL_OFF) | (1 << IFX_I2C_PIRQSC_NACK_OFF) | (1 << IFX_I2C_PIRQSC_TX_END_OFF) | (1 << IFX_I2C_PIRQSC_RX_OFF);
}


IFX_INLINE void IfxI2c_clearDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source)
{
    i2c->ICR.U = (1 << source);
}


IFX_INLINE void IfxI2c_clearErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source)
{
    i2c->ERRIRQSC.U = (1 << source);
}


IFX_INLINE void IfxI2c_clearProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source)
{
    i2c->PIRQSC.U = (1 << source);
}


IFX_INLINE void IfxI2c_clearRequestBuffer(Ifx_I2C *i2c)
{
    i2c->FIFOCFG.B.CRBC = 1;
}


IFX_INLINE void IfxI2c_disableDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source)
{
    i2c->IMSC.U &= ~(1 << source);
}


IFX_INLINE void IfxI2c_disableErrorInterruptFlag(Ifx_I2C *i2c)
{
    i2c->IMSC.B.I2C_ERR_INT = 0;
}


IFX_INLINE void IfxI2c_disableErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source)
{
    i2c->ERRIRQSM.U &= ~(1 << source);
}


IFX_INLINE void IfxI2c_disableProtocolInterruptFlag(Ifx_I2C *i2c)
{
    i2c->IMSC.B.I2C_P_INT = 0;
}


IFX_INLINE void IfxI2c_disableProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source)
{
    i2c->PIRQSM.U &= ~(1 << source);
}


IFX_INLINE void IfxI2c_enableDtrInterruptSource(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source)
{
    i2c->IMSC.U |= (1 << source);
}


IFX_INLINE void IfxI2c_enableErrorInterruptFlag(Ifx_I2C *i2c)
{
    i2c->IMSC.B.I2C_ERR_INT = 1;
}


IFX_INLINE void IfxI2c_enableErrorInterruptSource(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source)
{
    i2c->ERRIRQSM.U |= (1 << source);
}


IFX_INLINE void IfxI2c_enableProtocolInterruptFlag(Ifx_I2C *i2c)
{
    i2c->IMSC.B.I2C_P_INT = 1;
}


IFX_INLINE void IfxI2c_enableProtocolInterruptSource(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source)
{
    i2c->PIRQSM.U |= (1 << source);
}


IFX_INLINE IfxI2c_BusStatus IfxI2c_getBusStatus(Ifx_I2C *i2c)
{
    return (IfxI2c_BusStatus)i2c->BUSSTAT.B.BS;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getDtrSrcPointer(Ifx_I2C *i2c)
{
    IfxI2c_Index index;
    index = IfxI2c_getIndex(i2c);

    return &MODULE_SRC.I2C[index].DTR;
}


IFX_INLINE boolean IfxI2c_getDtrinterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_DtrInterruptSource source)
{
    return (i2c->RIS.U & (1 << source)) ? TRUE : FALSE;
}


IFX_INLINE boolean IfxI2c_getErrorInterruptFlagStatus(Ifx_I2C *i2c)
{
    return i2c->RIS.B.I2C_ERR_INT;
}


IFX_INLINE boolean IfxI2c_getErrorInterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_ErrorInterruptSource source)
{
    return (i2c->ERRIRQSS.U & (1 << source)) ? TRUE : FALSE;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getErrorSrcPointer(Ifx_I2C *i2c)
{
    IfxI2c_Index index;
    index = IfxI2c_getIndex(i2c);

    return &MODULE_SRC.I2C[index].ERR;
}


IFX_INLINE boolean IfxI2c_getProtocolInterruptFlagStatus(Ifx_I2C *i2c)
{
    return i2c->RIS.B.I2C_P_INT;
}


IFX_INLINE boolean IfxI2c_getProtocolInterruptSourceStatus(Ifx_I2C *i2c, IfxI2c_ProtocolInterruptSource source)
{
    return (i2c->PIRQSS.U & (1 << source)) ? TRUE : FALSE;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxI2c_getProtocolSrcPointer(Ifx_I2C *i2c)
{
    IfxI2c_Index index;
    index = IfxI2c_getIndex(i2c);

    return &MODULE_SRC.I2C[index].P;
}


IFX_INLINE boolean IfxI2c_isFifoRequest(Ifx_I2C *i2c)
{
    return i2c->RIS.U & 0x0F ? TRUE : FALSE;
}


IFX_INLINE void IfxI2c_run(Ifx_I2C *i2c)
{
    i2c->RUNCTRL.U = 1;
}


IFX_INLINE void IfxI2c_setBitAddressMode(Ifx_I2C *i2c, IfxI2c_AddressMode mode)
{
    i2c->ADDRCFG.B.TBAM = mode;
}


IFX_INLINE void IfxI2c_setPinSelection(Ifx_I2C *i2c, IfxI2c_PinSelect pisel)
{
    i2c->GPCTL.B.PISEL = pisel;
}


IFX_INLINE void IfxI2c_setReceivePacketSize(Ifx_I2C *i2c, Ifx_SizeT size)
{
    i2c->MRPSCTRL.B.MRPS = size;
}


IFX_INLINE void IfxI2c_setSlaveDeviceAddress(Ifx_I2C *i2c, uint16 address)
{
    i2c->ADDRCFG.B.ADR = address;
}


IFX_INLINE void IfxI2c_setSleepMode(Ifx_I2C *i2c, IfxI2c_SleepMode mode)
{
    i2c->CLC1.B.EDIS = mode;
}


IFX_INLINE void IfxI2c_setTransmitPacketSize(Ifx_I2C *i2c, Ifx_SizeT size)
{
    i2c->TPSCTRL.B.TPS = size;
}


IFX_INLINE void IfxI2c_stop(Ifx_I2C *i2c)
{
    i2c->RUNCTRL.U = 0;
}


IFX_INLINE void IfxI2c_waitBusFree(Ifx_I2C *i2c)
{
    while (IfxI2c_getBusStatus(i2c) != IfxI2c_BusStatus_idle)
    {}
}


IFX_INLINE void IfxI2c_writeFifo(Ifx_I2C *i2c, uint32 packet)
{
    i2c->TXD.U = packet;
}


IFX_INLINE void IfxI2c_setInterruptRequest(Ifx_I2C *i2c, IfxI2c_InterruptRequest source)
{
    i2c->INTRSET.U |= (1 << source);
}


IFX_INLINE void IfxI2c_setInterruptMask(Ifx_I2C *i2c, IfxI2c_InterruptRequest source)
{
    i2c->IMSC.U |= (1 << source);
}


IFX_INLINE void IfxI2c_setTxBurstSize(Ifx_I2C *i2c, IfxI2c_TxBurstSize nDataWords)
{
	i2c->FIFOCFG.B.TXBS = (uint8)nDataWords;
}


IFX_INLINE void IfxI2c_setRxBurstSize(Ifx_I2C *i2c, IfxI2c_RxBurstSize nDataWords)
{
	i2c->FIFOCFG.B.RXBS = (uint8)nDataWords;
}


IFX_INLINE void IfxI2c_setTxFifoAlignmentSize(Ifx_I2C *i2c, IfxI2c_TxFifoAlignment nBytes)
{
	i2c->FIFOCFG.B.TXFA = (uint8)nBytes;
}


IFX_INLINE void IfxI2c_setRxFifoAlignmentSize(Ifx_I2C *i2c, IfxI2c_RxFifoAlignment nBytes)
{
	i2c->FIFOCFG.B.RXFA = (uint8)nBytes;
}


IFX_INLINE IfxI2c_RxBurstSize IfxI2c_getRxBurstSize(Ifx_I2C *i2c)
{
	return (IfxI2c_RxBurstSize)i2c->FIFOCFG.B.RXBS;
}


IFX_INLINE IfxI2c_TxBurstSize IfxI2c_getTxBurstSize(Ifx_I2C *i2c)
{
	return (IfxI2c_TxBurstSize)i2c->FIFOCFG.B.TXBS;
}


IFX_INLINE IfxI2c_RxFifoAlignment IfxI2c_getRxFifoAlignmentSize(Ifx_I2C *i2c)
{
	return (IfxI2c_RxFifoAlignment)i2c->FIFOCFG.B.RXFA;
}


IFX_INLINE IfxI2c_TxFifoAlignment IfxI2c_getTxFifoAlignmentSize(Ifx_I2C *i2c)
{
	return (IfxI2c_TxFifoAlignment)i2c->FIFOCFG.B.TXFA;
}


IFX_INLINE void IfxI2c_configureTxFlowControl(Ifx_I2C *i2c, IfxI2c_TxFifoFlowControl state)
{
	i2c->FIFOCFG.B.TXFC = (uint8)state;
}


IFX_INLINE void IfxI2c_configureRxFlowControl(Ifx_I2C *i2c, IfxI2c_RxFifoFlowControl state)
{
	i2c->FIFOCFG.B.RXFC = (uint8)state;
}


IFX_INLINE volatile Ifx_I2C_TXD *IfxI2c_getTxFifoAddress(Ifx_I2C *i2c)
{
	return &i2c->TXD;
}


IFX_INLINE volatile Ifx_I2C_RXD *IfxI2c_getRxFifoAddress(Ifx_I2C *i2c)
{
	return &i2c->RXD;
}

#endif /* IFXI2C_H */
