 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:28:49 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX2_RVT)         0.20       0.20 f
  U717/Y (XNOR2X1_RVT)                     0.15       0.34 r
  U774/Y (NAND2X0_RVT)                     0.05       0.40 f
  U776/Y (OAI21X2_RVT)                     0.13       0.53 r
  U779/Y (AOI21X1_RVT)                     0.10       0.63 f
  U786/Y (OAI21X2_RVT)                     0.11       0.74 r
  U801/Y (AOI21X1_RVT)                     0.09       0.82 f
  U589/Y (OA21X1_RVT)                      0.07       0.89 f
  U588/Y (INVX4_RVT)                       0.05       0.94 r
  U499/Y (AO21X1_RVT)                      0.08       1.03 r
  U498/Y (XNOR2X1_RVT)                     0.11       1.13 r
  U888/Y (NAND2X0_RVT)                     0.03       1.17 f
  U893/Y (NAND2X0_RVT)                     0.04       1.21 r
  Delay3_out1_reg[35]/D (DFFX1_RVT)        0.00       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    1.26       1.26
  clock network delay (ideal)              0.00       1.26
  Delay3_out1_reg[35]/CLK (DFFX1_RVT)      0.00       1.26 r
  library setup time                      -0.05       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
