# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:30 on Aug 28,2018
# vcom -reportprogress 300 -93 -work work C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/simulator.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package P
# -- Loading package P
# -- Compiling entity simulator
# -- Compiling architecture sim of simulator
# End time: 14:48:30 on Aug 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/th_checker.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:30 on Aug 28,2018
# vcom -reportprogress 300 -93 -work work C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Final/th_checker.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package P
# -- Compiling entity th_checker
# -- Compiling architecture th_chck of th_checker
# End time: 14:48:31 on Aug 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.th_checker
# vsim work.th_checker 
# Start time: 14:48:38 on Aug 28,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.p
# Loading work.th_checker(th_chck)
force -freeze sim:/th_checker/inter_in_t(0) 0000000000001 0
force -freeze sim:/th_checker/inter_in_t(0) 0000000000001 0
force -freeze sim:/th_checker/inter_in_t(1) 0000000000101 0
force -freeze sim:/th_checker/inter_in_t(2) 0000000000111 0
force -freeze sim:/th_checker/inter_in_t(3) 0000000011001 0
force -freeze sim:/th_checker/inter_in_t(4) 0000000001001 0
force -freeze sim:/th_checker/inter_in_t(5) 0010000000001 0
force -freeze sim:/th_checker/inter_in_t(6) 1000000000001 0
force -freeze sim:/th_checker/inter_in_t(7) 0000000011001 0
force -freeze sim:/th_checker/inter_in_t(8) 0000000000111 0
force -freeze sim:/th_checker/inter_in_t(9) 0000001100001 0
force -freeze sim:/th_checker/inter_in_t {{{0000000000001} {0000000000101} {0000000000111} {0000000011001} {0000000001001} {0010000000001} {1000000000001} {0000000011001} {0000000000111} {0000001100001}}} 0
# ** Error: (vsim-3455) Can force arrays only if they are one-dimensional arrays of character enums.
# 
force -freeze sim:/th_checker/th(0) 00000001 0
force -freeze sim:/th_checker/th(1) 10000000 0
force -freeze sim:/th_checker/th(2) 10000010 0
force -freeze sim:/th_checker/th(3) 10010000 0
force -freeze sim:/th_checker/th(4) 00000001 0
force -freeze sim:/th_checker/th(5) 10000100 0
force -freeze sim:/th_checker/th(6) 10000011 0
force -freeze sim:/th_checker/th(7) 11000000 0
force -freeze sim:/th_checker/th(8) 10000001 0
force -freeze sim:/th_checker/th(9) 10000111 0
run
run
run
run
run
force -freeze sim:/th_checker/continue_t 1 0
run
run
run
run
force -freeze sim:/th_checker/inter_in_t(2) 0000000020111 0
# ** Error: (vsim-4026) Value "'2'" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: 0000000020111 0.
# 
force -freeze sim:/th_checker/inter_in_t(2) 0000000100111 0
run
run
run
run
run
force -freeze sim:/th_checker/continue_t 2 0
run
run
run
run
# End time: 18:15:01 on Aug 29,2018, Elapsed time: 27:26:23
# Errors: 2, Warnings: 0
