
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106095                       # Number of seconds simulated
sim_ticks                                106095384294                       # Number of ticks simulated
final_tick                               630922977831                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162621                       # Simulator instruction rate (inst/s)
host_op_rate                                   205913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1976811                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341344                       # Number of bytes of host memory used
host_seconds                                 53669.96                       # Real time elapsed on the host
sim_insts                                  8727880910                       # Number of instructions simulated
sim_ops                                   11051322991                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2679680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1819136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1306496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1308032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1864576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1920768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3060096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1006592                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15004672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5463168                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5463168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20935                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14212                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10207                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        23907                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7864                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42681                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42681                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25257272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17146231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12314353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12328830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17574525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18104162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28842876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9487613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141426247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49465                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             370384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51492985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51492985                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51492985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25257272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17146231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12314353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12328830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17574525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18104162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28842876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9487613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192919231                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20724707                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16947014                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023352                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8660556                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8183398                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133935                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90040                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201234383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117575980                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20724707                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10317333                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24649247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5869938                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3387587                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12372201                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2040063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233073300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208424053     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1339647      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2112946      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3366289      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1389674      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1559513      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652827      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1082439      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12145912      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233073300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081457                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462124                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199419228                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5217290                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24572643                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62523                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3801613                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400263                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          471                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143594964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3067                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3801613                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199722791                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1669466                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2683656                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24335379                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       860390                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143517076                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18454                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       327214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27882                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199258397                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667615345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667615345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29016555                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36527                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20061                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2626414                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13683065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7351745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221337                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1667043                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143327998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135709722                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       167251                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18099906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40182218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233073300                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274136                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175860066     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22956164      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12564819      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8555470      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8005362      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2302268      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1799739      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       609008      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       420404      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233073300                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31575     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         98108     38.73%     51.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123602     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113684873     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2143841      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12547071      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7317476      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135709722                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533397                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253285                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504913279                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161466022                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133522197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135963007                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       411333                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2446667                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1531                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       208728                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8446                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3801613                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1154099                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121896                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143364752                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13683065                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7351745                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20037                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1531                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336144                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133771963                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11797651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1937758                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19113490                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18824177                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7315839                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525781                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133523207                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133522197                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78067400                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203954302                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382769                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20790386                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2066361                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229271687                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388262                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179507734     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24100844     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9385815      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5051429      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3786307      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113089      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1305034      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1164522      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2856913      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229271687                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2856913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369779080                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290531793                       # The number of ROB writes
system.switch_cpus0.timesIdled                3240938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21352083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544254                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544254                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393043                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393043                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603260207                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185085622                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133926687                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20802732                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17063687                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2036736                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8632861                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8143930                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2134311                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91528                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    198641728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118210881                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20802732                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10278241                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26007716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5762638                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5951503                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12232851                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2021023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234295407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208287691     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2812626      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3267188      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1794070      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2080084      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1134727      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          773988      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2012730      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12132303      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234295407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081764                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464619                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197048705                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7575159                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25799645                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       196505                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3675391                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3372264                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        19063                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144281674                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        94283                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3675391                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197353459                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2868678                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3839860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25704499                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       853518                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144195379                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          234                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        226157                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       395583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    200427154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    671409557                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    671409557                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171353769                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29073378                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37626                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20907                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2276783                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13746500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7499092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       198641                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1654988                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143988129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136129895                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       183312                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17843689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41243598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4056                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234295407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581018                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176911194     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23105007      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12390709      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8581122      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7500517      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3839347      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       920355      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       598077      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       449079      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234295407                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          36227     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        123299     42.24%     54.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       132373     45.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113959948     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2130220      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16687      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12577330      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7445710      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136129895                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535048                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             291899                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002144                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    507030408                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161870825                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133901185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136421794                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345171                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2392531                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          837                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1297                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       152914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8343                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3675391                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2363129                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       150374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144025967                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13746500                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7499092                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20901                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1297                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1185040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2324616                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134142044                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11819244                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1987851                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19263182                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18775085                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7443938                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527235                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133903377                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133901185                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79593439                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208414774                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526289                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381899                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100623350                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123452570                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20574833                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2048302                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230620016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180188190     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23386680     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9796360      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5892539      2.56%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4080394      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2635061      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1364201      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1099262      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2177329      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230620016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100623350                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123452570                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18700147                       # Number of memory references committed
system.switch_cpus1.commit.loads             11353969                       # Number of loads committed
system.switch_cpus1.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17668121                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111297509                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2511655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2177329                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372469414                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291730283                       # The number of ROB writes
system.switch_cpus1.timesIdled                3038639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20129976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100623350                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123452570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100623350                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.528492                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.528492                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395493                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395493                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       605154641                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185857469                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134686235                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33626                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus2.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21034874                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17212092                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2061348                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8863894                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8292563                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2176413                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93947                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    202803971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117554966                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21034874                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10468976                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24557972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5603302                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4347648                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12408074                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2062904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    235224802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210666830     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1151161      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1822857      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2465211      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2536703      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2145392      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1195932      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1781456      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11459260      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    235224802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082676                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462041                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200744463                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6424528                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24514164                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26803                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3514841                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3461123                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144277717                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1937                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3514841                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       201295369                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1356464                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3809550                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23997101                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1251474                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144224098                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        170664                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       545845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    201266425                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    670915008                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    670915008                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174737110                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26529308                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36235                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19056                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3745031                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13515014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7317702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85986                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1773905                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         144050588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136918559                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18788                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15741183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37512350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    235224802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582075                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272604                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177228002     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23892696     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12098745      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9079100      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7140277      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2887551      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1822262      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       950714      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       125455      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    235224802                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25510     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         83390     36.62%     47.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118839     52.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115159226     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038604      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17175      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12409463      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7294091      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136918559                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538148                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             227739                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    509308447                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159828699                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134853674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137146298                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277297                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2163497                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96200                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3514841                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1073031                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121915                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    144087094                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13515014                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7317702                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19060                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2356572                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135018065                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11677122                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1900494                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18970930                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19193903                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7293808                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530678                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134853936                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134853674                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77418144                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        208594802                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530032                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371141                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101860068                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125337571                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18749554                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2087343                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231709961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540924                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180270196     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25507286     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9623153      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4588684      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3887501      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2220621      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1929047      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       877248      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2806225      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231709961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101860068                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125337571                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18573017                       # Number of memory references committed
system.switch_cpus2.commit.loads             11351515                       # Number of loads committed
system.switch_cpus2.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18073729                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112927780                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2580969                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2806225                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           372990159                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          291689154                       # The number of ROB writes
system.switch_cpus2.timesIdled                3075442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19200581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101860068                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125337571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101860068                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497793                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497793                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400353                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400353                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       607705054                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187864129                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133738210                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34614                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus3.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21034614                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17211392                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2060473                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8854576                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8291931                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2176632                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94106                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    202810294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             117561334                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21034614                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10468563                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24559884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5600913                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4341883                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12407625                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2062108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    235225754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.956034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210665870     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1150964      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1823775      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2467154      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2535139      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2145604      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1196514      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1780608      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11460126      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    235225754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082675                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462066                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       200748884                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6420556                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24516223                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26766                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3513322                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3461499                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144285318                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1953                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3513322                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201299840                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1352557                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3808929                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23999246                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1251857                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144232471                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        170792                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       546108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    201284235                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    670953404                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    670953404                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174768920                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26515315                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36224                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19044                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3748296                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13514668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7318938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        86150                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1756591                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144058642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136935607                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18810                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15726108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1702                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    235225754                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582145                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272771                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    177237735     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23875519     10.15%     85.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12094965      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9088423      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7141369      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2888595      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1823713      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       949320      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       126115      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    235225754                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25649     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         83387     36.61%     47.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       118727     52.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115171632     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2039157      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17178      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12412114      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7295526      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136935607                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538215                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             227763                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    509343541                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159821664                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134871106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137163370                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       278685                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2161089                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        96136                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3513322                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1069310                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       121765                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144095138                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        52426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13514668                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7318938                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19046                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        103069                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1201109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1153228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2354337                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135035300                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11679201                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1900307                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18974445                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19196685                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7295244                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530746                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134871338                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134871106                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         77428205                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208615868                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530101                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371152                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101878565                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125360379                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18734789                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34649                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2086469                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    231712432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541017                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389637                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180275137     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25499877     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9627947      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4588480      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3881060      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2219983      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1933677      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       877217      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2809054      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    231712432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101878565                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125360379                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18576381                       # Number of memory references committed
system.switch_cpus3.commit.loads             11353579                       # Number of loads committed
system.switch_cpus3.commit.membars              17286                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18077050                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112948304                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2581442                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2809054                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372997844                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          291703724                       # The number of ROB writes
system.switch_cpus3.timesIdled                3074402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19199629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101878565                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125360379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101878565                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497340                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497340                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400426                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400426                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       607781954                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187886150                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      133747746                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34618                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20805519                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17062016                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2034275                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8619831                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8136429                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2136198                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91491                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    198561547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             118251319                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20805519                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10272627                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26012587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5767090                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6014515                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12228806                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2018953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    234289945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208277358     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2817750      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3258510      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1791843      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2079466      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1135379      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          771488      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2015085      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12143066      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    234289945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081775                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464778                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       196970255                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7636131                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25805790                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       195491                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3682276                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3376771                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19014                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     144352686                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        94190                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3682276                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197274785                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2815274                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3958123                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25709597                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       849888                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     144265647                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        223712                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       395042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    200497923                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    671751037                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    671751037                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171328502                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29169400                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37723                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21004                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2270131                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13765146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7505506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       198852                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1659696                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         144056572                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136166765                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       189046                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17934632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     41483131                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    234289945                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581189                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270437                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176912667     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23080477      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12396588      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8583159      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7504563      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3846442      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       918523      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       598173      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       449353      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    234289945                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35823     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        125747     42.85%     55.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131896     44.94%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113977164     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2130616      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16684      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12590377      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7451924      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136166765                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535193                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             293466                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    507105986                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162030322                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133921785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136460231                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       344754                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2412786                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          856                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1309                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       160372                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8343                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3682276                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2311880                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       149222                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    144094506                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        53777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13765146                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7505506                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21001                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        105504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1309                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1180357                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1141486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2321843                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134171604                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11824468                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1995160                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19274610                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18775260                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7450142                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527351                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133923999                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133921785                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79601621                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        208477619                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526370                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381823                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100608611                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123434568                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20661251                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2045950                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230607669                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.535258                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354433                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180188252     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23380632     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9794144      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5891677      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4075307      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2634855      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1363963      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1099376      0.48%     99.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2179463      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230607669                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100608611                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123434568                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18697494                       # Number of memory references committed
system.switch_cpus4.commit.loads             11352360                       # Number of loads committed
system.switch_cpus4.commit.membars              16790                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17665571                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        111281283                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2511303                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2179463                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           372523349                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          291873997                       # The number of ROB writes
system.switch_cpus4.timesIdled                3037643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20135438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100608611                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123434568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100608611                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.528863                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.528863                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395435                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395435                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       605257834                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      185876662                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      134729530                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33624                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19374943                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17300098                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1545348                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12969831                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12652829                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1163850                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46766                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    204857605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110032772                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19374943                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13816679                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24537549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5058157                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2906111                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12392999                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1516869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    235805411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.522825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.764798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       211267862     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3740273      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1888707      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3702556      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1187488      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3428417      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          540613      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          872178      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9177317      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    235805411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076152                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432476                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       202494539                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5316269                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24488828                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19792                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3485979                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1829516                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18142                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     123089399                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34339                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3485979                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       202760519                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3162711                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1342346                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24244545                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       809307                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122919077                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         95399                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       640877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    161099805                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    557085801                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    557085801                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130742692                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30357103                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16508                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8355                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1776687                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22177234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3599652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24237                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       817988                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         122286769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114540913                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73981                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21979273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     45064598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    235805411                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485743                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098147                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    185565002     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15841986      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16796484      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9761369      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5027841      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1258341      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1490736      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34849      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28803      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    235805411                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         191851     57.45%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77398     23.18%     80.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64691     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89817832     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       897991      0.78%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20247826     17.68%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3569111      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114540913                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450195                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             333940                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465295158                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144282922                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111633424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114874853                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        89208                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4505017                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        82137                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3485979                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2130024                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       100478                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    122303429                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        14270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22177234                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3599652                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8350                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1893                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1044395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       593002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1637397                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    113088610                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19956471                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1452303                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23525375                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17191336                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3568904                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444486                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111658621                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111633424                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67562875                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        147135258                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.438767                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459189                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88972184                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    100164945                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22142891                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1535650                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    232319432                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431152                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302016                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    195022750     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14652548      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9416813      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2962634      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4919510      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       958355      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       608113      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       557296      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3221413      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    232319432                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88972184                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     100164945                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21189728                       # Number of memory references committed
system.switch_cpus5.commit.loads             17672213                       # Number of loads committed
system.switch_cpus5.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15368673                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87534655                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1252160                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3221413                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           351405517                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          248104467                       # The number of ROB writes
system.switch_cpus5.timesIdled                4552451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18619972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88972184                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            100164945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88972184                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.859606                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.859606                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349699                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349699                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       525663486                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      145457752                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130731115                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19871953                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17930003                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1040247                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7502124                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7112548                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1099539                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46068                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210636936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125054049                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19871953                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8212087                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24734213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3260434                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4636586                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12089482                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1045782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    242201967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       217467754     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          888360      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1805217      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          754117      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4119685      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3654110      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          709693      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1478665      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11324366      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    242201967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078105                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491516                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209519322                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5766889                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24644361                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77672                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2193720                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1745685                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          512                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146646161                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2785                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2193720                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209723126                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4044384                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1074424                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24529136                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       637174                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146570551                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          104                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        274623                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       231345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2824                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172046661                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690419246                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690419246                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152800145                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19246494                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17027                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8595                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1612933                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34600176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17507881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160595                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       851368                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146287868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140735991                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71638                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11154362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26674348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    242201967                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581069                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378741                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    192248240     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14911912      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12287375      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5311423      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6732580      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6535474      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3700151      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       292032      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       182780      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    242201967                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356678     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2781499     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80609      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88273174     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1229729      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8429      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33754531     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17470128     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140735991                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553152                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3218786                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022871                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    526964373                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157462863                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139539608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143954777                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253478                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1314842                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3563                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104172                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12464                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2193720                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3681524                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       181760                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146305020                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34600176                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17507881                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8597                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        124727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3563                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       606637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       613912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1220549                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139752124                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33640690                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       983867                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51109375                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18312165                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17468685                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549285                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139544084                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139539608                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75357155                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148442174                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548450                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507653                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113417143                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133283486                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13035583                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1063125                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    240008247                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555329                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379231                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    191711260     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17597896      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8266007      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8180866      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2223444      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9524314      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       710607      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       518834      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1275019      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    240008247                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113417143                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133283486                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50689043                       # Number of memory references committed
system.switch_cpus6.commit.loads             33285334                       # Number of loads committed
system.switch_cpus6.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17600724                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118520931                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1290911                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1275019                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           385051959                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          294832098                       # The number of ROB writes
system.switch_cpus6.timesIdled                4622878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12223416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113417143                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133283486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113417143                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.243271                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.243271                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445778                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445778                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       690936404                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162012859                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174667511                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               254425383                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23131216                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19257572                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2101227                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8787588                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8453237                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2489072                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97656                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201223538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             126892369                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23131216                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10942309                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26448610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5851455                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6327302                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12495841                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2008834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    237730612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.031737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       211282002     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1623747      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2035357      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3252903      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1372454      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1758135      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2043162      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          938515      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13424337      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    237730612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090916                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498741                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200038677                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7626065                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26322806                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12454                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3730609                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3522632                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          553                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     155118475                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2287                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3730609                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200241332                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         647077                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6413040                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26132490                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       566056                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     154162693                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         81527                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       394816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    215297009                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    716880933                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    716880933                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180186267                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        35110725                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37269                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19399                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1990635                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14439298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7550159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84935                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1713867                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         150519410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37407                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        144415048                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       146150                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18227618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37119892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    237730612                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607474                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328217                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    176542135     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27902938     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11415779      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6391456      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8663605      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2669262      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2623609      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1410824      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       111004      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    237730612                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         994699     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        136425     10.83%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       128746     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    121662672     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1973998      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17869      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13233140      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7527369      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     144415048                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567613                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1259870                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008724                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527966728                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    168785140                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    140658972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     145674918                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       107144                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2728144                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       108275                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3730609                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         492235                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        61985                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    150556823                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       117655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14439298                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7550159                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19400                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         54105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1242950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1182774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2425724                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    141902911                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13016894                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2512137                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20543674                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20069288                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7526780                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557739                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             140659407                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            140658972                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         84268231                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        226366989                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552850                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372264                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104828095                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129172555                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21384870                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2119220                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    234000003                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552019                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372543                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    179330066     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27708297     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10057559      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5011133      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4584209      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1922900      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1907393      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       907521      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2570925      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    234000003                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104828095                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129172555                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19153033                       # Number of memory references committed
system.switch_cpus7.commit.loads             11711149                       # Number of loads committed
system.switch_cpus7.commit.membars              17982                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18723262                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116297361                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2667388                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2570925                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           381985775                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          304845490                       # The number of ROB writes
system.switch_cpus7.timesIdled                3051662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16694771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104828095                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129172555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104828095                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.427072                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.427072                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412019                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412019                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       638483803                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      196539304                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      143454492                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         36014                       # number of misc regfile writes
system.l2.replacements                         117240                       # number of replacements
system.l2.tagsinuse                      32764.241884                       # Cycle average of tags in use
system.l2.total_refs                          2034312                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150004                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.561718                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           224.356467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.605341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3725.993902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.924655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2860.659566                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.523158                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2113.910386                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.894218                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2084.465938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.767038                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2944.913442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.652509                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2948.986935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.762814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4872.271390                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.499314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1621.027652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1445.178905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1279.401001                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            936.338737                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            959.669046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1174.788607                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1237.773769                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1446.817513                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            823.059582                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.113708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.087300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.063613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.089872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.089996                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.148690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.049470                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.044103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.039044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.028575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.029287                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.035852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.037774                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.044153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.025118                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51838                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31289                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        41800                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        40565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        57139                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        28903                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  325031                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           113635                       # number of Writeback hits
system.l2.Writeback_hits::total                113635                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1130                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51975                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        41956                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        40636                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        57217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        29117                       # number of demand (read+write) hits
system.l2.demand_hits::total                   326161                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51975                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42344                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31456                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31449                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        41956                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        40636                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        57217                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        29117                       # number of overall hits
system.l2.overall_hits::total                  326161                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14205                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10219                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        15006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        23907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7864                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117213                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14212                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14567                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        15006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        23907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117224                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20935                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14212                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10207                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10219                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14567                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        15006                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        23907                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7864                       # number of overall misses
system.l2.overall_misses::total                117224                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5871847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3430000517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5972395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2346849170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6123000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1675272336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5913732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1677944851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5621877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2405165269                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5422471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2448448089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5733998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3899926345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5431691                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1297397861                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19227095449                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1116327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       657589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1773916                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5871847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3430000517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5972395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2347965497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1675272336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5913732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1677944851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5621877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2405822858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5422471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2448448089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5733998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3899926345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5431691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1297397861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19228869365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5871847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3430000517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5972395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2347965497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6123000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1675272336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5913732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1677944851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5621877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2405822858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5422471                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2448448089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5733998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3899926345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5431691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1297397861                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19228869365                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        56393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        41508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        56363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        55571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              442244                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       113635                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            113635                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1141                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72910                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        56556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41663                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        41668                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        56523                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        55642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        81124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72910                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        56556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41663                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        41668                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        56523                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        55642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        81124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443385                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.287675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.251893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.245922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.258379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.270033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.294981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.213887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265041                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.042945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.025000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009641                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.287135                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.244990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.257718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.269688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.294697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.212650                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264384                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.287135                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.244990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.257718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.269688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.294697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.212650                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264384                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150560.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163840.483258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153138.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165212.894755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149341.463415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164129.747820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147843.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164198.537137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 147944.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165155.892948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154927.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163164.606757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147025.589744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163129.056134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150880.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164979.382121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164035.520369                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 159475.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 164397.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161265.090909                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150560.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163840.483258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153138.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165210.068745                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149341.463415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164129.747820                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147843.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164198.537137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 147944.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165155.684630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154927.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163164.606757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147025.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163129.056134                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150880.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164979.382121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164035.260399                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150560.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163840.483258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153138.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165210.068745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149341.463415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164129.747820                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147843.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164198.537137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 147944.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165155.684630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154927.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163164.606757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147025.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163129.056134                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150880.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164979.382121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164035.260399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42681                       # number of writebacks
system.l2.writebacks::total                     42681                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        15006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        23907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7864                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           117213                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        15006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        23907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            117224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        15006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        23907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           117224                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3600649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2210587276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3697774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1519401450                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3731607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1080767354                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3586928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1082772705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3413411                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1556840386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3387293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1573983005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3462131                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2507827493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3333790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    839430604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12399823856                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       708534                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       424253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1132787                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3600649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2210587276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3697774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1520109984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3731607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1080767354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3586928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1082772705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3413411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1557264639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3387293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1573983005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3462131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2507827493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3333790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    839430604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12400956643                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3600649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2210587276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3697774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1520109984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3731607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1080767354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3586928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1082772705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3413411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1557264639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3387293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1573983005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3462131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2507827493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3333790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    839430604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12400956643                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.287675                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.251893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.245922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.258379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.270033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.294981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.213887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265041                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009641                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.287135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.244990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.257718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.269688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.294697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.212650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.287135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.244990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.257718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.269688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.294697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.212650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264384                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92324.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105592.895916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94814.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106962.439282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91014.804878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105884.917606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89673.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105956.816225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 89826.605263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106903.823800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96779.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104890.244236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 88772.589744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104899.296984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92605.277778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106743.464395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105788.810593                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 101219.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 106063.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102980.636364                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92324.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105592.895916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94814.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106959.610470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91014.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105884.917606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89673.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105956.816225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 89826.605263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106903.592984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96779.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104890.244236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 88772.589744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104899.296984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92605.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106743.464395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105788.547081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92324.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105592.895916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94814.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106959.610470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91014.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105884.917606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89673.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105956.816225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 89826.605263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106903.592984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96779.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104890.244236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 88772.589744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104899.296984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92605.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106743.464395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105788.547081                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               528.418386                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012380198                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1910151.316981                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.418386                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061568                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.846824                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12372149                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12372149                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12372149                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12372149                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12372149                       # number of overall hits
system.cpu0.icache.overall_hits::total       12372149                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7926014                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7926014                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7926014                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7926014                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7926014                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7926014                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12372201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12372201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12372201                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12372201                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12372201                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12372201                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152423.346154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152423.346154                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152423.346154                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152423.346154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152423.346154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152423.346154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6353831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6353831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6353831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6353831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6353831                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6353831                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158845.775000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158845.775000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158845.775000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158845.775000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158845.775000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158845.775000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72910                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180700541                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73166                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2469.733770                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.201757                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.798243                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914851                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085149                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577933                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577933                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108672                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108672                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19847                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19847                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15686605                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15686605                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15686605                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15686605                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184933                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184933                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          829                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185762                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185762                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185762                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185762                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20704450408                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20704450408                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     70773751                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     70773751                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20775224159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20775224159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20775224159                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20775224159                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8762866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8762866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15872367                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15872367                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15872367                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15872367                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011703                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011703                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011703                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011703                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111956.494557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111956.494557                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85372.437877                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85372.437877                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111837.857899                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111837.857899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111837.857899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111837.857899                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13529                       # number of writebacks
system.cpu0.dcache.writebacks::total            13529                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112160                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112160                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          692                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112852                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112852                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72773                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72773                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72910                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7064911154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7064911154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9096715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9096715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7074007869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7074007869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7074007869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7074007869                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004594                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97081.488382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97081.488382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66399.379562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66399.379562                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97023.835811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97023.835811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97023.835811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97023.835811                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.553923                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007795246                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1930642.233716                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.553923                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.834221                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12232800                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12232800                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12232800                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12232800                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12232800                       # number of overall hits
system.cpu1.icache.overall_hits::total       12232800                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7984435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7984435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7984435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7984435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7984435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7984435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12232851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12232851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12232851                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12232851                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12232851                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12232851                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156557.549020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156557.549020                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156557.549020                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156557.549020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156557.549020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156557.549020                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6480193                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6480193                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6480193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6480193                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6480193                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6480193                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162004.825000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162004.825000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162004.825000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162004.825000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162004.825000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162004.825000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56556                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172058906                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56812                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3028.566254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.870817                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.129183                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913558                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086442                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8623082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8623082                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7306303                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7306303                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17874                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16813                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16813                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15929385                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15929385                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15929385                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15929385                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       193374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193374                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3872                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       197246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        197246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       197246                       # number of overall misses
system.cpu1.dcache.overall_misses::total       197246                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23206390982                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23206390982                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    486913954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    486913954                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23693304936                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23693304936                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23693304936                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23693304936                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8816456                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8816456                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7310175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7310175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16126631                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16126631                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16126631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16126631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021933                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021933                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000530                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012231                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120007.813781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120007.813781                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 125752.570764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125752.570764                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120120.585137                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120120.585137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120120.585137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120120.585137                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22905                       # number of writebacks
system.cpu1.dcache.writebacks::total            22905                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       136981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       136981                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3709                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3709                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       140690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       140690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       140690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       140690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56393                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          163                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56556                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56556                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5284197071                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5284197071                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11453839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11453839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5295650910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5295650910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5295650910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5295650910                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003507                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003507                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003507                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003507                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93703.067242                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93703.067242                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70268.950920                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70268.950920                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93635.527795                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93635.527795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93635.527795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93635.527795                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.503103                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006671124                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943380.548263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.503103                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066511                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827729                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12408022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12408022                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12408022                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12408022                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12408022                       # number of overall hits
system.cpu2.icache.overall_hits::total       12408022                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7943775                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7943775                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7943775                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7943775                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7943775                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7943775                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12408074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12408074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12408074                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12408074                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12408074                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12408074                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152764.903846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152764.903846                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152764.903846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152764.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152764.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152764.903846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6716208                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6716208                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6716208                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6716208                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6716208                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6716208                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156190.883721                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156190.883721                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156190.883721                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156190.883721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156190.883721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156190.883721                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41663                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165985814                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41919                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3959.679716                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.522304                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.477696                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912196                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087804                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8539380                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8539380                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7187319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7187319                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18925                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18925                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17307                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17307                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15726699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15726699                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15726699                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15726699                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133299                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          938                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          938                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134237                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134237                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134237                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134237                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15179998047                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15179998047                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     79941349                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     79941349                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15259939396                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15259939396                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15259939396                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15259939396                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8672679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8672679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7188257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7188257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17307                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17307                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15860936                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15860936                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15860936                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15860936                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015370                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000130                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008463                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008463                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113879.309275                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113879.309275                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85225.318763                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85225.318763                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113679.085468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113679.085468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113679.085468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113679.085468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9088                       # number of writebacks
system.cpu2.dcache.writebacks::total             9088                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91794                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91794                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          780                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          780                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        92574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        92574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        92574                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        92574                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41505                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41663                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41663                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3834487907                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3834487907                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10324408                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10324408                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3844812315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3844812315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3844812315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3844812315                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92386.168100                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92386.168100                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65344.354430                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65344.354430                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92283.616518                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92283.616518                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92283.616518                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92283.616518                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.475474                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1006670678                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947138.642166                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.475474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064865                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826082                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12407576                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12407576                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12407576                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12407576                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12407576                       # number of overall hits
system.cpu3.icache.overall_hits::total       12407576                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7624578                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7624578                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7624578                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7624578                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7624578                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7624578                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12407625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12407625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12407625                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12407625                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12407625                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12407625                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155603.632653                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155603.632653                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155603.632653                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155603.632653                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155603.632653                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155603.632653                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6493823                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6493823                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6493823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6493823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6493823                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6493823                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154614.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154614.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154614.833333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154614.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154614.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154614.833333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41668                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165987133                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41924                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3959.238932                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.522773                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.477227                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912198                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087802                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8539432                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8539432                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7188599                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7188599                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18910                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18910                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17309                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15728031                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15728031                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15728031                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15728031                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133427                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133427                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          953                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          953                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       134380                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        134380                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       134380                       # number of overall misses
system.cpu3.dcache.overall_misses::total       134380                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15179165408                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15179165408                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     81030704                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     81030704                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15260196112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15260196112                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15260196112                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15260196112                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8672859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8672859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7189552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7189552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17309                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17309                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15862411                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15862411                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15862411                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15862411                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015384                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015384                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008472                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008472                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008472                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113763.821475                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113763.821475                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85026.971668                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85026.971668                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113560.024647                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113560.024647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113560.024647                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113560.024647                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9160                       # number of writebacks
system.cpu3.dcache.writebacks::total             9160                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        91919                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        91919                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          793                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        92712                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        92712                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        92712                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        92712                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41508                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41508                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          160                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41668                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41668                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3837017757                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3837017757                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10411790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10411790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3847429547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3847429547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3847429547                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3847429547                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92440.439361                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92440.439361                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65073.687500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65073.687500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92335.354397                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92335.354397                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92335.354397                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92335.354397                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.551595                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007791203                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1934340.120921                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.551595                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060179                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832615                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12228757                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12228757                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12228757                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12228757                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12228757                       # number of overall hits
system.cpu4.icache.overall_hits::total       12228757                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7368606                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7368606                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7368606                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7368606                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7368606                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7368606                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12228806                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12228806                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12228806                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12228806                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12228806                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12228806                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150379.714286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150379.714286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150379.714286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150379.714286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150379.714286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150379.714286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6132098                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6132098                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6132098                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6132098                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6132098                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6132098                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157233.282051                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157233.282051                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157233.282051                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157233.282051                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157233.282051                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157233.282051                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56523                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172064092                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56779                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3030.417795                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.870282                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.129718                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913556                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086444                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8629283                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8629283                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7305280                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7305280                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17883                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17883                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16812                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16812                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15934563                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15934563                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15934563                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15934563                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       193188                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       193188                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3855                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3855                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       197043                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        197043                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       197043                       # number of overall misses
system.cpu4.dcache.overall_misses::total       197043                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  23269032009                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  23269032009                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    494975915                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    494975915                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23764007924                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23764007924                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23764007924                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23764007924                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8822471                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8822471                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7309135                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7309135                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16812                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16812                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16131606                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16131606                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16131606                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16131606                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021897                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021897                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000527                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012215                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012215                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012215                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012215                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 120447.605488                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 120447.605488                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 128398.421530                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 128398.421530                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 120603.157301                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 120603.157301                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 120603.157301                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 120603.157301                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21930                       # number of writebacks
system.cpu4.dcache.writebacks::total            21930                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       136825                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       136825                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3695                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3695                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       140520                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       140520                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       140520                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       140520                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56363                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56363                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          160                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56523                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56523                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56523                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56523                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5319549431                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5319549431                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10946125                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10946125                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5330495556                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5330495556                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5330495556                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5330495556                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003504                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003504                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94380.168391                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94380.168391                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68413.281250                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68413.281250                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94306.663765                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94306.663765                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94306.663765                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94306.663765                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.170492                       # Cycle average of tags in use
system.cpu5.icache.total_refs               926211500                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1645135.879218                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.756206                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.414286                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054096                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842010                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896107                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12392953                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12392953                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12392953                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12392953                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12392953                       # number of overall hits
system.cpu5.icache.overall_hits::total       12392953                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7081933                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7081933                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7081933                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7081933                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7081933                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7081933                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12392999                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12392999                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12392999                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12392999                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12392999                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12392999                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153955.065217                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153955.065217                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153955.065217                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153955.065217                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153955.065217                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153955.065217                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5817570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5817570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5817570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5817570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5817570                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5817570                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 161599.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 161599.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 161599.166667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 161599.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 161599.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 161599.166667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55642                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               223851583                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55898                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4004.643869                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.336334                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.663666                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.790376                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.209624                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18232144                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18232144                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3500569                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3500569                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8269                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8269                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8214                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21732713                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21732713                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21732713                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21732713                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       188798                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       188798                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          334                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       189132                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        189132                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       189132                       # number of overall misses
system.cpu5.dcache.overall_misses::total       189132                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20079065190                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20079065190                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29014808                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29014808                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20108079998                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20108079998                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20108079998                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20108079998                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18420942                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18420942                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3500903                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3500903                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21921845                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21921845                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21921845                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21921845                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010249                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010249                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008628                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008628                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008628                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008628                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106352.107491                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106352.107491                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86870.682635                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86870.682635                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106317.704027                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106317.704027                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106317.704027                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106317.704027                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7362                       # number of writebacks
system.cpu5.dcache.writebacks::total             7362                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       133227                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       133227                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          263                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          263                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       133490                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       133490                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       133490                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       133490                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55571                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55571                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55642                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55642                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5276377012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5276377012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4666360                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4666360                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5281043372                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5281043372                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5281043372                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5281043372                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94948.390563                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94948.390563                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65723.380282                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65723.380282                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94911.099026                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94911.099026                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94911.099026                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94911.099026                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               578.624780                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037030758                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1778783.461407                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.561792                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.062988                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061798                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865486                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.927283                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12089432                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12089432                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12089432                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12089432                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12089432                       # number of overall hits
system.cpu6.icache.overall_hits::total       12089432                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7771331                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7771331                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7771331                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7771331                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7771331                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7771331                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12089482                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12089482                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12089482                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12089482                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12089482                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12089482                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155426.620000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155426.620000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155426.620000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155426.620000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155426.620000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155426.620000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6299104                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6299104                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6299104                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6299104                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6299104                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6299104                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157477.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157477.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157477.600000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157477.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157477.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157477.600000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81124                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448693665                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81380                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5513.561870                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.906868                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.093132                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437136                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562864                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31752401                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31752401                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17386239                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17386239                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8494                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8494                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8482                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49138640                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49138640                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49138640                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49138640                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       284440                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       284440                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          259                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       284699                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        284699                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       284699                       # number of overall misses
system.cpu6.dcache.overall_misses::total       284699                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31274857106                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31274857106                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22496189                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22496189                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31297353295                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31297353295                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31297353295                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31297353295                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32036841                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32036841                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17386498                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17386498                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49423339                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49423339                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49423339                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49423339                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008879                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008879                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005760                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005760                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109952.387519                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109952.387519                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86857.872587                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86857.872587                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109931.377683                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109931.377683                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109931.377683                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109931.377683                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21370                       # number of writebacks
system.cpu6.dcache.writebacks::total            21370                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       203394                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       203394                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203575                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203575                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203575                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203575                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81046                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81046                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81124                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81124                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81124                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81124                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8079473990                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8079473990                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5424545                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5424545                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8084898535                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8084898535                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8084898535                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8084898535                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001641                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001641                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99689.978407                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99689.978407                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69545.448718                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69545.448718                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99660.994712                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99660.994712                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99660.994712                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99660.994712                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               492.351481                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1009858308                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2048394.133874                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.351481                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059858                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.789025                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12495788                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12495788                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12495788                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12495788                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12495788                       # number of overall hits
system.cpu7.icache.overall_hits::total       12495788                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7979453                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7979453                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7979453                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7979453                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7979453                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7979453                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12495841                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12495841                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12495841                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12495841                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12495841                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12495841                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150555.716981                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150555.716981                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150555.716981                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150555.716981                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150555.716981                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150555.716981                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5891515                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5891515                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5891515                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5891515                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5891515                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5891515                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155039.868421                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155039.868421                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155039.868421                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155039.868421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155039.868421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155039.868421                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36981                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163771606                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37237                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4398.088084                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.160929                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.839071                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910785                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089215                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9967823                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9967823                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7403331                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7403331                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19109                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19109                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18007                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18007                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17371154                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17371154                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17371154                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17371154                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        94880                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        94880                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2173                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2173                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        97053                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         97053                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        97053                       # number of overall misses
system.cpu7.dcache.overall_misses::total        97053                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9377500466                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9377500466                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    140968504                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    140968504                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9518468970                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9518468970                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9518468970                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9518468970                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10062703                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10062703                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7405504                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7405504                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18007                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18007                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17468207                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17468207                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17468207                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17468207                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009429                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009429                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005556                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005556                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98835.375906                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98835.375906                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64872.758399                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64872.758399                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98074.958734                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98074.958734                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98074.958734                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98074.958734                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        78571                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 19642.750000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8291                       # number of writebacks
system.cpu7.dcache.writebacks::total             8291                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        58113                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        58113                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1959                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1959                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        60072                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        60072                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        60072                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        60072                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36767                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36767                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          214                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36981                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36981                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36981                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36981                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3272813559                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3272813559                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15780725                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15780725                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3288594284                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3288594284                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3288594284                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3288594284                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002117                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002117                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89014.974270                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89014.974270                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73741.705607                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73741.705607                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88926.591601                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88926.591601                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88926.591601                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88926.591601                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
