<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z010_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Interface_(i1:s0)_(xfft_0_M_AXIS_DATA)[2]"/>
        <net name="Interface_(i1:s0)_(xfft_0_M_AXIS_DATA)[1]"/>
        <net name="Interface_(i1:s0)_(xfft_0_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Interface_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[2]"/>
        <net name="Interface_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[1]"/>
        <net name="Interface_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Interface_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[2]"/>
        <net name="Interface_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[1]"/>
        <net name="Interface_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="T_Channel_(i1:s0)_(xfft_0_M_AXIS_DATA)[2]"/>
        <net name="T_Channel_(i1:s0)_(xfft_0_M_AXIS_DATA)[1]"/>
        <net name="T_Channel_(i1:s0)_(xfft_0_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="T_Channel_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[2]"/>
        <net name="T_Channel_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[1]"/>
        <net name="T_Channel_(i1:s1)_(axis_dwidth_converter_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="CD4C83C823A6596D99AD09BE1335C6B0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="T_Channel_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[2]"/>
        <net name="T_Channel_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[1]"/>
        <net name="T_Channel_(i1:s2)_(floating_point_0_M_AXIS_RESULT)[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
