
*** Running vivado
    with args -log Pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Pipeline.tcl -notrace
Command: synth_design -top Pipeline -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 216189 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.699 ; free physical = 54627 ; free virtual = 67612
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:41]
INFO: [Synth 8-3491] module 'memoire_instruction' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:34' bound to instance 'Label_uut' of component 'memoire_instruction' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:135]
INFO: [Synth 8-638] synthesizing module 'memoire_instruction' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'memoire_instruction' (1#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:40]
INFO: [Synth 8-3491] module 'Banc_registres' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:34' bound to instance 'Label_uut1' of component 'Banc_registres' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Banc_registres' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Banc_registres' (2#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:46]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:37' bound to instance 'Label_uut2' of component 'ALU' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-3491] module 'Memoire_donnees' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:34' bound to instance 'Label_uut3' of component 'Memoire_donnees' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Memoire_donnees' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Memoire_donnees' (4#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (5#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:41]
WARNING: [Synth 8-3331] design memoire_instruction has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1314.898 ; gain = 143.324 ; free physical = 54617 ; free virtual = 67603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1314.898 ; gain = 143.324 ; free physical = 54621 ; free virtual = 67604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1314.898 ; gain = 143.324 ; free physical = 54621 ; free virtual = 67604
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/constrs_1/new/process.xdc]
Finished Parsing XDC File [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/constrs_1/new/process.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1673.281 ; gain = 0.000 ; free physical = 54360 ; free virtual = 67345
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54430 ; free virtual = 67415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54430 ; free virtual = 67415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54430 ; free virtual = 67415
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "P_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "M_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'memre_a_reg' and it is trimmed from '8' to '4' bits. [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:144]
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54484 ; free virtual = 67469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 288   
	                4 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 278   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memoire_instruction 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module Banc_registres 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Memoire_donnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][0]' (FDRE) to 'Label_uut1/P_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][0] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][1]' (FDRE) to 'Label_uut1/P_reg[8][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][1] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][2]' (FDRE) to 'Label_uut1/P_reg[8][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][2] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][3]' (FDRE) to 'Label_uut1/P_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][4]' (FDRE) to 'Label_uut1/P_reg[8][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][4] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][5]' (FDRE) to 'Label_uut1/P_reg[8][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][5] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][6]' (FDRE) to 'Label_uut1/P_reg[8][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][6] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[15][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[14][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[13][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[12][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[11][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[10][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][7]' (FDRE) to 'Label_uut1/P_reg[8][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[8][7] )
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[6]' (FDE) to 'lidi_c_reg[0]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[7]' (FDE) to 'lidi_c_reg[0]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[0]' (FDE) to 'lidi_c_reg[1]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[1]' (FDE) to 'lidi_c_reg[2]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[2]' (FDE) to 'lidi_c_reg[3]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[3]' (FDE) to 'lidi_c_reg[4]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[4]' (FDE) to 'lidi_c_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_c_reg[5] )
WARNING: [Synth 8-3332] Sequential element (Label_uut2/O_reg) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut2/C_reg) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (lidi_c_reg[5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut1/P_reg[8][7]) is unused and will be removed from module Pipeline.
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[176][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[177][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[178][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[179][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[180][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[181][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[182][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[183][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[184][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[185][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[186][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[187][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[188][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[189][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[190][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[191][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[172][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[173][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[174][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[175][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[160][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[161][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[162][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[163][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[168][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[169][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[170][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[171][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[164][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[165][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[166][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[167][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[148][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[149][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[150][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[151][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/M_reg[144][0]' (FDRE) to 'Label_uut3/M_reg[8][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/M_reg[83][7] )
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[83][7]) is unused and will be removed from module Pipeline.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54460 ; free virtual = 67449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54348 ; free virtual = 67337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54324 ; free virtual = 67313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54314 ; free virtual = 67303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54314 ; free virtual = 67303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54314 ; free virtual = 67303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54313 ; free virtual = 67302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54313 ; free virtual = 67302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54313 ; free virtual = 67302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54313 ; free virtual = 67302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    34|
|5     |LUT3   |     7|
|6     |LUT4   |    74|
|7     |LUT5   |    21|
|8     |LUT6   |    97|
|9     |MUXF7  |     5|
|10    |FDRE   |   217|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   480|
|2     |  Label_uut1 |Banc_registres  |   103|
|3     |  Label_uut2 |ALU             |   105|
|4     |  Label_uut3 |Memoire_donnees |   105|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54313 ; free virtual = 67302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1673.281 ; gain = 143.324 ; free physical = 54367 ; free virtual = 67356
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.281 ; gain = 501.707 ; free physical = 54370 ; free virtual = 67359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
260 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.281 ; gain = 513.461 ; free physical = 54322 ; free virtual = 67312
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.runs/synth_1/Pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_utilization_synth.rpt -pb Pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1697.293 ; gain = 0.000 ; free physical = 54356 ; free virtual = 67345
INFO: [Common 17-206] Exiting Vivado at Tue May 30 18:52:15 2023...
