INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/racket_compositor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module racket_compositor
