HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:HPMS_0
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||HPMS_0.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/101||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component HPMS_0_COREAHBLSRAM_0_COREAHBLSRAM in library COREAHBLSRAM_LIB||HPMS_0.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/102||CoreAHBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\CoreAHBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||HPMS_0.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/103||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||HPMS_0.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/104||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||HPMS_0.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/105||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||HPMS_0.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/106||corejtagdebug.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||HPMS_0.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/107||corespi.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||HPMS_0.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/108||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CG133 ||@W:No assignment to sramahb_ack_cnt||HPMS_0.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/550||AHBLSramIf.v(148);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/148
Implementation;Synthesis|| CL169 ||@W:Pruning register HWDATA_d[31:0] ||HPMS_0.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/551||AHBLSramIf.v(184);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning register HTRANS_d[1:0] ||HPMS_0.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/553||AHBLSramIf.v(184);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning register HBURST_d[2:0] ||HPMS_0.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/555||AHBLSramIf.v(184);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning register HSEL_d ||HPMS_0.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/557||AHBLSramIf.v(184);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning register HREADYIN_d ||HPMS_0.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/559||AHBLSramIf.v(184);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\AHBLSramIf.v'/linenumber/184
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr0||HPMS_0.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/584||lsram_2048to139264x8.v(364);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/364
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr1||HPMS_0.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/585||lsram_2048to139264x8.v(365);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/365
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr2||HPMS_0.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/586||lsram_2048to139264x8.v(366);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/366
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr3||HPMS_0.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/587||lsram_2048to139264x8.v(367);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/367
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr4||HPMS_0.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/588||lsram_2048to139264x8.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/368
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr5||HPMS_0.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/589||lsram_2048to139264x8.v(369);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/369
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr6||HPMS_0.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/590||lsram_2048to139264x8.v(370);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/370
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr7||HPMS_0.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/591||lsram_2048to139264x8.v(371);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/371
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr8||HPMS_0.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/592||lsram_2048to139264x8.v(372);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/372
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr9||HPMS_0.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/593||lsram_2048to139264x8.v(373);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/373
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr10||HPMS_0.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/594||lsram_2048to139264x8.v(374);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/374
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr11||HPMS_0.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/595||lsram_2048to139264x8.v(375);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/375
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr12||HPMS_0.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/596||lsram_2048to139264x8.v(376);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/376
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr13||HPMS_0.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/597||lsram_2048to139264x8.v(377);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/377
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr14||HPMS_0.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/598||lsram_2048to139264x8.v(378);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/378
Implementation;Synthesis|| CG133 ||@W:No assignment to writeAddr15||HPMS_0.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\synthesis\HPMS_0.srr'/linenumber/599||lsram_2048to139264x8.v(379);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\test_1_RISCV_2017_0209_0926\test_1_RISCV\component\work\HPMS_0\COREAHBLSRAM_0\rtl\vlog\core\lsram_2048to139264x8.v'/linenumber/379
Implementation;Synthesis||(null)||Please refer to the log file for details about 5682 Warning(s)||HPMS_0.srr;liberoaction://open_report/file/HPMS_0.srr||(null);(null)
Implementation;Place and Route;RootName:HPMS_0
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||HPMS_0_layout_log.log;liberoaction://open_report/file/HPMS_0_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||HPMS_0_generateBitstream.log;liberoaction://open_report/file/HPMS_0_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:HPMS_0
