{"componentChunkName":"component---src-templates-post-js","path":"/pensieve/cpu-simulation","result":{"data":{"markdownRemark":{"html":"<p>Developed a CPU having branch prediction, hazard handling, register renaming, out-of-order execution, 2 levels of cache, and MESI cache coherence protocol written in C and Verilog</p>","frontmatter":{"title":"CPU","description":"High Performance CPU Simulation","date":"2022-01","slug":"/pensieve/cpu-simulation","tags":["C","Verilog"]}}},"pageContext":{}},"staticQueryHashes":["1994492073","2009693873","3733036056","923920830"]}