Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 23 21:25:51 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    116         
TIMING-16  Warning           Large setup violation          1000        
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (236)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (236)
--------------------------------------------------
 There are 236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.650    -3275.687                   1430                 2896        0.109        0.000                      0                 2896        4.500        0.000                       0                  1631  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.650    -3275.687                   1430                 2896        0.109        0.000                      0                 2896        4.500        0.000                       0                  1631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1430  Failing Endpoints,  Worst Slack       -3.650ns,  Total Violation    -3275.687ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 1.696ns (20.994%)  route 6.383ns (79.006%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 10.138 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.921    13.780    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  latch_idex/inmediato_tmp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.434    10.138    latch_idex/i_clk
    SLICE_X37Y58         FDRE                                         r  latch_idex/inmediato_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.591    
                         clock uncertainty           -0.035    10.556    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.426    10.130    latch_idex/inmediato_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 1.696ns (20.994%)  route 6.383ns (79.006%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 10.138 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.921    13.780    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  latch_idex/rs_tmp_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.434    10.138    latch_idex/i_clk
    SLICE_X37Y58         FDRE                                         r  latch_idex/rs_tmp_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.591    
                         clock uncertainty           -0.035    10.556    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.426    10.130    latch_idex/rs_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 1.696ns (20.994%)  route 6.383ns (79.006%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 10.138 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.921    13.780    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.434    10.138    latch_idex/i_clk
    SLICE_X37Y58         FDRE                                         r  latch_idex/rt_dir_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.591    
                         clock uncertainty           -0.035    10.556    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.426    10.130    latch_idex/rt_dir_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/shamt_tmp_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 1.696ns (20.994%)  route 6.383ns (79.006%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 10.138 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.921    13.780    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  latch_idex/shamt_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.434    10.138    latch_idex/i_clk
    SLICE_X37Y58         FDRE                                         r  latch_idex/shamt_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.591    
                         clock uncertainty           -0.035    10.556    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.426    10.130    latch_idex/shamt_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/shamt_tmp_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 1.696ns (20.994%)  route 6.383ns (79.006%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 10.138 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.921    13.780    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  latch_idex/shamt_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.434    10.138    latch_idex/i_clk
    SLICE_X37Y58         FDRE                                         r  latch_idex/shamt_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.591    
                         clock uncertainty           -0.035    10.556    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.426    10.130    latch_idex/shamt_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.696ns (21.297%)  route 6.267ns (78.703%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.806    13.665    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  latch_idex/direccion_tmp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.438    10.142    latch_idex/i_clk
    SLICE_X45Y55         FDRE                                         r  latch_idex/direccion_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.595    
                         clock uncertainty           -0.035    10.560    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.426    10.134    latch_idex/direccion_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.696ns (21.297%)  route 6.267ns (78.703%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.806    13.665    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  latch_idex/direccion_tmp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.438    10.142    latch_idex/i_clk
    SLICE_X45Y55         FDRE                                         r  latch_idex/direccion_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.595    
                         clock uncertainty           -0.035    10.560    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.426    10.134    latch_idex/direccion_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.696ns (21.297%)  route 6.267ns (78.703%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.806    13.665    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  latch_idex/inmediato_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.438    10.142    latch_idex/i_clk
    SLICE_X45Y55         FDRE                                         r  latch_idex/inmediato_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.595    
                         clock uncertainty           -0.035    10.560    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.426    10.134    latch_idex/inmediato_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/op_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.696ns (21.297%)  route 6.267ns (78.703%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.806    13.665    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  latch_idex/op_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.438    10.142    latch_idex/i_clk
    SLICE_X45Y55         FDRE                                         r  latch_idex/op_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.595    
                         clock uncertainty           -0.035    10.560    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.426    10.134    latch_idex/op_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -3.531    

Slack (VIOLATED) :        -3.531ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.696ns (21.297%)  route 6.267ns (78.703%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.906     3.364    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.055    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.151 r  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.551     5.702    ex/i_clk
    SLICE_X32Y59         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456     6.158 r  ex/op_tmp_reg[3]/Q
                         net (fo=20, routed)          0.565     6.722    ex/alu/alu_tmp_reg[2][3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=27, routed)          0.776     7.622    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X31Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.746 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=10, routed)          0.614     8.360    ex/alu/sel0[5]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.484 f  ex/alu/o_ins_type_inferred_i_38/O
                         net (fo=1, routed)           0.451     8.936    ex/alu/o_ins_type_inferred_i_38_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=1, routed)           0.302     9.362    ex/alu/o_ins_type_inferred_i_22_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.486 f  ex/alu/o_ins_type_inferred_i_5/O
                         net (fo=2, routed)           0.476     9.962    ex/o_ins_type[3]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.086 r  ex/o_wb_reg_write_inferred_i_6/O
                         net (fo=5, routed)           0.441    10.526    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.650 r  ex/o_wb_reg_write_inferred_i_1/O
                         net (fo=3, routed)           0.688    11.339    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124    11.463 r  dtu/o_stall_inferred_i_4/O
                         net (fo=1, routed)           0.644    12.106    dtu/o_stall_inferred_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.230 f  dtu/o_stall_inferred_i_1/O
                         net (fo=73, routed)          0.505    12.735    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.124    12.859 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=139, routed)         0.806    13.665    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  latch_idex/rd_dir_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.438    10.142    latch_idex/i_clk
    SLICE_X45Y55         FDRE                                         r  latch_idex/rd_dir_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.453    10.595    
                         clock uncertainty           -0.035    10.560    
    SLICE_X45Y55         FDRE (Setup_fdre_C_R)       -0.426    10.134    latch_idex/rd_dir_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -3.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.157%)  route 0.310ns (61.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 6.850 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.776     6.002    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.047 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     6.261    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.287 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.564     6.850    exmem/i_clk
    SLICE_X37Y49         FDRE                                         r  exmem/res_tmp_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.146     6.996 r  exmem/res_tmp_reg[12]/Q
                         net (fo=3, routed)           0.310     7.306    mem/res_tmp_reg[31][12]
    SLICE_X42Y55         LUT4 (Prop_lut4_I1_O)        0.045     7.351 r  mem/o_res_inferred_i_20__0/O
                         net (fo=1, routed)           0.000     7.351    memwb/res_tmp_reg[31]_0[12]
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.911     6.325    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.381 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     6.618    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.647 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.831     7.478    memwb/i_clk
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.361     7.117    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.125     7.242    memwb/res_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                           7.351    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.550     1.433    transmisor/CLK
    SLICE_X46Y73         FDRE                                         r  transmisor/reg_instruccion_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  transmisor/reg_instruccion_reg[31]/Q
                         net (fo=1, routed)           0.050     1.647    transmisor/reg_instruccion_reg_n_0_[31]
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.692 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.692    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     1.944    transmisor/CLK
    SLICE_X47Y73         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.092     1.538    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.261%)  route 0.383ns (66.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 7.482 - 5.000 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 6.848 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.776     6.002    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.047 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     6.261    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.287 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.562     6.848    exmem/i_clk
    SLICE_X40Y50         FDRE                                         r  exmem/res_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.146     6.994 r  exmem/res_tmp_reg[2]/Q
                         net (fo=5, routed)           0.383     7.378    mem/res_tmp_reg[31][2]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.045     7.423 r  mem/o_res_inferred_i_30__0/O
                         net (fo=1, routed)           0.000     7.423    memwb/res_tmp_reg[31]_0[2]
    SLICE_X46Y47         FDRE                                         r  memwb/res_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.911     6.325    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.381 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     6.618    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.647 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.835     7.482    memwb/i_clk
    SLICE_X46Y47         FDRE                                         r  memwb/res_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361     7.121    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.124     7.245    memwb/res_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.245    
                         arrival time                           7.423    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.574ns  (logic 0.191ns (33.273%)  route 0.383ns (66.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 6.848 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.776     6.002    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.047 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     6.261    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.287 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.562     6.848    exmem/i_clk
    SLICE_X32Y51         FDRE                                         r  exmem/res_tmp_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.146     6.994 r  exmem/res_tmp_reg[27]/Q
                         net (fo=3, routed)           0.383     7.377    mem/res_tmp_reg[31][27]
    SLICE_X42Y55         LUT4 (Prop_lut4_I1_O)        0.045     7.422 r  mem/o_res_inferred_i_5__0/O
                         net (fo=1, routed)           0.000     7.422    memwb/res_tmp_reg[31]_0[27]
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.911     6.325    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.381 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     6.618    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.647 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.831     7.478    memwb/i_clk
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.366     7.112    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.125     7.237    memwb/res_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.422    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.550     1.433    transmisor/CLK
    SLICE_X46Y73         FDRE                                         r  transmisor/reg_instruccion_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  transmisor/reg_instruccion_reg[14]/Q
                         net (fo=1, routed)           0.082     1.679    transmisor/reg_instruccion_reg_n_0_[14]
    SLICE_X47Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.724    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     1.944    transmisor/CLK
    SLICE_X47Y73         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.091     1.537    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.551ns  (logic 0.191ns (34.662%)  route 0.360ns (65.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 6.847 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.776     6.002    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.047 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     6.261    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.287 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.561     6.847    exmem/i_clk
    SLICE_X35Y50         FDRE                                         r  exmem/res_tmp_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.146     6.993 r  exmem/res_tmp_reg[19]/Q
                         net (fo=3, routed)           0.360     7.353    mem/res_tmp_reg[31][19]
    SLICE_X43Y53         LUT4 (Prop_lut4_I1_O)        0.045     7.398 r  mem/o_res_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     7.398    memwb/res_tmp_reg[31]_0[19]
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.911     6.325    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.381 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     6.618    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.647 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.831     7.478    memwb/i_clk
    SLICE_X43Y53         FDRE                                         r  memwb/res_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.366     7.112    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.099     7.211    memwb/res_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.211    
                         arrival time                           7.398    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.577ns  (logic 0.212ns (36.766%)  route 0.365ns (63.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 6.847 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.776     6.002    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.047 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     6.261    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.287 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.561     6.847    exmem/i_clk
    SLICE_X30Y55         FDRE                                         r  exmem/res_tmp_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.167     7.014 r  exmem/res_tmp_reg[31]/Q
                         net (fo=3, routed)           0.365     7.379    mem/res_tmp_reg[31][31]
    SLICE_X42Y55         LUT4 (Prop_lut4_I1_O)        0.045     7.424 r  mem/o_res_inferred_i_1__0/O
                         net (fo=1, routed)           0.000     7.424    memwb/res_tmp_reg[31]_0[31]
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.911     6.325    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.381 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     6.618    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.647 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        0.831     7.478    memwb/i_clk
    SLICE_X42Y55         FDRE                                         r  memwb/res_tmp_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.366     7.112    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.124     7.236    memwb/res_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.236    
                         arrival time                           7.424    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    transmisor/CLK
    SLICE_X47Y72         FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.054     1.618    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.099     1.717 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.717    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     1.946    transmisor/CLK
    SLICE_X47Y72         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.091     1.526    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.550     1.433    transmisor/CLK
    SLICE_X45Y73         FDRE                                         r  transmisor/reg_instruccion_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  transmisor/reg_instruccion_reg[20]/Q
                         net (fo=1, routed)           0.054     1.616    transmisor/reg_instruccion_reg_n_0_[20]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.099     1.715 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.715    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X45Y73         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     1.944    transmisor/CLK
    SLICE_X45Y73         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.091     1.524    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    transmisor/CLK
    SLICE_X48Y71         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.062     1.627    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X48Y71         LUT6 (Prop_lut6_I3_O)        0.099     1.726 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.726    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.822     1.949    transmisor/CLK
    SLICE_X48Y71         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.091     1.528    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X33Y73   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y73   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y73   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y73   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y73   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 3.960ns (44.346%)  route 4.970ns (55.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=7, routed)           4.970     5.426    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.930 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.930    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 3.974ns (49.118%)  route 4.117ns (50.882%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.117     4.573    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.090 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.090    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 4.038ns (55.255%)  route 3.270ns (44.745%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y61         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.270     3.788    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.308 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.308    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.022ns (55.192%)  route 3.266ns (44.808%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X64Y61         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           3.266     3.784    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.288 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.288    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.165ns (57.813%)  route 3.039ns (42.187%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           3.039     3.517    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687     7.205 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.205    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 4.148ns (58.480%)  route 2.945ns (41.520%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           2.945     3.423    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670     7.093 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.093    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 4.054ns (57.691%)  route 2.973ns (42.309%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X64Y61         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           2.973     3.491    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.026 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.026    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 3.985ns (57.302%)  route 2.969ns (42.698%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
    SLICE_X65Y61         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.969     3.425    lopt_2
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.955 r  display1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.955    display1[1]
    W6                                                                r  display1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.029ns (57.934%)  route 2.925ns (42.066%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X64Y61         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.925     3.443    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.954 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.954    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 3.991ns (58.147%)  route 2.873ns (41.853%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X65Y61         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           2.873     3.329    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.864 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.864    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=4, routed)           0.075     0.203    transmisor/rs_dir_reg[2]
    SLICE_X49Y74         FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=6, routed)           0.067     0.208    transmisor/rs_dir_reg[0]
    SLICE_X49Y74         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=3, routed)           0.118     0.259    transmisor/rs_dir_reg[3]
    SLICE_X48Y74         FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[1]/C
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[1]/Q
                         net (fo=6, routed)           0.130     0.271    transmisor/contador_ticks_reg_n_0_[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.316 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.833%)  route 0.196ns (58.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    transmisor/rs_dir_reg[1]
    SLICE_X49Y74         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=6, routed)           0.167     0.308    transmisor/rs_dir_reg[0]
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  transmisor/rs_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    transmisor/p_0_in__0[0]
    SLICE_X49Y74         FDRE                                         r  transmisor/rs_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[1]/Q
                         net (fo=6, routed)           0.183     0.324    receptor/rec_data[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  receptor/dato[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    receptor/dato[1]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  receptor/dato_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    transmisor/rs_dir_reg[1]
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.043     0.369 r  transmisor/rs_dir[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    transmisor/p_0_in__0[4]
    SLICE_X48Y74         FDRE                                         r  transmisor/rs_dir_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruccion_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE                         0.000     0.000 r  instruccion_addr_reg[4]/C
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instruccion_addr_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    receptor/instruccion_addr_reg[4][3]
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.371 r  receptor/instruccion_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.371    data0[4]
    SLICE_X29Y54         FDRE                                         r  instruccion_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  transmisor/contador_ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    transmisor/contador_ticks[0]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  transmisor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.081ns  (logic 6.220ns (56.134%)  route 4.861ns (43.866%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.120    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.574 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[3]
                         net (fo=3, routed)           1.309     8.883    etapa_if/o_douta[21]
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.007 r  etapa_if/o_end_pipeline_inferred_i_6/O
                         net (fo=1, routed)           0.575     9.582    etapa_if/o_end_pipeline_inferred_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  etapa_if/o_end_pipeline_inferred_i_1/O
                         net (fo=75, routed)          2.977    12.683    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.201 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.201    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 2.855ns (39.117%)  route 4.444ns (60.883%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.120    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.574 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[3]
                         net (fo=3, routed)           1.309     8.883    etapa_if/o_douta[21]
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.007 r  etapa_if/o_end_pipeline_inferred_i_6/O
                         net (fo=1, routed)           0.575     9.582    etapa_if/o_end_pipeline_inferred_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  etapa_if/o_end_pipeline_inferred_i_1/O
                         net (fo=75, routed)          2.036    11.742    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.153    11.895 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.524    12.419    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y61         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 2.826ns (38.893%)  route 4.440ns (61.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.120    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.574 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[3]
                         net (fo=3, routed)           1.309     8.883    etapa_if/o_douta[21]
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.007 r  etapa_if/o_end_pipeline_inferred_i_6/O
                         net (fo=1, routed)           0.575     9.582    etapa_if/o_end_pipeline_inferred_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  etapa_if/o_end_pipeline_inferred_i_1/O
                         net (fo=75, routed)          2.036    11.742    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.866 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.520    12.386    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y61         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 2.855ns (40.158%)  route 4.254ns (59.842%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.120    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.574 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[3]
                         net (fo=3, routed)           1.309     8.883    etapa_if/o_douta[21]
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.007 r  etapa_if/o_end_pipeline_inferred_i_6/O
                         net (fo=1, routed)           0.575     9.582    etapa_if/o_end_pipeline_inferred_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  etapa_if/o_end_pipeline_inferred_i_1/O
                         net (fo=75, routed)          2.036    11.742    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.153    11.895 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.334    12.230    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y61         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 2.826ns (39.933%)  route 4.251ns (60.066%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.120    etapa_if/mem_inst/i_clk
    RAMB36_X1Y11         RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.574 f  etapa_if/mem_inst/BRAM_reg_1/DOADO[3]
                         net (fo=3, routed)           1.309     8.883    etapa_if/o_douta[21]
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.007 r  etapa_if/o_end_pipeline_inferred_i_6/O
                         net (fo=1, routed)           0.575     9.582    etapa_if/o_end_pipeline_inferred_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  etapa_if/o_end_pipeline_inferred_i_1/O
                         net (fo=75, routed)          2.036    11.742    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.866 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.331    12.197    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y61         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 0.919ns (22.000%)  route 3.258ns (78.000%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.060    transmisor/CLK
    SLICE_X50Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           1.187     6.765    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.889 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.500     7.389    transmisor/salida_i_3_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.513 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.885     8.398    transmisor/salida_i_1_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.153     8.551 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.686     9.237    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X48Y76         FDRE                                         r  transmisor/contador_ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 0.919ns (22.786%)  route 3.114ns (77.214%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.060    transmisor/CLK
    SLICE_X50Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           1.187     6.765    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.889 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.500     7.389    transmisor/salida_i_3_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.513 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.885     8.398    transmisor/salida_i_1_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.153     8.551 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.542     9.093    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X49Y75         FDRE                                         r  transmisor/contador_ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 0.919ns (22.786%)  route 3.114ns (77.214%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.060    transmisor/CLK
    SLICE_X50Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           1.187     6.765    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.889 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.500     7.389    transmisor/salida_i_3_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.513 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.885     8.398    transmisor/salida_i_1_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.153     8.551 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.542     9.093    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X49Y75         FDRE                                         r  transmisor/contador_ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 0.919ns (22.786%)  route 3.114ns (77.214%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.060    transmisor/CLK
    SLICE_X50Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           1.187     6.765    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.889 f  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.500     7.389    transmisor/salida_i_3_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.513 f  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.885     8.398    transmisor/salida_i_1_n_0
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.153     8.551 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=4, routed)           0.542     9.093    transmisor/contador_ticks[3]_i_1__0_n_0
    SLICE_X49Y75         FDRE                                         r  transmisor/contador_ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.948ns  (logic 0.890ns (22.543%)  route 3.058ns (77.457%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.060    transmisor/CLK
    SLICE_X50Y74         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           1.187     6.765    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.500     7.389    transmisor/salida_i_3_n_0
    SLICE_X51Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.513 r  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.880     8.393    transmisor/salida_i_1_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.517 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.491     9.008    transmisor/next_state
    SLICE_X51Y76         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.141ns (62.722%)  route 0.084ns (37.278%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     1.432    i_clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.084     1.657    wea0
    SLICE_X32Y73         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.553     1.436    receptor/CLK
    SLICE_X31Y80         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.114     1.691    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X31Y79         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.326%)  route 0.128ns (47.674%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    receptor/CLK
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.128     1.705    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X30Y80         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.948%)  route 0.114ns (41.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  transmisor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.114     1.713    transmisor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X51Y76         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.437    transmisor/CLK
    SLICE_X51Y77         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  transmisor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.136     1.715    transmisor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X51Y76         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.815%)  route 0.149ns (50.185%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  transmisor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.149     1.732    transmisor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X51Y76         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.802%)  route 0.149ns (50.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.149     1.732    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X50Y75         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     1.434    transmisor/CLK
    SLICE_X51Y75         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  transmisor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=4, routed)           0.111     1.687    transmisor/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.048     1.735 r  transmisor/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    transmisor/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X50Y75         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.338%)  route 0.122ns (39.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     1.432    i_clk_IBUF_BUFG
    SLICE_X33Y73         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDSE (Prop_fdse_C_Q)         0.141     1.573 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.122     1.695    receptor/Q[0]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.740 r  receptor/FSM_onehot_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    receptor_n_6
    SLICE_X32Y73         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.613%)  route 0.168ns (54.387%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.435    receptor/CLK
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.168     1.744    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X31Y79         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1189 Endpoints
Min Delay          1189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X42Y69         FDRE                                         r  etapa_id/gp/registros_reg[20][28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[29][10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X43Y69         FDRE                                         r  etapa_id/gp/registros_reg[29][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X43Y69         FDRE                                         r  etapa_id/gp/registros_reg[29][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[29][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.923ns  (logic 1.441ns (12.088%)  route 10.482ns (87.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 10.130 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)       10.482    11.923    etapa_id/gp/SS[0]
    SLICE_X43Y69         FDRE                                         r  etapa_id/gp/registros_reg[29][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.615     8.003    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.103 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.613    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.704 f  p_2_out_BUFG_inst/O
                         net (fo=1543, routed)        1.426    10.130    etapa_id/gp/i_clk
    SLICE_X43Y69         FDRE                                         r  etapa_id/gp/registros_reg[29][19]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X33Y73         FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.814     1.942    i_clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[3]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.054     0.195    transmisor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     1.947    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.059     0.207    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X31Y80         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     1.947    receptor/CLK
    SLICE_X31Y80         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     1.947    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.107     0.248    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     1.946    receptor/CLK
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X33Y73         FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.814     1.942    i_clk_IBUF_BUFG
    SLICE_X33Y73         FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[1]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X33Y73         FDRE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.814     1.942    i_clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.142%)  route 0.116ns (43.858%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[1]/C
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     0.264    transmisor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     1.947    transmisor/CLK
    SLICE_X50Y76         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.954%)  route 0.163ns (56.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.163     0.291    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     1.946    receptor/CLK
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.682%)  route 0.165ns (56.318%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[6]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.165     0.293    receptor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     1.946    receptor/CLK
    SLICE_X32Y79         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C





