\hypertarget{group___r_c_c___l_s_e___configuration}{}\doxysection{L\+SE Configuration}
\label{group___r_c_c___l_s_e___configuration}\index{LSE Configuration@{LSE Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+T\+A\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}\label{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}} 
\index{LSE Configuration@{LSE Configuration}!\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}!LSE Configuration@{LSE Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSE\_CONFIG}{\_\_HAL\_RCC\_LSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+S\+T\+A\+T\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{                                       \(\backslash\)}
\DoxyCodeLine{                      if((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}})            \(\backslash\)}
\DoxyCodeLine{                      \{                                        \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});    \(\backslash\)}
\DoxyCodeLine{                      \}                                        \(\backslash\)}
\DoxyCodeLine{                      else \textcolor{keywordflow}{if}((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}})   \(\backslash\)}
\DoxyCodeLine{                      \{                                        \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});   \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});    \(\backslash\)}
\DoxyCodeLine{                      \}                                        \(\backslash\)}
\DoxyCodeLine{                      else                                     \(\backslash\)}
\DoxyCodeLine{                      \{                                        \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});  \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}}); \(\backslash\)}
\DoxyCodeLine{                      \}                                        \(\backslash\)}
\DoxyCodeLine{                    \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Macro to configure the External Low Speed oscillator (L\+SE). 

\begin{DoxyNote}{Note}
Transition L\+SE Bypass to L\+SE On and L\+SE On to L\+SE Bypass are not supported by this macro. User should request a transition to L\+SE Off first and then L\+SE On or L\+SE Bypass. 

As the L\+SE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Bk\+Up\+Access()}} function before to configure the L\+SE (to be done once after reset). 

After enabling the L\+SE (R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON or R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+B\+Y\+P\+A\+SS), the application software should wait on L\+S\+E\+R\+DY flag to be set indicating that L\+SE clock is stable and can be used to clock the R\+TC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+S\+T\+A\+T\+E$<$/strong$>$} & specifies the new state of the L\+SE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+O\+FF\+: turn O\+FF the L\+SE oscillator, L\+S\+E\+R\+DY flag goes low after 6 L\+SE oscillator clock cycles. \item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON\+: turn ON the L\+SE oscillator. \item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+B\+Y\+P\+A\+SS\+: L\+SE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line 938 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

