Model {
  Name			  "fxpdemo_integrate"
  Version		  5.0
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ExecutionOrder	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "d"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "MinMaxAndOverflow"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  PreLoadFcn		  "preload_integrate"
  PreSaveFcn		  "; "
  InitFcn		  "; "
  StartFcn		  "; "
  StopFcn		  "; "
  Created		  "Fri Jun 19 13:14:02 1998"
  Creator		  "andyb"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "andyb"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed May 22 12:16:19 2002"
  ModelVersionFormat	  "1.%<AutoIncrement:65>"
  ConfigurationManager	  "none"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  RTWExpressionDepthLimit 5
  SimulationMode	  "normal"
  Solver		  "ode5"
  SolverMode		  "SingleTasking"
  StartTime		  "0.0"
  StopTime		  "4"
  MaxOrder		  5
  MaxStep		  "auto"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "SampleTime/5"
  RelTol		  "1e-3"
  AbsTol		  "1e-6"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "timetest"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "youttest"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  off
  MaxDataPoints		  "1000"
  SignalLoggingName	  "sigsOut"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "none"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "warning"
  ParameterOverflowMsg	  "warning"
  ParameterPrecisionLossMsg "none"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  off
  ConditionallyExecuteInputs on
  ParameterPooling	  on
  OptimizeBlockIOStorage  on
  ZeroCross		  on
  AssertionControl	  "UseLocalSettings"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWSystemTargetFile	  "grt.tlc"
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  RTWOptions		  "-aRollThreshold=5 -aShowEliminatedStatements=1 -aRT"
"WVerbose=1 -aLocalBlockOutputs=1 -aInlineInvariantSignals=1 -aLogVarNameModif"
"ier=\"rt_\""
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Forward Euler"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      SampleTime	      "1"
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      ZeroCross		      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SignalGenerator
      WaveForm		      "sine"
      Amplitude		      "1"
      Frequency		      "1"
      Units		      "Hertz"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      ShowAdditionalParam     off
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "fxpdemo_integrate"
    Location		    [3, 76, 1015, 706]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "ADC & Analog\nShiftnScale"
      Ports		      [1, 1]
      Position		      [170, 56, 215, 94]
      SourceBlock	      "fixpt_lib_4/Data Type/Gateway In"
      SourceType	      "Fixed-Point Gateway In"
      InRealWorld	      "Real World Value"
      OutputDataTypeScalingMode	"Specify via dialog"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^-9"
      LockScale		      on
      RndMeth		      "Nearest"
      DoSatur		      on
      Port {
	PortNumber		1
	Name			"Discrete-Time Fixed-Point Signal"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "Discrete-Time\nBackward Integrator"
      Ports		      [1, 1]
      Position		      [575, 297, 620, 333]
      IntegratorMethod	      "Backward Euler"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      SampleTime	      "SampleTime"
      Port {
	PortNumber		1
	Name			" IEEE-Double Discrete-Time Backwardl Integral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "Discrete-Time\nForward Integrator"
      Ports		      [1, 1]
      Position		      [580, 132, 625, 168]
      IntegratorMethod	      "Forward Euler"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      SampleTime	      "SampleTime"
      Port {
	PortNumber		1
	Name			" IEEE-Double Discrete-Time Forward Integral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "Discrete-Time\nTrapezoidal Integrator2"
      Ports		      [1, 1]
      Position		      [580, 467, 630, 503]
      IntegratorMethod	      "Trapezoidal"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      SampleTime	      "SampleTime"
      Port {
	PortNumber		1
	Name			" IEEE-Double Discrete-Time Trapezoidal Integr"
"al"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPt to Dbl"
      Ports		      [1, 1]
      Position		      [310, 56, 355, 94]
      SourceBlock	      "fixpt_lib_4/Data Type/Gateway Out"
      SourceType	      "Fixed-Point Gateway Out"
      OutRealWorld	      "Real World Value"
      OutBuiltInType	      "double"
      RndMeth		      "Floor"
      DoSatur		      off
      Port {
	PortNumber		1
	Name			"Value of Fixed-Point Discrete-Time Signal"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPt to Dbl1"
      Ports		      [1, 1]
      Position		      [575, 221, 620, 259]
      SourceBlock	      "fixpt_lib_4/Data Type/Gateway Out"
      SourceType	      "Fixed-Point Gateway Out"
      OutRealWorld	      "Real World Value"
      OutBuiltInType	      "double"
      RndMeth		      "Floor"
      DoSatur		      off
      Port {
	PortNumber		1
	Name			"Value of Fixed-Point Discrete-Time Forward In"
"tegral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPt to Dbl2"
      Ports		      [1, 1]
      Position		      [585, 386, 630, 424]
      SourceBlock	      "fixpt_lib_4/Data Type/Gateway Out"
      SourceType	      "Fixed-Point Gateway Out"
      OutRealWorld	      "Real World Value"
      OutBuiltInType	      "double"
      RndMeth		      "Floor"
      DoSatur		      off
      Port {
	PortNumber		1
	Name			"Value of Fixed-Point Discrete-Time Backward I"
"ntegral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPt to Dbl3"
      Ports		      [1, 1]
      Position		      [580, 556, 625, 594]
      SourceBlock	      "fixpt_lib_4/Data Type/Gateway Out"
      SourceType	      "Fixed-Point Gateway Out"
      OutRealWorld	      "Real World Value"
      OutBuiltInType	      "double"
      RndMeth		      "Floor"
      DoSatur		      off
      Port {
	PortNumber		1
	Name			"Value of Fixed-Point Discrete-Time Trapezoida"
"l Integral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPtGUI"
      Ports		      []
      Position		      [916, 270, 975, 320]
      BackgroundColor	      "orange"
      ShowName		      off
      SourceBlock	      "fixpt_lib_3p1/FixPt\nGUI"
      SourceType	      "Fixed-Point GUI"
    }
    Block {
      BlockType		      Integrator
      Name		      "Integrator"
      Ports		      [1, 1]
      Position		      [140, 180, 170, 210]
      Port {
	PortNumber		1
	Name			"IEEE-Double Continuous-Time Integral"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Integrator\nBackward"
      Ports		      [1, 1]
      Position		      [430, 385, 490, 425]
      SourceBlock	      "fixpt_lib_4/Calculus/Integrator\nBackward"
      SourceType	      "Fixed-Point Integrator Backward"
      gainval		      "1.0"
      ICPrevOutput	      "0.0"
      OutputDataTypeScalingMode	"Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Integrator\nForward"
      Ports		      [1, 1]
      Position		      [430, 219, 480, 261]
      SourceBlock	      "fixpt_lib_4/Calculus/Integrator\nForward"
      SourceType	      "Fixed-Point Integrator Forward"
      gainval		      "1.0"
      ICPrevOutput	      "0.0"
      OutputDataTypeScalingMode	"Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Integrator\nTrapezoidal"
      Ports		      [1, 1]
      Position		      [415, 553, 475, 597]
      SourceBlock	      "fixpt_lib_4/Calculus/Integrator\nTrapezoidal"
      SourceType	      "Fixed-Point Integrator Trapezoidal"
      gainval		      "1.0"
      ICPrevOutput	      "0.0"
      ICPrevScaledInput	      "0.0"
      OutputDataTypeScalingMode	"Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      Ports		      [3, 1]
      Position		      [860, 127, 895, 263]
      Inputs		      "3"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      Ports		      [3, 1]
      Position		      [860, 293, 895, 427]
      Inputs		      "3"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux3"
      Ports		      [2, 1]
      Position		      [860, 14, 895, 96]
      Inputs		      "2"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux4"
      Ports		      [3, 1]
      Position		      [860, 464, 895, 596]
      Inputs		      "3"
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "Reference"
      Position		      [15, 60, 45, 90]
      Amplitude		      "-1"
      Frequency		      "0.1*2.5"
      Port {
	PortNumber		1
	Name			"Original IEEE-Double \nContinuous-Time Signal"
	TestPoint		off
	LinearAnalysisOutput	off
	LinearAnalysisInput	off
	RTWStorageClass		"Auto"
	DataLogging		off
	DataLoggingNameMode	"SignalName"
	DataLoggingDecimateData	off
	DataLoggingDecimation	"2"
	DataLoggingLimitDataPoints off
	DataLoggingMaxPoints	"5000"
      }
    }
    Block {
      BlockType		      ZeroOrderHold
      Name		      "Zero-Order\nHold2"
      Position		      [80, 60, 110, 90]
      SampleTime	      "SampleTime"
    }
    Block {
      BlockType		      Outport
      Name		      "Backward\nIntegrator\nComparison1"
      Position		      [935, 345, 965, 375]
    }
    Block {
      BlockType		      Outport
      Name		      "Forward\nIntegrator\nComparison"
      Position		      [940, 180, 970, 210]
      Port		      "2"
    }
    Block {
      BlockType		      Outport
      Name		      "Original\nSignal\nComparison"
      Position		      [940, 40, 970, 70]
      Port		      "3"
    }
    Block {
      BlockType		      Outport
      Name		      "Trapezoidal\nIntegrator\nComparison2"
      Position		      [940, 515, 970, 545]
      Port		      "4"
    }
    Line {
      SrcBlock		      "Zero-Order\nHold2"
      SrcPort		      1
      DstBlock		      "ADC & Analog\nShiftnScale"
      DstPort		      1
    }
    Line {
      Name		      "Discrete-Time Fixed-Point Signal"
      SrcBlock		      "ADC & Analog\nShiftnScale"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"FixPt to Dbl"
	DstPort			1
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 165]
	DstBlock		"Integrator\nForward"
	DstPort			1
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 330]
	DstBlock		"Integrator\nBackward"
	DstPort			1
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 500]
	DstBlock		"Integrator\nTrapezoidal"
	DstPort			1
      }
    }
    Line {
      Name		      "Value of Fixed-Point Discrete-Time Signal"
      SrcBlock		      "FixPt to Dbl"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Labels			[-1, 1]
	DstBlock		"Mux3"
	DstPort			2
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 75]
	DstBlock		"Discrete-Time\nForward Integrator"
	DstPort			1
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 240]
	DstBlock		"Discrete-Time\nBackward Integrator"
	DstPort			1
      }
      Branch {
	Labels			[2, 1]
	Points			[0, 410]
	DstBlock		"Discrete-Time\nTrapezoidal Integrator2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux3"
      SrcPort		      1
      DstBlock		      "Original\nSignal\nComparison"
      DstPort		      1
    }
    Line {
      Name		      "Original IEEE-Double \nContinuous-Time Signal"
      SrcBlock		      "Reference"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Labels			[-1, 1]
	Points			[0, -40]
	DstBlock		"Mux3"
	DstPort			1
      }
      Branch {
	Points			[0, 0]
	Branch {
	  Labels		  [-1, 0]
	  Points		  [0, 120]
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Zero-Order\nHold2"
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "Value of Fixed-Point Discrete-Time Forward Inte"
"gral"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "FixPt to Dbl1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "Forward\nIntegrator\nComparison"
      DstPort		      1
    }
    Line {
      Name		      " IEEE-Double Discrete-Time Forward Integral"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Discrete-Time\nForward Integrator"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integrator\nForward"
      SrcPort		      1
      DstBlock		      "FixPt to Dbl1"
      DstPort		      1
    }
    Line {
      Name		      "IEEE-Double Continuous-Time Integral"
      SrcBlock		      "Integrator"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	Labels			[-1, 0]
	DstBlock		"Mux1"
	DstPort			2
      }
      Branch {
	Labels			[-1, 0]
	Points			[0, 165]
	DstBlock		"Mux2"
	DstPort			2
      }
      Branch {
	Labels			[-1, 0]
	Points			[0, 335]
	DstBlock		"Mux4"
	DstPort			2
      }
    }
    Line {
      Name		      "Value of Fixed-Point Discrete-Time Backward Int"
"egral"
      Labels		      [0, 0]
      SrcBlock		      "FixPt to Dbl2"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "Backward\nIntegrator\nComparison1"
      DstPort		      1
    }
    Line {
      Name		      " IEEE-Double Discrete-Time Backwardl Integral"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Discrete-Time\nBackward Integrator"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integrator\nBackward"
      SrcPort		      1
      DstBlock		      "FixPt to Dbl2"
      DstPort		      1
    }
    Line {
      Name		      "Value of Fixed-Point Discrete-Time Trapezoidal "
"Integral"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "FixPt to Dbl3"
      SrcPort		      1
      DstBlock		      "Mux4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux4"
      SrcPort		      1
      DstBlock		      "Trapezoidal\nIntegrator\nComparison2"
      DstPort		      1
    }
    Line {
      Name		      " IEEE-Double Discrete-Time Trapezoidal Integral"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Discrete-Time\nTrapezoidal Integrator2"
      SrcPort		      1
      DstBlock		      "Mux4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integrator\nTrapezoidal"
      SrcPort		      1
      DstBlock		      "FixPt to Dbl3"
      DstPort		      1
    }
    Annotation {
      Name		      "DEMO:\n\nIntegrator\nRealizations\n\nFixed-Poin"
"t \nverses\nFloating-Point"
      Position		      [94, 411]
      FontName		      "Arial"
      FontSize		      20
      FontWeight	      "bold"
    }
  }
}
