
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.33

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[15]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[8]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.23    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    3.50    0.01    0.02    0.11 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.11 ^ _521_/B2 (OAI21_X1)
     1    1.33    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.55    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   14.58    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.55    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   15.10    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[12]$_DFFE_PP_/CK (DFF_X1)
     3    8.32    0.02    0.11    0.18 ^ dpath.a_reg.out[12]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[12] (net)
                  0.02    0.00    0.18 ^ _580_/A (INV_X2)
     2    4.46    0.01    0.01    0.19 v _580_/ZN (INV_X2)
                                         _125_ (net)
                  0.01    0.00    0.19 v _581_/A1 (NOR2_X2)
     3   10.33    0.03    0.04    0.23 ^ _581_/ZN (NOR2_X2)
                                         _126_ (net)
                  0.03    0.00    0.23 ^ _583_/A2 (NOR2_X4)
     4    6.71    0.01    0.01    0.24 v _583_/ZN (NOR2_X4)
                                         _128_ (net)
                  0.01    0.00    0.24 v _730_/A (INV_X1)
     2    5.25    0.01    0.02    0.26 ^ _730_/ZN (INV_X1)
                                         _270_ (net)
                  0.01    0.00    0.26 ^ _740_/A1 (NOR2_X2)
     3    4.34    0.01    0.01    0.27 v _740_/ZN (NOR2_X2)
                                         _278_ (net)
                  0.01    0.00    0.27 v _790_/A1 (AND2_X1)
     2    2.59    0.01    0.03    0.30 v _790_/ZN (AND2_X1)
                                         _324_ (net)
                  0.01    0.00    0.30 v _791_/A1 (AND2_X1)
     1    1.61    0.01    0.03    0.33 v _791_/ZN (AND2_X1)
                                         _325_ (net)
                  0.01    0.00    0.33 v _792_/A2 (NAND2_X1)
     2    3.50    0.01    0.02    0.35 ^ _792_/ZN (NAND2_X1)
                                         _326_ (net)
                  0.01    0.00    0.35 ^ _798_/A1 (NAND2_X1)
     1    1.70    0.01    0.01    0.36 v _798_/ZN (NAND2_X1)
                                         _332_ (net)
                  0.01    0.00    0.36 v _799_/A1 (NAND2_X1)
     1    3.11    0.01    0.02    0.38 ^ _799_/ZN (NAND2_X1)
                                         _333_ (net)
                  0.01    0.00    0.38 ^ _801_/A1 (NAND2_X2)
     2    3.65    0.01    0.01    0.40 v _801_/ZN (NAND2_X2)
                                         net43 (net)
                  0.01    0.00    0.40 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.42 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.42 v resp_msg[15] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.55    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   15.10    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[12]$_DFFE_PP_/CK (DFF_X1)
     3    8.32    0.02    0.11    0.18 ^ dpath.a_reg.out[12]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[12] (net)
                  0.02    0.00    0.18 ^ _580_/A (INV_X2)
     2    4.46    0.01    0.01    0.19 v _580_/ZN (INV_X2)
                                         _125_ (net)
                  0.01    0.00    0.19 v _581_/A1 (NOR2_X2)
     3   10.33    0.03    0.04    0.23 ^ _581_/ZN (NOR2_X2)
                                         _126_ (net)
                  0.03    0.00    0.23 ^ _583_/A2 (NOR2_X4)
     4    6.71    0.01    0.01    0.24 v _583_/ZN (NOR2_X4)
                                         _128_ (net)
                  0.01    0.00    0.24 v _730_/A (INV_X1)
     2    5.25    0.01    0.02    0.26 ^ _730_/ZN (INV_X1)
                                         _270_ (net)
                  0.01    0.00    0.26 ^ _740_/A1 (NOR2_X2)
     3    4.34    0.01    0.01    0.27 v _740_/ZN (NOR2_X2)
                                         _278_ (net)
                  0.01    0.00    0.27 v _790_/A1 (AND2_X1)
     2    2.59    0.01    0.03    0.30 v _790_/ZN (AND2_X1)
                                         _324_ (net)
                  0.01    0.00    0.30 v _791_/A1 (AND2_X1)
     1    1.61    0.01    0.03    0.33 v _791_/ZN (AND2_X1)
                                         _325_ (net)
                  0.01    0.00    0.33 v _792_/A2 (NAND2_X1)
     2    3.50    0.01    0.02    0.35 ^ _792_/ZN (NAND2_X1)
                                         _326_ (net)
                  0.01    0.00    0.35 ^ _798_/A1 (NAND2_X1)
     1    1.70    0.01    0.01    0.36 v _798_/ZN (NAND2_X1)
                                         _332_ (net)
                  0.01    0.00    0.36 v _799_/A1 (NAND2_X1)
     1    3.11    0.01    0.02    0.38 ^ _799_/ZN (NAND2_X1)
                                         _333_ (net)
                  0.01    0.00    0.38 ^ _801_/A1 (NAND2_X2)
     2    3.65    0.01    0.01    0.40 v _801_/ZN (NAND2_X2)
                                         net43 (net)
                  0.01    0.00    0.40 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.42 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.42 v resp_msg[15] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15268230438232422

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7690

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
16.719390869140625

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7998

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 11

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.a_reg.out[6]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.17 ^ dpath.a_reg.out[6]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.19 v _550_/ZN (INV_X1)
   0.02    0.21 ^ _551_/ZN (NAND2_X2)
   0.02    0.23 v _552_/ZN (NAND2_X4)
   0.03    0.26 ^ _553_/ZN (NOR2_X4)
   0.04    0.30 ^ _563_/ZN (AND2_X2)
   0.02    0.32 v _564_/ZN (NAND2_X2)
   0.01    0.33 ^ _573_/ZN (NAND2_X2)
   0.03    0.36 ^ rebuffer38/Z (BUF_X2)
   0.02    0.37 v _616_/ZN (NAND2_X4)
   0.02    0.40 ^ _648_/ZN (NAND3_X2)
   0.02    0.42 v _888_/ZN (NAND2_X4)
   0.03    0.45 v _907_/Z (BUF_X8)
   0.01    0.47 ^ _928_/ZN (NAND2_X1)
   0.02    0.49 v _929_/ZN (OAI21_X1)
   0.00    0.49 v dpath.b_reg.out[3]$_DFFE_PP_/D (DFF_X1)
           0.49   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.17 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0710

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0719

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4187

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0507

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-12.108909

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-04   7.90e-05   2.80e-06   5.60e-04  20.5%
Combinational          8.90e-04   9.49e-04   1.61e-05   1.86e-03  68.0%
Clock                  1.39e-04   1.75e-04   2.53e-07   3.15e-04  11.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-03   1.20e-03   1.92e-05   2.73e-03 100.0%
                          55.2%      44.1%       0.7%
