vendor_name = ModelSim
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/ProcessadorMulticiclo.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/ULA.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/registradoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/registradoresI.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/Processador.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/mux.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/decodificador.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/dec3to8.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/counter.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/contadoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/memInicializacao.mif
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/MemLPM.qip
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/MemLPM.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/db/ProcessadorMulticiclo.cbx.xml
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev2/db/altsyncram_9pf1.tdf
design_name = ProcessadorMulticiclo
instance = comp, \processador|Reg7|RegSaida[3] , processador|Reg7|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[7] , processador|Reg7|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[8] , processador|Reg7|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[9] , processador|Reg7|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[10] , processador|Reg7|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[11] , processador|Reg7|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[12] , processador|Reg7|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[13] , processador|Reg7|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[14] , processador|Reg7|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[15] , processador|Reg7|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[3]~23 , processador|Reg7|RegSaida[3]~23, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[6]~29 , processador|Reg7|RegSaida[6]~29, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[7]~31 , processador|Reg7|RegSaida[7]~31, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[8]~33 , processador|Reg7|RegSaida[8]~33, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[9]~35 , processador|Reg7|RegSaida[9]~35, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[10]~37 , processador|Reg7|RegSaida[10]~37, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[11]~39 , processador|Reg7|RegSaida[11]~39, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[12]~41 , processador|Reg7|RegSaida[12]~41, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[13]~43 , processador|Reg7|RegSaida[13]~43, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[14]~45 , processador|Reg7|RegSaida[14]~45, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[15]~47 , processador|Reg7|RegSaida[15]~47, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~2 , processador|ula|Add0~2, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~4 , processador|ula|Add0~4, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~10 , processador|ula|Add0~10, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~18 , processador|ula|Add0~18, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~20 , processador|ula|Add0~20, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~22 , processador|ula|Add0~22, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~28 , processador|ula|Add0~28, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux0~1 , processador|Mux0~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux0~2 , processador|Mux0~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~2 , processador|Mux21~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux19~0 , processador|Mux19~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~4 , processador|Mux21~4, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~5 , processador|Mux21~5, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[0] , processador|Reg3|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[0] , processador|Reg0|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~16 , processador|MUX|MuxSaida[15]~16, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~17 , processador|MUX|MuxSaida[15]~17, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~18 , processador|MUX|MuxSaida[15]~18, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~19 , processador|MUX|MuxSaida[15]~19, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~20 , processador|MUX|MuxSaida[15]~20, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~22 , processador|MUX|MuxSaida[15]~22, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[1] , processador|Reg0|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[1] , processador|Reg3|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[1] , processador|Reg2|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~28 , processador|MUX|MuxSaida[1]~28, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[1] , processador|Reg1|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~29 , processador|MUX|MuxSaida[1]~29, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[1] , processador|Reg6|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[1] , processador|Reg5|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~30 , processador|MUX|MuxSaida[1]~30, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[1] , processador|Reg4|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~31 , processador|MUX|MuxSaida[1]~31, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~32 , processador|MUX|MuxSaida[1]~32, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1]~33 , processador|MUX|MuxSaida[1]~33, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[2] , processador|Reg4|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[2] , processador|RegG|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[3] , processador|Reg3|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[3] , processador|Reg1|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[3] , processador|Reg6|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[3] , processador|Reg5|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~42 , processador|MUX|MuxSaida[3]~42, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[4] , processador|Reg3|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[4] , processador|Reg2|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[4] , processador|Reg1|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[4] , processador|Reg0|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~46 , processador|MUX|MuxSaida[4]~46, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~47 , processador|MUX|MuxSaida[4]~47, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[4] , processador|Reg4|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[5] , processador|Reg0|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[5] , processador|Reg3|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[5] , processador|Reg6|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[6] , processador|Reg3|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[6] , processador|Reg0|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[6] , processador|Reg4|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[7] , processador|Reg0|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[7] , processador|Reg3|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[7] , processador|Reg2|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~64 , processador|MUX|MuxSaida[7]~64, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[7] , processador|Reg1|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~65 , processador|MUX|MuxSaida[7]~65, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[7] , processador|Reg6|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[8] , processador|Reg4|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[9] , processador|Reg0|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[9] , processador|Reg2|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[9] , processador|Reg6|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[9] , processador|RegG|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[10] , processador|Reg6|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[10] , processador|Reg3|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[10] , processador|Reg1|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[10] , processador|RegG|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[11] , processador|Reg0|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[11] , processador|Reg3|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[11] , processador|Reg2|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~88 , processador|MUX|MuxSaida[11]~88, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[11] , processador|Reg1|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~89 , processador|MUX|MuxSaida[11]~89, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[11] , processador|Reg6|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[11] , processador|RegG|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[12] , processador|Reg3|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[13] , processador|Reg0|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[13] , processador|Reg6|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[14] , processador|RegG|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[15] , processador|Reg3|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[15] , processador|Reg6|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~3 , processador|Mux10~3, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|LessThan0~0 , processador|ula|LessThan0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|LessThan0~1 , processador|ula|LessThan0~1, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|LessThan0~2 , processador|ula|LessThan0~2, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|LessThan0~3 , processador|ula|LessThan0~3, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|LessThan0~4 , processador|ula|LessThan0~4, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux0~1 , processador|ula|Mux0~1, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux1~0 , processador|ula|Mux1~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux2~0 , processador|ula|Mux2~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux5~0 , processador|ula|Mux5~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux9~0 , processador|ula|Mux9~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux10~0 , processador|ula|Mux10~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux11~0 , processador|ula|Mux11~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux14~0 , processador|ula|Mux14~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux0~3 , processador|Mux0~3, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[2] , processador|ula|ResultadoULA[2], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[9] , processador|ula|ResultadoULA[9], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[10] , processador|ula|ResultadoULA[10], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[11] , processador|ula|ResultadoULA[11], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[14] , processador|ula|ResultadoULA[14], ProcessadorMulticiclo, 1
instance = comp, \KEY[1]~I , KEY[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[0]~feeder , processador|Reg3|RegSaida[0]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[0]~feeder , processador|Reg0|RegSaida[0]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[1]~feeder , processador|Reg3|RegSaida[1]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[1]~feeder , processador|Reg0|RegSaida[1]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[1]~feeder , processador|Reg2|RegSaida[1]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[5]~feeder , processador|Reg3|RegSaida[5]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[6]~feeder , processador|Reg0|RegSaida[6]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[7]~feeder , processador|Reg1|RegSaida[7]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[7]~feeder , processador|Reg3|RegSaida[7]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[9]~feeder , processador|Reg2|RegSaida[9]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[9]~feeder , processador|Reg6|RegSaida[9]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[10]~feeder , processador|Reg1|RegSaida[10]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[10]~feeder , processador|Reg3|RegSaida[10]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[11]~feeder , processador|Reg3|RegSaida[11]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[15]~feeder , processador|Reg6|RegSaida[15]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[2]~feeder , processador|RegG|RegSaida[2]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[9]~feeder , processador|RegG|RegSaida[9]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[10]~feeder , processador|RegG|RegSaida[10]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[11]~feeder , processador|RegG|RegSaida[11]~feeder, ProcessadorMulticiclo, 1
instance = comp, \KEY[1]~clk_delay_ctrl , KEY[1]~clk_delay_ctrl, ProcessadorMulticiclo, 1
instance = comp, \KEY[1]~clkctrl , KEY[1]~clkctrl, ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[0] , processador|RegDOUT|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|Decoder0~0 , Display6_Tstep_Q|Decoder0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida~0 , processador|Tstep|CounterSaida~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida[2] , processador|Tstep|CounterSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[1] , processador|MUX|MuxSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[1]~feeder , processador|RegADOut|RegSaida[1]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[1] , processador|RegADOut|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[0]~16 , processador|Reg7|RegSaida[0]~16, ProcessadorMulticiclo, 1
instance = comp, \KEY[0]~I , KEY[0], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[1] , processador|RegDOUT|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[2] , processador|RegDOUT|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[3] , processador|RegDOUT|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[4] , processador|RegDOUT|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Selector8~0clkctrl , processador|Selector8~0clkctrl, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[5] , processador|ula|ResultadoULA[5], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[5]~feeder , processador|RegG|RegSaida[5]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|GIn~2 , processador|GIn~2, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[5] , processador|RegG|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[4]~25 , processador|Reg7|RegSaida[4]~25, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[5]~27 , processador|Reg7|RegSaida[5]~27, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~6 , processador|MUX|MuxSaida[5]~6, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~1 , processador|ula|Add0~1, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~6 , processador|ula|Add0~6, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~8 , processador|ula|Add0~8, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~12 , processador|ula|Add0~12, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~14 , processador|ula|Add0~14, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~0 , processador|Mux21~0, ProcessadorMulticiclo, 1
instance = comp, \processador|DINOut~0 , processador|DINOut~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Write~1 , processador|Write~1, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~80 , processador|MUX|MuxSaida[9]~80, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|Decoder0~3 , Display6_Tstep_Q|Decoder0~3, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[3] , processador|RegI|InstSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux3~0 , processador|ula|Mux3~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[3] , processador|ula|ResultadoULA[3], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[3]~feeder , processador|RegG|RegSaida[3]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[3] , processador|RegG|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[1] , processador|ula|ResultadoULA[1], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[1] , processador|RegG|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[0] , processador|ula|ResultadoULA[0], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[0]~feeder , processador|RegG|RegSaida[0]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[0] , processador|RegG|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~1 , processador|Mux10~1, ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[10] , processador|RegDOUT|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~24 , processador|ula|Add0~24, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~26 , processador|ula|Add0~26, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~30 , processador|ula|Add0~30, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux15~0 , processador|ula|Mux15~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[15] , processador|ula|ResultadoULA[15], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[15] , processador|RegG|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \memoria|altsyncram_component|auto_generated|ram_block1a0 , memoria|altsyncram_component|auto_generated|ram_block1a0, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~116 , processador|MUX|MuxSaida[15]~116, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[15]~feeder , processador|Reg4|RegSaida[15]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[15] , processador|Reg4|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr4~1 , Display6_Tstep_Q|WideOr4~1, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[2]~feeder , processador|RegI|InstSaida[2]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[2] , processador|RegI|InstSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~1 , processador|Mux21~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux21~3 , processador|Mux21~3, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[0]~feeder , processador|RegI|InstSaida[0]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[0] , processador|RegI|InstSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux20~0 , processador|Mux20~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux20~1 , processador|Mux20~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux20~2 , processador|Mux20~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux19~1 , processador|Mux19~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux19~2 , processador|Mux19~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux19~3 , processador|Mux19~3, ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[5] , processador|RegI|InstSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux19~4 , processador|Mux19~4, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~8 , processador|MUX|MuxSaida[5]~8, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~7 , processador|Mux10~7, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~8 , processador|Mux10~8, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[15] , processador|Reg5|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~119 , processador|MUX|MuxSaida[5]~119, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~114 , processador|MUX|MuxSaida[15]~114, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux15~0 , processador|Mux15~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[15] , processador|Reg0|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux14~2 , processador|Mux14~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[15] , processador|Reg1|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux23~1 , processador|Mux23~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux23~0 , processador|Mux23~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux23~2 , processador|Mux23~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux22~4 , processador|Mux22~4, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux22~2 , processador|Mux22~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux22~3 , processador|Mux22~3, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~118 , processador|MUX|MuxSaida[5]~118, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux13~0 , processador|Mux13~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[15] , processador|Reg2|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux12~2 , processador|Mux12~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux24~0 , processador|Mux24~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux24~1 , processador|Mux24~1, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~9 , processador|MUX|MuxSaida[5]~9, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~112 , processador|MUX|MuxSaida[15]~112, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~113 , processador|MUX|MuxSaida[15]~113, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~115 , processador|MUX|MuxSaida[15]~115, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~117 , processador|MUX|MuxSaida[15]~117, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15] , processador|MUX|MuxSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[15] , processador|RegDOUT|RegSaida[15], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[14]~feeder , processador|Reg4|RegSaida[14]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[14] , processador|Reg4|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux9~1 , processador|Mux9~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[14] , processador|Reg6|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[14] , processador|Reg5|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[14] , processador|Reg2|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux12~3 , processador|Mux12~3, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[14] , processador|Reg3|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[14] , processador|Reg1|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[14] , processador|Reg0|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~106 , processador|MUX|MuxSaida[14]~106, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~107 , processador|MUX|MuxSaida[14]~107, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~108 , processador|MUX|MuxSaida[14]~108, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~109 , processador|MUX|MuxSaida[14]~109, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~110 , processador|MUX|MuxSaida[14]~110, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14]~111 , processador|MUX|MuxSaida[14]~111, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[14] , processador|MUX|MuxSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[14] , processador|RegDOUT|RegSaida[14], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~104 , processador|MUX|MuxSaida[13]~104, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[13] , processador|Reg4|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[13] , processador|Reg5|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~102 , processador|MUX|MuxSaida[13]~102, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[13] , processador|Reg1|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[13] , processador|Reg2|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[13] , processador|Reg3|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~100 , processador|MUX|MuxSaida[13]~100, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~101 , processador|MUX|MuxSaida[13]~101, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~103 , processador|MUX|MuxSaida[13]~103, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13]~105 , processador|MUX|MuxSaida[13]~105, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[13] , processador|MUX|MuxSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[13] , processador|RegDOUT|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[12] , processador|Reg4|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[12]~feeder , processador|Reg6|RegSaida[12]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[12] , processador|Reg6|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[12]~feeder , processador|Reg5|RegSaida[12]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[12] , processador|Reg5|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[12] , processador|Reg2|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[12] , processador|Reg1|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[12] , processador|Reg0|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~94 , processador|MUX|MuxSaida[12]~94, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~95 , processador|MUX|MuxSaida[12]~95, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~96 , processador|MUX|MuxSaida[12]~96, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~97 , processador|MUX|MuxSaida[12]~97, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~98 , processador|MUX|MuxSaida[12]~98, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12]~99 , processador|MUX|MuxSaida[12]~99, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[12] , processador|MUX|MuxSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[12] , processador|RegDOUT|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~92 , processador|MUX|MuxSaida[11]~92, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[11] , processador|Reg4|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[11] , processador|Reg5|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~90 , processador|MUX|MuxSaida[11]~90, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~91 , processador|MUX|MuxSaida[11]~91, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11]~93 , processador|MUX|MuxSaida[11]~93, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[11] , processador|MUX|MuxSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[11] , processador|RegDOUT|RegSaida[11], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[10] , processador|Reg4|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[10] , processador|Reg5|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[10] , processador|Reg2|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[10] , processador|Reg0|RegSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~82 , processador|MUX|MuxSaida[10]~82, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~83 , processador|MUX|MuxSaida[10]~83, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~84 , processador|MUX|MuxSaida[10]~84, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~85 , processador|MUX|MuxSaida[10]~85, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~86 , processador|MUX|MuxSaida[10]~86, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10]~87 , processador|MUX|MuxSaida[10]~87, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[10] , processador|MUX|MuxSaida[10], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Add0~16 , processador|ula|Add0~16, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux12~0 , processador|ula|Mux12~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[12] , processador|ula|ResultadoULA[12], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[12] , processador|RegG|RegSaida[12], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux13~0 , processador|ula|Mux13~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[13] , processador|ula|ResultadoULA[13], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[13] , processador|RegG|RegSaida[13], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~4 , processador|Mux10~4, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux6~0 , processador|ula|Mux6~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[6] , processador|ula|ResultadoULA[6], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[6]~feeder , processador|RegG|RegSaida[6]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[6] , processador|RegG|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux4~0 , processador|ula|Mux4~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[4] , processador|ula|ResultadoULA[4], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[4]~feeder , processador|RegG|RegSaida[4]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[4] , processador|RegG|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~2 , processador|Mux10~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~5 , processador|Mux10~5, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux16~0 , processador|Mux16~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~6 , processador|Mux10~6, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux9~0 , processador|Mux9~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux11~0 , processador|Mux11~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[9] , processador|Reg4|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[9] , processador|Reg1|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[9]~feeder , processador|Reg3|RegSaida[9]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[9] , processador|Reg3|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~76 , processador|MUX|MuxSaida[9]~76, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~77 , processador|MUX|MuxSaida[9]~77, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[9] , processador|Reg5|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~78 , processador|MUX|MuxSaida[9]~78, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~79 , processador|MUX|MuxSaida[9]~79, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9]~81 , processador|MUX|MuxSaida[9]~81, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[9] , processador|MUX|MuxSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[9] , processador|RegDOUT|RegSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[1] , processador|RegI|InstSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Mux0~0 , processador|Mux0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Selector8~1 , processador|Selector8~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux18~0 , processador|Mux18~0, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~7 , processador|MUX|MuxSaida[5]~7, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux8~0 , processador|ula|Mux8~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[8] , processador|ula|ResultadoULA[8], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[8]~feeder , processador|RegG|RegSaida[8]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[8] , processador|RegG|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[8] , processador|Reg6|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[8] , processador|Reg5|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[8] , processador|Reg2|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[8] , processador|Reg3|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[8]~feeder , processador|Reg1|RegSaida[8]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[8] , processador|Reg1|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[8] , processador|Reg0|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~70 , processador|MUX|MuxSaida[8]~70, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~71 , processador|MUX|MuxSaida[8]~71, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~72 , processador|MUX|MuxSaida[8]~72, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~73 , processador|MUX|MuxSaida[8]~73, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~74 , processador|MUX|MuxSaida[8]~74, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8]~75 , processador|MUX|MuxSaida[8]~75, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[8] , processador|MUX|MuxSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[8] , processador|RegDOUT|RegSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[6] , processador|RegI|InstSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux7~0 , processador|ula|Mux7~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|ResultadoULA[7] , processador|ula|ResultadoULA[7], ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[7]~feeder , processador|RegG|RegSaida[7]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegG|RegSaida[7] , processador|RegG|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~68 , processador|MUX|MuxSaida[7]~68, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[7] , processador|Reg4|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[7] , processador|Reg5|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~66 , processador|MUX|MuxSaida[7]~66, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~67 , processador|MUX|MuxSaida[7]~67, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7]~69 , processador|MUX|MuxSaida[7]~69, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[7] , processador|MUX|MuxSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[7]~feeder , processador|RegDOUT|RegSaida[7]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[7] , processador|RegDOUT|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[4] , processador|RegI|InstSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|RegX|Decoder0~0 , processador|RegX|Decoder0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux17~0 , processador|Mux17~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[8]~18 , processador|Reg7|RegSaida[8]~18, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[6] , processador|Reg7|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[6] , processador|Reg6|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[6] , processador|Reg5|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[6] , processador|Reg2|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[6] , processador|Reg1|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~58 , processador|MUX|MuxSaida[6]~58, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~59 , processador|MUX|MuxSaida[6]~59, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~60 , processador|MUX|MuxSaida[6]~60, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~61 , processador|MUX|MuxSaida[6]~61, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~62 , processador|MUX|MuxSaida[6]~62, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6]~63 , processador|MUX|MuxSaida[6]~63, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[6] , processador|MUX|MuxSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[6]~feeder , processador|RegDOUT|RegSaida[6]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[6] , processador|RegDOUT|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~56 , processador|MUX|MuxSaida[5]~56, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[5] , processador|Reg7|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[5] , processador|Reg1|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[5] , processador|Reg2|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~52 , processador|MUX|MuxSaida[5]~52, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~53 , processador|MUX|MuxSaida[5]~53, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[5] , processador|Reg4|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[5] , processador|Reg5|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~54 , processador|MUX|MuxSaida[5]~54, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~55 , processador|MUX|MuxSaida[5]~55, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5]~57 , processador|MUX|MuxSaida[5]~57, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[5] , processador|MUX|MuxSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|RegDOUT|RegSaida[5] , processador|RegDOUT|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[8] , processador|RegI|InstSaida[8], ProcessadorMulticiclo, 1
instance = comp, \processador|Selector8~0 , processador|Selector8~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux10~0 , processador|Mux10~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux8~0 , processador|Mux8~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[0] , processador|Reg7|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[1]~19 , processador|Reg7|RegSaida[1]~19, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[1] , processador|Reg7|RegSaida[1], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[2]~21 , processador|Reg7|RegSaida[2]~21, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[2] , processador|Reg7|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg7|RegSaida[4] , processador|Reg7|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[4] , processador|Reg6|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[4] , processador|Reg5|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~48 , processador|MUX|MuxSaida[4]~48, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~49 , processador|MUX|MuxSaida[4]~49, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~50 , processador|MUX|MuxSaida[4]~50, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4]~51 , processador|MUX|MuxSaida[4]~51, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[4] , processador|MUX|MuxSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[4] , processador|RegADOut|RegSaida[4], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~44 , processador|MUX|MuxSaida[3]~44, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[3] , processador|Reg4|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[3] , processador|Reg0|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[3] , processador|Reg2|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~40 , processador|MUX|MuxSaida[3]~40, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~41 , processador|MUX|MuxSaida[3]~41, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~43 , processador|MUX|MuxSaida[3]~43, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3]~45 , processador|MUX|MuxSaida[3]~45, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[3] , processador|MUX|MuxSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[3] , processador|RegADOut|RegSaida[3], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[2] , processador|Reg6|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[2] , processador|Reg5|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[2]~feeder , processador|Reg2|RegSaida[2]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[2] , processador|Reg2|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg3|RegSaida[2] , processador|Reg3|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[2] , processador|Reg1|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg0|RegSaida[2] , processador|Reg0|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~34 , processador|MUX|MuxSaida[2]~34, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~35 , processador|MUX|MuxSaida[2]~35, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~36 , processador|MUX|MuxSaida[2]~36, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~37 , processador|MUX|MuxSaida[2]~37, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~38 , processador|MUX|MuxSaida[2]~38, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2]~39 , processador|MUX|MuxSaida[2]~39, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[2] , processador|MUX|MuxSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[2]~feeder , processador|RegADOut|RegSaida[2]~feeder, ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[2] , processador|RegADOut|RegSaida[2], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[7] , processador|RegI|InstSaida[7], ProcessadorMulticiclo, 1
instance = comp, \processador|WideOr1~0 , processador|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux26~0 , processador|Mux26~0, ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[0] , processador|RegADOut|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|RegI|InstSaida[9] , processador|RegI|InstSaida[9], ProcessadorMulticiclo, 1
instance = comp, \processador|WideOr36~0 , processador|WideOr36~0, ProcessadorMulticiclo, 1
instance = comp, \processador|ula|Mux0~0 , processador|ula|Mux0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux16~1 , processador|Mux16~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux16~2 , processador|Mux16~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida~1 , processador|Tstep|CounterSaida~1, ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida[0] , processador|Tstep|CounterSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida~2 , processador|Tstep|CounterSaida~2, ProcessadorMulticiclo, 1
instance = comp, \processador|Tstep|CounterSaida[1] , processador|Tstep|CounterSaida[1], ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|Decoder0~1 , Display6_Tstep_Q|Decoder0~1, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~21 , processador|MUX|MuxSaida[15]~21, ProcessadorMulticiclo, 1
instance = comp, \processador|Mux25~0 , processador|Mux25~0, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~25 , processador|MUX|MuxSaida[15]~25, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~26 , processador|MUX|MuxSaida[15]~26, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~120 , processador|MUX|MuxSaida[15]~120, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~23 , processador|MUX|MuxSaida[15]~23, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~24 , processador|MUX|MuxSaida[15]~24, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~27 , processador|MUX|MuxSaida[15]~27, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[15]~27clkctrl , processador|MUX|MuxSaida[15]~27clkctrl, ProcessadorMulticiclo, 1
instance = comp, \processador|Reg6|RegSaida[0] , processador|Reg6|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg4|RegSaida[0] , processador|Reg4|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg5|RegSaida[0] , processador|Reg5|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg2|RegSaida[0] , processador|Reg2|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Reg1|RegSaida[0] , processador|Reg1|RegSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~10 , processador|MUX|MuxSaida[0]~10, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~11 , processador|MUX|MuxSaida[0]~11, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~12 , processador|MUX|MuxSaida[0]~12, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~13 , processador|MUX|MuxSaida[0]~13, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~14 , processador|MUX|MuxSaida[0]~14, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0]~15 , processador|MUX|MuxSaida[0]~15, ProcessadorMulticiclo, 1
instance = comp, \processador|MUX|MuxSaida[0] , processador|MUX|MuxSaida[0], ProcessadorMulticiclo, 1
instance = comp, \processador|Write~0 , processador|Write~0, ProcessadorMulticiclo, 1
instance = comp, \processador|Write~2 , processador|Write~2, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr6~0 , Display0_DIN|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr5~0 , Display0_DIN|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr4~0 , Display0_DIN|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr3~0 , Display0_DIN|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|Decoder0~0 , Display0_DIN|Decoder0~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr1~0 , Display0_DIN|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display0_DIN|WideOr0~0 , Display0_DIN|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr6~0 , Display1_DIN|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr5~0 , Display1_DIN|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr4~0 , Display1_DIN|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr3~0 , Display1_DIN|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|Decoder0~0 , Display1_DIN|Decoder0~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr1~0 , Display1_DIN|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display1_DIN|WideOr0~0 , Display1_DIN|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr6~0 , Display2_DIN|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr5~0 , Display2_DIN|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr4~0 , Display2_DIN|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr3~0 , Display2_DIN|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr2~0 , Display2_DIN|WideOr2~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr1~0 , Display2_DIN|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display2_DIN|WideOr0~0 , Display2_DIN|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr6~0 , Display3_DIN|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr5~0 , Display3_DIN|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr4~0 , Display3_DIN|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr3~0 , Display3_DIN|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr2~0 , Display3_DIN|WideOr2~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr1~0 , Display3_DIN|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display3_DIN|WideOr0~0 , Display3_DIN|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr6~0 , Display4_AddressOut|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr5~0 , Display4_AddressOut|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr4~0 , Display4_AddressOut|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr3~0 , Display4_AddressOut|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr2~0 , Display4_AddressOut|WideOr2~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr1~0 , Display4_AddressOut|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display4_AddressOut|WideOr0~0 , Display4_AddressOut|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[5] , processador|RegADOut|RegSaida[5], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[6] , processador|RegADOut|RegSaida[6], ProcessadorMulticiclo, 1
instance = comp, \processador|RegADOut|RegSaida[7] , processador|RegADOut|RegSaida[7], ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr6~0 , Display5_AddressOut|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr5~0 , Display5_AddressOut|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr4~0 , Display5_AddressOut|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr3~0 , Display5_AddressOut|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr2~0 , Display5_AddressOut|WideOr2~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr1~0 , Display5_AddressOut|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display5_AddressOut|WideOr0~0 , Display5_AddressOut|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr6~0 , Display6_Tstep_Q|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr5~0 , Display6_Tstep_Q|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr4~0 , Display6_Tstep_Q|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr3~0 , Display6_Tstep_Q|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|Decoder0~2 , Display6_Tstep_Q|Decoder0~2, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr1~0 , Display6_Tstep_Q|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display6_Tstep_Q|WideOr0~0 , Display6_Tstep_Q|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr6~0 , Display7_BusWires|WideOr6~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr5~0 , Display7_BusWires|WideOr5~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr4~0 , Display7_BusWires|WideOr4~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr3~0 , Display7_BusWires|WideOr3~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr2~0 , Display7_BusWires|WideOr2~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr1~0 , Display7_BusWires|WideOr1~0, ProcessadorMulticiclo, 1
instance = comp, \Display7_BusWires|WideOr0~0 , Display7_BusWires|WideOr0~0, ProcessadorMulticiclo, 1
instance = comp, \SW[0]~I , SW[0], ProcessadorMulticiclo, 1
instance = comp, \SW[1]~I , SW[1], ProcessadorMulticiclo, 1
instance = comp, \SW[2]~I , SW[2], ProcessadorMulticiclo, 1
instance = comp, \SW[3]~I , SW[3], ProcessadorMulticiclo, 1
instance = comp, \SW[4]~I , SW[4], ProcessadorMulticiclo, 1
instance = comp, \SW[5]~I , SW[5], ProcessadorMulticiclo, 1
instance = comp, \SW[6]~I , SW[6], ProcessadorMulticiclo, 1
instance = comp, \SW[7]~I , SW[7], ProcessadorMulticiclo, 1
instance = comp, \SW[8]~I , SW[8], ProcessadorMulticiclo, 1
instance = comp, \SW[9]~I , SW[9], ProcessadorMulticiclo, 1
instance = comp, \SW[10]~I , SW[10], ProcessadorMulticiclo, 1
instance = comp, \SW[11]~I , SW[11], ProcessadorMulticiclo, 1
instance = comp, \SW[12]~I , SW[12], ProcessadorMulticiclo, 1
instance = comp, \SW[13]~I , SW[13], ProcessadorMulticiclo, 1
instance = comp, \SW[14]~I , SW[14], ProcessadorMulticiclo, 1
instance = comp, \SW[15]~I , SW[15], ProcessadorMulticiclo, 1
instance = comp, \SW[16]~I , SW[16], ProcessadorMulticiclo, 1
instance = comp, \SW[17]~I , SW[17], ProcessadorMulticiclo, 1
instance = comp, \KEY[2]~I , KEY[2], ProcessadorMulticiclo, 1
instance = comp, \KEY[3]~I , KEY[3], ProcessadorMulticiclo, 1
instance = comp, \LEDR[0]~I , LEDR[0], ProcessadorMulticiclo, 1
instance = comp, \LEDR[1]~I , LEDR[1], ProcessadorMulticiclo, 1
instance = comp, \LEDR[2]~I , LEDR[2], ProcessadorMulticiclo, 1
instance = comp, \LEDR[3]~I , LEDR[3], ProcessadorMulticiclo, 1
instance = comp, \LEDR[4]~I , LEDR[4], ProcessadorMulticiclo, 1
instance = comp, \LEDR[5]~I , LEDR[5], ProcessadorMulticiclo, 1
instance = comp, \LEDR[6]~I , LEDR[6], ProcessadorMulticiclo, 1
instance = comp, \LEDR[7]~I , LEDR[7], ProcessadorMulticiclo, 1
instance = comp, \LEDR[8]~I , LEDR[8], ProcessadorMulticiclo, 1
instance = comp, \LEDR[9]~I , LEDR[9], ProcessadorMulticiclo, 1
instance = comp, \LEDR[10]~I , LEDR[10], ProcessadorMulticiclo, 1
instance = comp, \LEDR[11]~I , LEDR[11], ProcessadorMulticiclo, 1
instance = comp, \LEDR[12]~I , LEDR[12], ProcessadorMulticiclo, 1
instance = comp, \LEDR[13]~I , LEDR[13], ProcessadorMulticiclo, 1
instance = comp, \LEDR[14]~I , LEDR[14], ProcessadorMulticiclo, 1
instance = comp, \LEDR[15]~I , LEDR[15], ProcessadorMulticiclo, 1
instance = comp, \LEDR[16]~I , LEDR[16], ProcessadorMulticiclo, 1
instance = comp, \LEDR[17]~I , LEDR[17], ProcessadorMulticiclo, 1
instance = comp, \LEDG[0]~I , LEDG[0], ProcessadorMulticiclo, 1
instance = comp, \LEDG[1]~I , LEDG[1], ProcessadorMulticiclo, 1
instance = comp, \LEDG[2]~I , LEDG[2], ProcessadorMulticiclo, 1
instance = comp, \LEDG[3]~I , LEDG[3], ProcessadorMulticiclo, 1
instance = comp, \LEDG[4]~I , LEDG[4], ProcessadorMulticiclo, 1
instance = comp, \LEDG[5]~I , LEDG[5], ProcessadorMulticiclo, 1
instance = comp, \LEDG[6]~I , LEDG[6], ProcessadorMulticiclo, 1
instance = comp, \LEDG[7]~I , LEDG[7], ProcessadorMulticiclo, 1
instance = comp, \LEDG[8]~I , LEDG[8], ProcessadorMulticiclo, 1
instance = comp, \HEX0[6]~I , HEX0[6], ProcessadorMulticiclo, 1
instance = comp, \HEX0[5]~I , HEX0[5], ProcessadorMulticiclo, 1
instance = comp, \HEX0[4]~I , HEX0[4], ProcessadorMulticiclo, 1
instance = comp, \HEX0[3]~I , HEX0[3], ProcessadorMulticiclo, 1
instance = comp, \HEX0[2]~I , HEX0[2], ProcessadorMulticiclo, 1
instance = comp, \HEX0[1]~I , HEX0[1], ProcessadorMulticiclo, 1
instance = comp, \HEX0[0]~I , HEX0[0], ProcessadorMulticiclo, 1
instance = comp, \HEX1[6]~I , HEX1[6], ProcessadorMulticiclo, 1
instance = comp, \HEX1[5]~I , HEX1[5], ProcessadorMulticiclo, 1
instance = comp, \HEX1[4]~I , HEX1[4], ProcessadorMulticiclo, 1
instance = comp, \HEX1[3]~I , HEX1[3], ProcessadorMulticiclo, 1
instance = comp, \HEX1[2]~I , HEX1[2], ProcessadorMulticiclo, 1
instance = comp, \HEX1[1]~I , HEX1[1], ProcessadorMulticiclo, 1
instance = comp, \HEX1[0]~I , HEX1[0], ProcessadorMulticiclo, 1
instance = comp, \HEX2[6]~I , HEX2[6], ProcessadorMulticiclo, 1
instance = comp, \HEX2[5]~I , HEX2[5], ProcessadorMulticiclo, 1
instance = comp, \HEX2[4]~I , HEX2[4], ProcessadorMulticiclo, 1
instance = comp, \HEX2[3]~I , HEX2[3], ProcessadorMulticiclo, 1
instance = comp, \HEX2[2]~I , HEX2[2], ProcessadorMulticiclo, 1
instance = comp, \HEX2[1]~I , HEX2[1], ProcessadorMulticiclo, 1
instance = comp, \HEX2[0]~I , HEX2[0], ProcessadorMulticiclo, 1
instance = comp, \HEX3[6]~I , HEX3[6], ProcessadorMulticiclo, 1
instance = comp, \HEX3[5]~I , HEX3[5], ProcessadorMulticiclo, 1
instance = comp, \HEX3[4]~I , HEX3[4], ProcessadorMulticiclo, 1
instance = comp, \HEX3[3]~I , HEX3[3], ProcessadorMulticiclo, 1
instance = comp, \HEX3[2]~I , HEX3[2], ProcessadorMulticiclo, 1
instance = comp, \HEX3[1]~I , HEX3[1], ProcessadorMulticiclo, 1
instance = comp, \HEX3[0]~I , HEX3[0], ProcessadorMulticiclo, 1
instance = comp, \HEX4[6]~I , HEX4[6], ProcessadorMulticiclo, 1
instance = comp, \HEX4[5]~I , HEX4[5], ProcessadorMulticiclo, 1
instance = comp, \HEX4[4]~I , HEX4[4], ProcessadorMulticiclo, 1
instance = comp, \HEX4[3]~I , HEX4[3], ProcessadorMulticiclo, 1
instance = comp, \HEX4[2]~I , HEX4[2], ProcessadorMulticiclo, 1
instance = comp, \HEX4[1]~I , HEX4[1], ProcessadorMulticiclo, 1
instance = comp, \HEX4[0]~I , HEX4[0], ProcessadorMulticiclo, 1
instance = comp, \HEX5[6]~I , HEX5[6], ProcessadorMulticiclo, 1
instance = comp, \HEX5[5]~I , HEX5[5], ProcessadorMulticiclo, 1
instance = comp, \HEX5[4]~I , HEX5[4], ProcessadorMulticiclo, 1
instance = comp, \HEX5[3]~I , HEX5[3], ProcessadorMulticiclo, 1
instance = comp, \HEX5[2]~I , HEX5[2], ProcessadorMulticiclo, 1
instance = comp, \HEX5[1]~I , HEX5[1], ProcessadorMulticiclo, 1
instance = comp, \HEX5[0]~I , HEX5[0], ProcessadorMulticiclo, 1
instance = comp, \HEX6[6]~I , HEX6[6], ProcessadorMulticiclo, 1
instance = comp, \HEX6[5]~I , HEX6[5], ProcessadorMulticiclo, 1
instance = comp, \HEX6[4]~I , HEX6[4], ProcessadorMulticiclo, 1
instance = comp, \HEX6[3]~I , HEX6[3], ProcessadorMulticiclo, 1
instance = comp, \HEX6[2]~I , HEX6[2], ProcessadorMulticiclo, 1
instance = comp, \HEX6[1]~I , HEX6[1], ProcessadorMulticiclo, 1
instance = comp, \HEX6[0]~I , HEX6[0], ProcessadorMulticiclo, 1
instance = comp, \HEX7[6]~I , HEX7[6], ProcessadorMulticiclo, 1
instance = comp, \HEX7[5]~I , HEX7[5], ProcessadorMulticiclo, 1
instance = comp, \HEX7[4]~I , HEX7[4], ProcessadorMulticiclo, 1
instance = comp, \HEX7[3]~I , HEX7[3], ProcessadorMulticiclo, 1
instance = comp, \HEX7[2]~I , HEX7[2], ProcessadorMulticiclo, 1
instance = comp, \HEX7[1]~I , HEX7[1], ProcessadorMulticiclo, 1
instance = comp, \HEX7[0]~I , HEX7[0], ProcessadorMulticiclo, 1
