--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! _unit/alien_2_alive_next_and0000  SLICE_X22Y19.X    SLICE_X22Y19.BX  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 92443 paths analyzed, 1067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.159ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X20Y22.F2), 3823 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.146ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y22.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.146ns (6.661ns logic, 7.485ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y8.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y8.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00007
                                                       graph_unit/Mrom_rom_data_ship_rom000071
    SLICE_X15Y10.F4      net (fanout=1)        0.273   graph_unit/Mrom_rom_data_ship_rom00007
    SLICE_X15Y10.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_7
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.F4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y22.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (6.369ns logic, 7.679ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X19Y27.G2      net (fanout=34)       2.274   vga_sync_unit/v_count_reg<1>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y22.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.059ns (6.605ns logic, 7.454ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X20Y23.F2), 3823 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.146ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y23.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.146ns (6.661ns logic, 7.485ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y8.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y8.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00007
                                                       graph_unit/Mrom_rom_data_ship_rom000071
    SLICE_X15Y10.F4      net (fanout=1)        0.273   graph_unit/Mrom_rom_data_ship_rom00007
    SLICE_X15Y10.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_7
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.F4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y23.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (6.369ns logic, 7.679ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X19Y27.G2      net (fanout=34)       2.274   vga_sync_unit/v_count_reg<1>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X20Y23.F2      net (fanout=3)        0.100   N8
    SLICE_X20Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.059ns (6.605ns logic, 7.454ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X21Y22.F3), 3823 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.055ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X21Y22.F3      net (fanout=3)        0.057   N8
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.055ns (6.613ns logic, 7.442ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.957ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.037 - 0.050)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X19Y27.G3      net (fanout=6)        2.305   graph_unit/ship_y_reg<0>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y8.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y8.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00007
                                                       graph_unit/Mrom_rom_data_ship_rom000071
    SLICE_X15Y10.F4      net (fanout=1)        0.273   graph_unit/Mrom_rom_data_ship_rom00007
    SLICE_X15Y10.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_7
                                                       graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_6_f5
    SLICE_X15Y10.Y       Tif6y                 0.451   graph_unit/Mmux_rom_bit_ship_5_f6
                                                       graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.F4      net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_ship_5_f6
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X21Y22.F3      net (fanout=3)        0.057   N8
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.957ns (6.321ns logic, 7.636ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.968ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X19Y27.G2      net (fanout=34)       2.274   vga_sync_unit/v_count_reg<1>
    SLICE_X19Y27.Y       Tilo                  0.612   N102
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X12Y6.G1       net (fanout=6)        1.312   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X12Y6.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X14Y9.F2       net (fanout=6)        1.514   graph_unit/rom_addr_ship<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00008
                                                       graph_unit/Mrom_rom_data_ship_rom000081
    SLICE_X15Y8.G3       net (fanout=1)        0.048   graph_unit/Mrom_rom_data_ship_rom00008
    SLICE_X15Y8.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.G2      net (fanout=1)        0.284   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X15Y12.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X15Y12.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X15Y12.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X24Y25.F3      net (fanout=7)        1.367   graph_unit/rd_ship_on
    SLICE_X24Y25.X       Tilo                  0.660   N113
                                                       rgb_next<0>35_SW0_SW0
    SLICE_X21Y22.G4      net (fanout=1)        0.535   N113
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<0>337
    SLICE_X21Y22.F3      net (fanout=3)        0.057   N8
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.968ns (6.557ns logic, 7.411ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X1Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X1Y19.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X1Y19.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X1Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X1Y19.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X1Y19.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/result (SLICE_X2Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/result (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.014 - 0.017)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_1 to keyboard_unit/debounce_ps2_data/result
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.XQ       Tcko                  0.412   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    SLICE_X2Y37.BY       net (fanout=3)        0.364   keyboard_unit/debounce_ps2_data/flipflops<1>
    SLICE_X2Y37.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/debounce_ps2_data/result
                                                       keyboard_unit/debounce_ps2_data/result
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.544ns logic, 0.364ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X25Y1.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X25Y1.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X25Y1.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.159|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 92443 paths, 0 nets, and 3307 connections

Design statistics:
   Minimum period:  14.159ns{1}   (Maximum frequency:  70.626MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 09:08:07 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



