

================================================================
== Vitis HLS Report for 'conv1_Pipeline_L2_L3_L4'
================================================================
* Date:           Sun Jan 26 21:42:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.373 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4772|     4772|  47.720 us|  47.720 us|  4768|  4768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3_L4  |     4770|     4770|         5|          1|          1|  4767|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     191|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     191|     346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_17ns_17_1_1_U1  |mul_2ns_17ns_17_1_1  |        0|   0|  0|   5|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|   5|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_2ns_8ns_10_4_1_U3   |mac_muladd_8ns_2ns_8ns_10_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_4ns_17ns_17_4_1_U2  |mac_muladd_8ns_4ns_17ns_17_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln80_1_fu_247_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln80_fu_366_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln82_1_fu_329_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln82_fu_291_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln84_fu_323_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln87_2_fu_403_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln87_fu_413_p2       |         +|   0|  0|  24|          17|          17|
    |and_ln80_fu_285_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln80_fu_241_p2      |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln82_fu_259_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln84_fu_279_p2      |      icmp|   0|  0|  15|           8|           6|
    |empty_fu_297_p2          |        or|   0|  0|   2|           1|           1|
    |j_mid2_fu_303_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln80_1_fu_372_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln80_fu_265_p3    |    select|   0|  0|   4|           1|           3|
    |select_ln82_1_fu_335_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln82_fu_311_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln80_fu_273_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 205|         107|          79|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_98                  |   9|          2|    2|          4|
    |i_fu_90                  |   9|          2|    4|          8|
    |indvar_flatten12_fu_102  |   9|          2|   13|         26|
    |indvar_flatten_fu_94     |   9|          2|   11|         22|
    |j_fu_86                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |c_fu_98                           |   2|   0|    2|          0|
    |i_fu_90                           |   4|   0|    4|          0|
    |icmp_ln82_reg_501                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_102           |  13|   0|   13|          0|
    |indvar_flatten_fu_94              |  11|   0|   11|          0|
    |j_fu_86                           |   8|   0|    8|          0|
    |j_mid2_reg_506                    |   8|   0|    8|          0|
    |select_ln80_1_reg_521             |   2|   0|    2|          0|
    |select_ln82_reg_512               |   4|   0|    4|          0|
    |j_mid2_reg_506                    |  64|  32|    8|          0|
    |select_ln82_reg_512               |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 191|  64|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv1_Pipeline_L2_L3_L4|  return value|
|line_buffer_3D_address0    |  out|   10|   ap_memory|           line_buffer_3D|         array|
|line_buffer_3D_ce0         |  out|    1|   ap_memory|           line_buffer_3D|         array|
|line_buffer_3D_we0         |  out|    1|   ap_memory|           line_buffer_3D|         array|
|line_buffer_3D_d0          |  out|   32|   ap_memory|           line_buffer_3D|         array|
|line_buffer_3D_1_address0  |  out|   10|   ap_memory|         line_buffer_3D_1|         array|
|line_buffer_3D_1_ce0       |  out|    1|   ap_memory|         line_buffer_3D_1|         array|
|line_buffer_3D_1_we0       |  out|    1|   ap_memory|         line_buffer_3D_1|         array|
|line_buffer_3D_1_d0        |  out|   32|   ap_memory|         line_buffer_3D_1|         array|
|line_buffer_3D_2_address0  |  out|   10|   ap_memory|         line_buffer_3D_2|         array|
|line_buffer_3D_2_ce0       |  out|    1|   ap_memory|         line_buffer_3D_2|         array|
|line_buffer_3D_2_we0       |  out|    1|   ap_memory|         line_buffer_3D_2|         array|
|line_buffer_3D_2_d0        |  out|   32|   ap_memory|         line_buffer_3D_2|         array|
|line_buffer_3D_3_address0  |  out|   10|   ap_memory|         line_buffer_3D_3|         array|
|line_buffer_3D_3_ce0       |  out|    1|   ap_memory|         line_buffer_3D_3|         array|
|line_buffer_3D_3_we0       |  out|    1|   ap_memory|         line_buffer_3D_3|         array|
|line_buffer_3D_3_d0        |  out|   32|   ap_memory|         line_buffer_3D_3|         array|
|line_buffer_3D_4_address0  |  out|   10|   ap_memory|         line_buffer_3D_4|         array|
|line_buffer_3D_4_ce0       |  out|    1|   ap_memory|         line_buffer_3D_4|         array|
|line_buffer_3D_4_we0       |  out|    1|   ap_memory|         line_buffer_3D_4|         array|
|line_buffer_3D_4_d0        |  out|   32|   ap_memory|         line_buffer_3D_4|         array|
|line_buffer_3D_5_address0  |  out|   10|   ap_memory|         line_buffer_3D_5|         array|
|line_buffer_3D_5_ce0       |  out|    1|   ap_memory|         line_buffer_3D_5|         array|
|line_buffer_3D_5_we0       |  out|    1|   ap_memory|         line_buffer_3D_5|         array|
|line_buffer_3D_5_d0        |  out|   32|   ap_memory|         line_buffer_3D_5|         array|
|line_buffer_3D_6_address0  |  out|   10|   ap_memory|         line_buffer_3D_6|         array|
|line_buffer_3D_6_ce0       |  out|    1|   ap_memory|         line_buffer_3D_6|         array|
|line_buffer_3D_6_we0       |  out|    1|   ap_memory|         line_buffer_3D_6|         array|
|line_buffer_3D_6_d0        |  out|   32|   ap_memory|         line_buffer_3D_6|         array|
|inp_img_address0           |  out|   18|   ap_memory|                  inp_img|         array|
|inp_img_ce0                |  out|    1|   ap_memory|                  inp_img|         array|
|inp_img_q0                 |   in|   32|   ap_memory|                  inp_img|         array|
+---------------------------+-----+-----+------------+-------------------------+--------------+

