module casting;

reg [3:0]a=14;
logic [7:0]b=12;
shortint c=10;
longint y;

initial
begin
	y=longint'(a*b+c);
	$displayb(y);
end
endmodule

