
/dts-v1/;
/include/ "vc707_fmcjesdadc1_pl.dtsi"
/ {
	chosen {
		bootargs = "console=ttyUL0,115200";
		linux,stdout-path = &axi_uart;
		stdout-path = &axi_uart;
	};
	aliases {
		ethernet0 = &axi_ethernet_eth_buf;
		i2c0 = &axi_iic_main;
		serial0 = &axi_uart;
		serial1 = &sys_mb_debug;
		spi0 = &axi_spi;
	};
	memory {
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};
};
&axi_ethernet_eth_buf {
	local-mac-address = [00 0a 35 00 00 15];
	phy-handle = <&phy0 &phy1>;
};

&axi_ethernet_eth_buf_mdio {
	phy0: phy@7 {
		compatible = "marvell,88e1111";
		device_type = "ethernet-phy";
		reg = <7>;
	};
	phy1: phy@1 {
		device_type = "ethernet-phy";
		reg = <1>;
	};
};

&axi_ad9250_0_core {
	dmas = <&axi_ad9250_0_dma 0>;
	dma-names = "rx";
	spibus-connected = <&adc0_ad9250>;
};

&axi_ad9250_1_core {
	dmas = <&axi_ad9250_1_dma 0>;
	dma-names = "rx";
	spibus-connected = <&adc1_ad9250>;
};

&axi_ad9250_0_dma {
	#dma-cells = <1>;
	clocks = <&clk_bus_0>;

	dma-channel {
		adi,buswidth = <64>;
		adi,type = <0>;
	};
};

&axi_ad9250_1_dma {
	#dma-cells = <1>;
	clocks = <&clk_bus_0>;

	dma-channel {
		adi,buswidth = <64>;
		adi,type = <0>;
	};
};

&axi_ad9250_gt {
	#clock-cells = <1>;
	clocks = <&clk_ad9517 0>;
	clock-names = "adc_clk";
	clock-output-names = "adc_gt_clk";

	adi,rx-sys-clk-select = <0>;
	adi,rx-out-clk-select = <2>;
	adi,use-cpll-enable;
	adi,lanes = <0x4>;

};

&axi_ad9250_jesd {
	#clock-cells = <0>;
	clocks = <&axi_ad9250_gt 0>;
	clock-names = "adc_gt_clk";
	clock-output-names = "jesd_adc_clk";

	xlnx,lanes = <4>;
	xlnx,frames-per-multiframe = <32>;
	xlnx,bytes-per-frame = <2>;
	xlnx,subclass = <1>;
	xlnx,lanesync-enable;
	xlnx,scramble-enable;
	xlnx,sysref-enable;
};

&axi_iic_main {
	mux@74 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "pca9548";
		reg = <0x74>;

		fmc_i2c: i2c@1 { /* HPC */
			#size-cells = <0>;
			#address-cells = <1>;
			reg = <1>;
			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};

			eeprom@54 {
				compatible = "at24,24c02";
				reg = <0x54>;
			};
		};

		mux2: i2c@2 { /* LPC */
			#size-cells = <0>;
			#address-cells = <1>;
			reg = <2>;


		};
	};
};

&axi_linear_flash {
	#address-cells = <1>;
	#size-cells = <1>;
	partition@0x00000000 {
		label = "fpga";
		reg = <0x00000000 0x1380000>;
	};
	partition@0x01380000 {
		label = "boot";
		reg = <0x01380000 0x80000>;
	};
	partition@0x01400000 {
		label = "bootenv";
		reg = <0x01400000 0x40000>;
	};
	partition@0x01440000 {
		label = "image";
		reg = <0x01440000 0xBC0000>;
	};
};

#define fmc_spi axi_spi
#include "adi-fmcjesdadc1.dtsi"
