#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 21 08:36:28 2019
# Process ID: 11968
# Current directory: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9352 B:\COLLEGE\19_20\Fall_19\Compe_475\ASS_6\Pipeline\Pipeline.xpr
# Log file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/vivado.log
# Journal file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 656.758 ; gain = 95.324
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_meme.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_mema.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/Jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/comparator0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/concat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sim_1/new/tesbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 691.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 56c2463c7d62457eb42344fa3270f891 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 1 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:49]
WARNING: [VRFC 10-3705] select index 2 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:50]
WARNING: [VRFC 10-3705] select index 3 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:51]
WARNING: [VRFC 10-3705] select index 4 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" Line 58 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" Line 44 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder0
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.comparator0
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.pipeline0
Compiling module xil_defaultlib.pipeline1
Compiling module xil_defaultlib.concat0
Compiling module xil_defaultlib.mux7
Compiling module xil_defaultlib.pipeline2
Compiling module xil_defaultlib.pipeline3
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.Jump
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/xsim.dir/testbench0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 21 08:47:37 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 691.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 691.840 ; gain = 0.000
WARNING: Simulation object /testbench0/mod0/mod6/data_mem was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testbench0/mod0/mod8/inst_mem was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/register_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/hazard_unit.v:]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 826.598 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 16:07:21 2019...
