// Seed: 3647556687
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8
);
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    inout tri id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    output supply1 id_9
);
  always
    foreach (id_11)
    `define pp_12 0
  wire id_13;
  assign id_2 = -1'h0;
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_9,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
