--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 634 paths analyzed, 276 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.915ns.
--------------------------------------------------------------------------------

Paths for end point p0.variable_i2c_mem_addra_index_4 (SLICE_X38Y181.F3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_i2c_r/psda1 (FF)
  Destination:          p0.variable_i2c_mem_addra_index_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_i2c_r/psda1 to p0.variable_i2c_mem_addra_index_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y163.YQ     Tcko                  0.360   inst_i2c_r/psda1
                                                       inst_i2c_r/psda1
    SLICE_X43Y163.G1     net (fanout=2)        0.581   inst_i2c_r/psda1
    SLICE_X43Y163.Y      Tilo                  0.194   i2c_mem_rw_flag
                                                       inst_i2c_r/_n0131_inv11
    SLICE_X38Y181.G2     net (fanout=9)        2.157   i2c_r_sto
    SLICE_X38Y181.Y      Tilo                  0.195   p0.variable_i2c_mem_addra_index<4>
                                                       p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>_SW0
    SLICE_X38Y181.F3     net (fanout=1)        0.213   p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>_SW0/O
    SLICE_X38Y181.CLK    Tfck                  0.215   p0.variable_i2c_mem_addra_index<4>
                                                       p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>
                                                       p0.variable_i2c_mem_addra_index_4
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (0.964ns logic, 2.951ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_i2c_r/pscl1 (FF)
  Destination:          p0.variable_i2c_mem_addra_index_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_i2c_r/pscl1 to p0.variable_i2c_mem_addra_index_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y162.YQ     Tcko                  0.360   inst_i2c_r/pscl1
                                                       inst_i2c_r/pscl1
    SLICE_X43Y163.G3     net (fanout=2)        0.426   inst_i2c_r/pscl1
    SLICE_X43Y163.Y      Tilo                  0.194   i2c_mem_rw_flag
                                                       inst_i2c_r/_n0131_inv11
    SLICE_X38Y181.G2     net (fanout=9)        2.157   i2c_r_sto
    SLICE_X38Y181.Y      Tilo                  0.195   p0.variable_i2c_mem_addra_index<4>
                                                       p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>_SW0
    SLICE_X38Y181.F3     net (fanout=1)        0.213   p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>_SW0/O
    SLICE_X38Y181.CLK    Tfck                  0.215   p0.variable_i2c_mem_addra_index<4>
                                                       p0.variable_i2c_mem_addra_index[10]_GND_14_o_mux_882_OUT<4>
                                                       p0.variable_i2c_mem_addra_index_4
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (0.964ns logic, 2.796ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point kvdd_3 (SLICE_X46Y167.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Destination:          kvdd_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP to kvdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y22.DOA3    Trcko_DOA_NC          2.100   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    SLICE_X46Y167.BX     net (fanout=2)        1.341   i2c_mem_douta<3>
    SLICE_X46Y167.CLK    Tdick                 0.279   kvdd<3>
                                                       kvdd_3
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (2.379ns logic, 1.341ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point kvdd_6 (SLICE_X47Y169.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Destination:          kvdd_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP to kvdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y22.DOA6    Trcko_DOA_NC          2.100   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    SLICE_X47Y169.BY     net (fanout=2)        1.321   i2c_mem_douta<6>
    SLICE_X47Y169.CLK    Tdick                 0.292   kvdd<7>
                                                       kvdd_6
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (2.392ns logic, 1.321ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X4Y22.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_4 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.687 - 0.720)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_4 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y179.YQ     Tcko                  0.313   inst_i2c_r/o_i2c_data<5>
                                                       inst_i2c_r/o_i2c_data_4
    RAMB16_X4Y22.DIA4    net (fanout=1)        0.308   inst_i2c_r/o_i2c_data<4>
    RAMB16_X4Y22.CLKA    Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X4Y22.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_5 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.687 - 0.720)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_5 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y179.XQ     Tcko                  0.313   inst_i2c_r/o_i2c_data<5>
                                                       inst_i2c_r/o_i2c_data_5
    RAMB16_X4Y22.DIA5    net (fanout=1)        0.339   inst_i2c_r/o_i2c_data<5>
    RAMB16_X4Y22.CLKA    Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (-0.009ns logic, 0.339ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X4Y22.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_2 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (0.687 - 0.733)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_2 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y176.YQ     Tcko                  0.313   inst_i2c_r/o_i2c_data<3>
                                                       inst_i2c_r/o_i2c_data_2
    RAMB16_X4Y22.DIA2    net (fanout=1)        0.329   inst_i2c_r/o_i2c_data<2>
    RAMB16_X4Y22.CLKA    Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Logical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Location pin: RAMB16_X4Y22.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKA
  Logical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKA
  Location pin: RAMB16_X4Y20.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKB
  Logical resource: inst_mem_kvdd_vdd25/inst_mem_kvdd/CLKB
  Location pin: RAMB16_X4Y20.CLKB
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    3.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 634 paths, 0 nets, and 562 connections

Design statistics:
   Minimum period:   3.915ns{1}   (Maximum frequency: 255.428MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 23 22:02:59 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 509 MB



