Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jul 25 10:30:40 2024
| Host         : MainPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.425        0.000                      0                  182        0.133        0.000                      0                  182        2.100        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.425        0.000                      0                  182        0.133        0.000                      0                  182        2.100        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.395ns (16.659%)  route 1.976ns (83.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 9.429 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.470     4.740    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y141        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDCE (Prop_fdce_C_Q)         0.223     4.963 r  uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.455     5.418    uart_rx_inst/cycle_cnt[8]
    SLICE_X9Y141         LUT5 (Prop_lut5_I1_O)        0.043     5.461 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=2, routed)           0.444     5.905    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     5.948 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=11, routed)          0.469     6.417    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I2_O)        0.043     6.460 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.280     6.740    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X9Y143         LUT4 (Prop_lut4_I1_O)        0.043     6.783 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.328     7.112    uart_rx_inst/rx_data_valid01_out
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.391     9.429    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.321     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X6Y144         FDCE (Setup_fdce_C_CE)      -0.178     9.536    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.579ns (24.640%)  route 1.771ns (75.360%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 9.374 - 5.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.472     4.742    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y144         FDCE                                         r  uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.259     5.001 f  uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.518     5.519    uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X8Y144         LUT3 (Prop_lut3_I1_O)        0.046     5.565 r  uart_rx_inst/cycle_cnt[15]_i_8/O
                         net (fo=4, routed)           0.566     6.131    uart_rx_inst/cycle_cnt[15]_i_8_n_0
    SLICE_X9Y143         LUT5 (Prop_lut5_I1_O)        0.138     6.269 f  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.687     6.956    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I1_O)        0.136     7.092 r  uart_rx_inst/cycle_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     7.092    uart_rx_inst/cycle_cnt[11]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.336     9.374    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y142        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/C
                         clock pessimism              0.321     9.694    
                         clock uncertainty           -0.035     9.659    
    SLICE_X11Y142        FDCE (Setup_fdce_C_D)        0.034     9.693    uart_rx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.579ns (25.069%)  route 1.731ns (74.931%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 9.373 - 5.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.472     4.742    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y144         FDCE                                         r  uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.259     5.001 f  uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.518     5.519    uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X8Y144         LUT3 (Prop_lut3_I1_O)        0.046     5.565 r  uart_rx_inst/cycle_cnt[15]_i_8/O
                         net (fo=4, routed)           0.566     6.131    uart_rx_inst/cycle_cnt[15]_i_8_n_0
    SLICE_X9Y143         LUT5 (Prop_lut5_I1_O)        0.138     6.269 f  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.647     6.916    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I1_O)        0.136     7.052 r  uart_rx_inst/cycle_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.052    uart_rx_inst/cycle_cnt[1]_i_1_n_0
    SLICE_X11Y140        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         1.335     9.373    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y140        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism              0.321     9.693    
                         clock uncertainty           -0.035     9.658    
    SLICE_X11Y140        FDCE (Setup_fdce_C_D)        0.034     9.692    uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.692    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.931%)  route 0.100ns (50.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    sys_clk_BUFG
    SLICE_X4Y144         FDCE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.100     2.297 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.100     2.397    uart_tx_inst/tx_data_latch_reg[7]_0[3]
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/C
                         clock pessimism             -0.342     2.231    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.033     2.264    uart_tx_inst/tx_data_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.676     2.199    sys_clk_BUFG
    SLICE_X3Y145         FDCE                                         r  tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDCE (Prop_fdce_C_Q)         0.091     2.290 r  tx_data_reg[7]/Q
                         net (fo=1, routed)           0.095     2.385    uart_tx_inst/tx_data_latch_reg[7]_0[7]
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/C
                         clock pessimism             -0.360     2.213    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.011     2.224    uart_tx_inst/tx_data_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.660%)  route 0.134ns (57.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y145         FDCE                                         r  uart_rx_inst/rx_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDCE (Prop_fdce_C_Q)         0.100     2.297 r  uart_rx_inst/rx_bits_reg[3]/Q
                         net (fo=1, routed)           0.134     2.431    uart_rx_inst/rx_bits[3]
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.895     2.571    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism             -0.361     2.211    
    SLICE_X6Y144         FDCE (Hold_fdce_C_D)         0.059     2.270    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_data_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.658%)  route 0.159ns (55.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    sys_clk_BUFG
    SLICE_X5Y143         FDCE                                         r  tx_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDCE (Prop_fdce_C_Q)         0.100     2.297 f  tx_data_valid_reg/Q
                         net (fo=11, routed)          0.159     2.455    uart_tx_inst/tx_data_ready_reg_0
    SLICE_X2Y143         LUT5 (Prop_lut5_I0_O)        0.028     2.483 r  uart_tx_inst/tx_data_ready_i_1/O
                         net (fo=1, routed)           0.000     2.483    uart_tx_inst/tx_data_ready_i_1_n_0
    SLICE_X2Y143         FDCE                                         r  uart_tx_inst/tx_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X2Y143         FDCE                                         r  uart_tx_inst/tx_data_ready_reg/C
                         clock pessimism             -0.342     2.231    
    SLICE_X2Y143         FDCE (Hold_fdce_C_D)         0.087     2.318    uart_tx_inst/tx_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_tx_inst/tx_data_latch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.156ns (58.844%)  route 0.109ns (41.156%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.676     2.199    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.100     2.299 r  uart_tx_inst/tx_data_latch_reg[1]/Q
                         net (fo=1, routed)           0.055     2.353    uart_tx_inst/tx_data_latch[1]
    SLICE_X2Y144         LUT6 (Prop_lut6_I3_O)        0.028     2.381 r  uart_tx_inst/tx_reg_i_3/O
                         net (fo=1, routed)           0.055     2.436    uart_tx_inst/tx_reg_i_3_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I3_O)        0.028     2.464 r  uart_tx_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     2.464    uart_tx_inst/tx_reg
    SLICE_X2Y144         FDPE                                         r  uart_tx_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X2Y144         FDPE                                         r  uart_tx_inst/tx_reg_reg/C
                         clock pessimism             -0.363     2.210    
    SLICE_X2Y144         FDPE (Hold_fdpe_C_D)         0.087     2.297    uart_tx_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.380%)  route 0.191ns (65.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.643     2.166    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y145         FDCE                                         r  uart_rx_inst/rx_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDCE (Prop_fdce_C_Q)         0.100     2.266 r  uart_rx_inst/rx_bits_reg[0]/Q
                         net (fo=1, routed)           0.191     2.457    uart_rx_inst/rx_bits[0]
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.895     2.571    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y144         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism             -0.342     2.230    
    SLICE_X6Y144         FDCE (Hold_fdce_C_D)         0.059     2.289    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.154%)  route 0.155ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.100     2.297 r  tx_data_reg[6]/Q
                         net (fo=1, routed)           0.155     2.452    uart_tx_inst/tx_data_latch_reg[7]_0[6]
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/C
                         clock pessimism             -0.342     2.231    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.047     2.278    uart_tx_inst/tx_data_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.213%)  route 0.143ns (58.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    sys_clk_BUFG
    SLICE_X4Y144         FDCE                                         r  tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.100     2.297 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.143     2.439    uart_tx_inst/tx_data_latch_reg[7]_0[2]
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[2]/C
                         clock pessimism             -0.342     2.231    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.033     2.264    uart_tx_inst/tx_data_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.181%)  route 0.155ns (60.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.674     2.197    sys_clk_BUFG
    SLICE_X4Y144         FDCE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.100     2.297 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.155     2.452    uart_tx_inst/tx_data_latch_reg[7]_0[4]
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.896     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y144         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/C
                         clock pessimism             -0.342     2.231    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.044     2.275    uart_tx_inst/tx_data_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.175ns (64.853%)  route 0.095ns (35.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.643     2.166    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y143         FDCE                                         r  uart_rx_inst/rx_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDCE (Prop_fdce_C_Q)         0.107     2.273 f  uart_rx_inst/rx_d0_reg/Q
                         net (fo=4, routed)           0.095     2.368    uart_rx_inst/rx_d0
    SLICE_X8Y143         LUT5 (Prop_lut5_I2_O)        0.068     2.436 r  uart_rx_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.436    uart_rx_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X8Y143         FDCE                                         r  uart_rx_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=124, routed)         0.864     2.540    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y143         FDCE                                         r  uart_rx_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.375     2.166    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.092     2.258    uart_rx_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X6Y142   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y145   tx_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y145   tx_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X3Y145   tx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y139   wait_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y139   wait_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y140   wait_cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X5Y137   wait_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X6Y140   wait_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X6Y142   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X6Y142   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y145   tx_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y145   tx_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y145   tx_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y145   tx_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X3Y145   tx_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X3Y145   tx_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y139   wait_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y139   wait_cnt_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         2.500       2.150      SLICE_X4Y142   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         2.500       2.150      SLICE_X4Y142   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X6Y142   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X6Y142   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X6Y142   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X6Y142   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X5Y145   tx_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X5Y145   tx_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X5Y145   tx_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X5Y145   tx_cnt_reg[1]/C



