

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Thu Jan 28 22:02:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  387495573|  387496573| 3.875 sec | 3.875 sec |  387495573|  387496573|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                               |                    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |            Instance           |       Module       |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_QIO_accel_hw_int_s_fu_492  |QIO_accel_hw_int_s  |  387429517|  387430517| 3.874 sec | 3.874 sec |  387429517|  387430517|   none  |
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- axis2type_loop1                  |      256|      256|         1|          1|          1|    256|    yes   |
        |- axis2type_loop2_axis2type_loop3  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- type2axis_loop1                  |      257|      257|         3|          1|          1|    256|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       33|     72|   28419|  34474|    0|
|Memory           |      130|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    818|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      163|     72|   28519|  35495|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       58|     32|      26|     66|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |QIO_accel_AXILiteS_s_axi_U     |QIO_accel_AXILiteS_s_axi  |        0|      0|     74|    104|    0|
    |grp_QIO_accel_hw_int_s_fu_492  |QIO_accel_hw_int_s        |       33|     72|  28345|  34370|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |Total                          |                          |       33|     72|  28419|  34474|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |coef_list_0_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_1_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_2_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_3_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_4_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_5_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_6_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_7_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_8_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_9_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_10_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_11_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_12_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_13_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_14_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_15_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |init_val_U      |QIO_accel_hw_int_rcU  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |final_val_U     |QIO_accel_hw_int_rcU  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |      130|  0|   0|    0| 66048|  576|    18|      2113536|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln54_fu_548_p2         |     +    |      0|  0|  24|          17|           1|
    |add_ln60_fu_632_p2         |     +    |      0|  0|  17|          13|          13|
    |i_4_fu_554_p2              |     +    |      0|  0|  15|           1|           9|
    |i_5_fu_670_p2              |     +    |      0|  0|  15|           9|           1|
    |i_fu_531_p2                |     +    |      0|  0|  15|           9|           1|
    |j_fu_658_p2                |     +    |      0|  0|  15|           9|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln48_fu_525_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln54_fu_542_p2        |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln56_fu_560_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln72_fu_664_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln75_fu_676_p2        |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |select_ln60_1_fu_574_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln60_fu_566_p3      |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 203|         121|         100|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |coef_list_0_address0     |  15|          3|   12|         36|
    |coef_list_0_ce0          |  15|          3|    1|          3|
    |coef_list_0_ce1          |   9|          2|    1|          2|
    |coef_list_10_address0    |  15|          3|   12|         36|
    |coef_list_10_ce0         |  15|          3|    1|          3|
    |coef_list_10_ce1         |   9|          2|    1|          2|
    |coef_list_11_address0    |  15|          3|   12|         36|
    |coef_list_11_ce0         |  15|          3|    1|          3|
    |coef_list_11_ce1         |   9|          2|    1|          2|
    |coef_list_12_address0    |  15|          3|   12|         36|
    |coef_list_12_ce0         |  15|          3|    1|          3|
    |coef_list_12_ce1         |   9|          2|    1|          2|
    |coef_list_13_address0    |  15|          3|   12|         36|
    |coef_list_13_ce0         |  15|          3|    1|          3|
    |coef_list_13_ce1         |   9|          2|    1|          2|
    |coef_list_14_address0    |  15|          3|   12|         36|
    |coef_list_14_ce0         |  15|          3|    1|          3|
    |coef_list_14_ce1         |   9|          2|    1|          2|
    |coef_list_15_address0    |  15|          3|   12|         36|
    |coef_list_15_ce0         |  15|          3|    1|          3|
    |coef_list_15_ce1         |   9|          2|    1|          2|
    |coef_list_1_address0     |  15|          3|   12|         36|
    |coef_list_1_ce0          |  15|          3|    1|          3|
    |coef_list_1_ce1          |   9|          2|    1|          2|
    |coef_list_2_address0     |  15|          3|   12|         36|
    |coef_list_2_ce0          |  15|          3|    1|          3|
    |coef_list_2_ce1          |   9|          2|    1|          2|
    |coef_list_3_address0     |  15|          3|   12|         36|
    |coef_list_3_ce0          |  15|          3|    1|          3|
    |coef_list_3_ce1          |   9|          2|    1|          2|
    |coef_list_4_address0     |  15|          3|   12|         36|
    |coef_list_4_ce0          |  15|          3|    1|          3|
    |coef_list_4_ce1          |   9|          2|    1|          2|
    |coef_list_5_address0     |  15|          3|   12|         36|
    |coef_list_5_ce0          |  15|          3|    1|          3|
    |coef_list_5_ce1          |   9|          2|    1|          2|
    |coef_list_6_address0     |  15|          3|   12|         36|
    |coef_list_6_ce0          |  15|          3|    1|          3|
    |coef_list_6_ce1          |   9|          2|    1|          2|
    |coef_list_7_address0     |  15|          3|   12|         36|
    |coef_list_7_ce0          |  15|          3|    1|          3|
    |coef_list_7_ce1          |   9|          2|    1|          2|
    |coef_list_8_address0     |  15|          3|   12|         36|
    |coef_list_8_ce0          |  15|          3|    1|          3|
    |coef_list_8_ce1          |   9|          2|    1|          2|
    |coef_list_9_address0     |  15|          3|   12|         36|
    |coef_list_9_ce0          |  15|          3|    1|          3|
    |coef_list_9_ce1          |   9|          2|    1|          2|
    |final_val_address0       |  15|          3|    8|         24|
    |final_val_ce0            |  15|          3|    1|          3|
    |final_val_we0            |   9|          2|    1|          2|
    |i1_0_i_reg_459           |   9|          2|    9|         18|
    |i_0_i1_reg_481           |   9|          2|    9|         18|
    |i_0_i_reg_437            |   9|          2|    9|         18|
    |indvar_flatten_reg_448   |   9|          2|   17|         34|
    |init_val_address0        |  15|          3|    8|         24|
    |init_val_ce0             |  15|          3|    1|          3|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_0_i_reg_470            |   9|          2|    9|         18|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 818|        169|  301|        835|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |grp_QIO_accel_hw_int_s_fu_492_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_459                              |   9|   0|    9|          0|
    |i_0_i1_reg_481                              |   9|   0|    9|          0|
    |i_0_i_reg_437                               |   9|   0|    9|          0|
    |icmp_ln72_reg_721                           |   1|   0|    1|          0|
    |icmp_ln72_reg_721_pp2_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln75_reg_730                           |   1|   0|    1|          0|
    |indvar_flatten_reg_448                      |  17|   0|   17|          0|
    |j_0_i_reg_470                               |   9|   0|    9|          0|
    |seed_read_reg_716                           |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 100|   0|  100|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   QIO_accel   | return value |
|input_r_TDATA           |  in |   32|    axis    |  input_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    | output_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_last_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed), !map !125"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%init_val = alloca [256 x i32], align 16" [QIO/QIO_accel.cpp:71]   --->   Operation 17 'alloca' 'init_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%final_val = alloca [256 x i32], align 16"   --->   Operation 18 'alloca' 'final_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%coef_list_0 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 19 'alloca' 'coef_list_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%coef_list_1 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 20 'alloca' 'coef_list_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%coef_list_2 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 21 'alloca' 'coef_list_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%coef_list_3 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 22 'alloca' 'coef_list_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%coef_list_4 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 23 'alloca' 'coef_list_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%coef_list_5 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 24 'alloca' 'coef_list_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%coef_list_6 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 25 'alloca' 'coef_list_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%coef_list_7 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 26 'alloca' 'coef_list_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%coef_list_8 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 27 'alloca' 'coef_list_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%coef_list_9 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 28 'alloca' 'coef_list_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%coef_list_10 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 29 'alloca' 'coef_list_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%coef_list_11 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 30 'alloca' 'coef_list_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%coef_list_12 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 31 'alloca' 'coef_list_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%coef_list_13 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 32 'alloca' 'coef_list_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%coef_list_14 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 33 'alloca' 'coef_list_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%coef_list_15 = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 34 'alloca' 'coef_list_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:71]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:71]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:71]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %seed, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:71]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 40 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.66ns)   --->   "%icmp_ln48 = icmp eq i9 %i_0_i, -256" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 41 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:49->QIO/QIO_accel.cpp:75]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %i_0_i to i64" [QIO/QIO.h:50->QIO/QIO_accel.cpp:75]   --->   Operation 48 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_47 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:70]   --->   Operation 49 'read' 'empty_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_47, 0" [QIO/QIO_accel.cpp:70]   --->   Operation 50 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [256 x i32]* %init_val, i64 0, i64 %zext_ln50" [QIO/QIO.h:51->QIO/QIO_accel.cpp:75]   --->   Operation 51 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:51->QIO/QIO_accel.cpp:75]   --->   Operation 52 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:52->QIO/QIO_accel.cpp:75]   --->   Operation 53 'specregionend' 'empty_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 54 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.59>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ %add_ln54, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i1_0_i = phi i9 [ %select_ln60_1, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 57 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ %j, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]"   --->   Operation 58 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.43ns)   --->   "%icmp_ln54 = icmp eq i17 %indvar_flatten, -65536" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 59 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.10ns)   --->   "%add_ln54 = add i17 %indvar_flatten, 1" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 60 'add' 'add_ln54' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %"axis2type<int>.exit", label %axis2type_loop3_begin" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%i_4 = add i9 1, %i1_0_i" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 62 'add' 'i_4' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 64 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.66ns)   --->   "%icmp_ln56 = icmp eq i9 %j_0_i, -256" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 65 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.96ns)   --->   "%select_ln60 = select i1 %icmp_ln56, i9 0, i9 %j_0_i" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 66 'select' 'select_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.96ns)   --->   "%select_ln60_1 = select i1 %icmp_ln56, i9 %i_4, i9 %i1_0_i" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 67 'select' 'select_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln60_1_mid2 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %select_ln60_1, i32 4, i32 8)" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 68 'partselect' 'trunc_ln60_1_mid2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i9 %select_ln60_1 to i4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 69 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln60, i8 0)" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 70 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i12 %tmp_72 to i13" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 71 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 73 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:57->QIO/QIO_accel.cpp:75]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_51 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:70]   --->   Operation 75 'read' 'empty_51' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%input_data_V_val4 = extractvalue { i32, i1 } %empty_51, 0" [QIO/QIO_accel.cpp:70]   --->   Operation 76 'extractvalue' 'input_data_V_val4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %input_data_V_val4 to float" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 77 'bitcast' 'bitcast_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %select_ln60 to i13" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 78 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.54ns)   --->   "%add_ln60 = add i13 %zext_ln56, %zext_ln60" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 79 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i13 %add_ln60 to i64" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 80 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%coef_list_0_addr = getelementptr [4096 x float]* %coef_list_0, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 81 'getelementptr' 'coef_list_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%coef_list_1_addr = getelementptr [4096 x float]* %coef_list_1, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 82 'getelementptr' 'coef_list_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%coef_list_2_addr = getelementptr [4096 x float]* %coef_list_2, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 83 'getelementptr' 'coef_list_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%coef_list_3_addr = getelementptr [4096 x float]* %coef_list_3, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 84 'getelementptr' 'coef_list_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%coef_list_4_addr = getelementptr [4096 x float]* %coef_list_4, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 85 'getelementptr' 'coef_list_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%coef_list_5_addr = getelementptr [4096 x float]* %coef_list_5, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 86 'getelementptr' 'coef_list_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%coef_list_6_addr = getelementptr [4096 x float]* %coef_list_6, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 87 'getelementptr' 'coef_list_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%coef_list_7_addr = getelementptr [4096 x float]* %coef_list_7, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 88 'getelementptr' 'coef_list_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%coef_list_8_addr = getelementptr [4096 x float]* %coef_list_8, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 89 'getelementptr' 'coef_list_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%coef_list_9_addr = getelementptr [4096 x float]* %coef_list_9, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 90 'getelementptr' 'coef_list_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%coef_list_10_addr = getelementptr [4096 x float]* %coef_list_10, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 91 'getelementptr' 'coef_list_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%coef_list_11_addr = getelementptr [4096 x float]* %coef_list_11, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 92 'getelementptr' 'coef_list_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%coef_list_12_addr = getelementptr [4096 x float]* %coef_list_12, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 93 'getelementptr' 'coef_list_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%coef_list_13_addr = getelementptr [4096 x float]* %coef_list_13, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 94 'getelementptr' 'coef_list_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%coef_list_14_addr = getelementptr [4096 x float]* %coef_list_14, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 95 'getelementptr' 'coef_list_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%coef_list_15_addr = getelementptr [4096 x float]* %coef_list_15, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 96 'getelementptr' 'coef_list_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.42ns)   --->   "switch i5 %trunc_ln60_1_mid2, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 97 'switch' <Predicate = (!icmp_ln54)> <Delay = 1.42>
ST_4 : Operation 98 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_14_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 98 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 99 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 14)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_13_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 100 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 101 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 13)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_12_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 102 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 103 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 12)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_11_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 104 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 105 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 11)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_10_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 106 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 107 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 10)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_9_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 108 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 109 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 9)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_8_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 110 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 111 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 8)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_7_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 112 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 113 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 7)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_6_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 114 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 115 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 6)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_5_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 116 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 117 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 5)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_4_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 118 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 119 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 4)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_3_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 120 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 121 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 3)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_2_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 122 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 123 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 2)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_1_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 124 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 125 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 1)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_0_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 126 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 127 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 0)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_15_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 128 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 != 0 & trunc_ln60_1_mid2 != 1 & trunc_ln60_1_mid2 != 2 & trunc_ln60_1_mid2 != 3 & trunc_ln60_1_mid2 != 4 & trunc_ln60_1_mid2 != 5 & trunc_ln60_1_mid2 != 6 & trunc_ln60_1_mid2 != 7 & trunc_ln60_1_mid2 != 8 & trunc_ln60_1_mid2 != 9 & trunc_ln60_1_mid2 != 10 & trunc_ln60_1_mid2 != 11 & trunc_ln60_1_mid2 != 12 & trunc_ln60_1_mid2 != 13 & trunc_ln60_1_mid2 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 129 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 != 0 & trunc_ln60_1_mid2 != 1 & trunc_ln60_1_mid2 != 2 & trunc_ln60_1_mid2 != 3 & trunc_ln60_1_mid2 != 4 & trunc_ln60_1_mid2 != 5 & trunc_ln60_1_mid2 != 6 & trunc_ln60_1_mid2 != 7 & trunc_ln60_1_mid2 != 8 & trunc_ln60_1_mid2 != 9 & trunc_ln60_1_mid2 != 10 & trunc_ln60_1_mid2 != 11 & trunc_ln60_1_mid2 != 12 & trunc_ln60_1_mid2 != 13 & trunc_ln60_1_mid2 != 14)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_s)" [QIO/QIO.h:61->QIO/QIO_accel.cpp:75]   --->   Operation 130 'specregionend' 'empty_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln60, 1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 131 'add' 'j' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 132 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 133 [1/1] (1.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %seed)" [QIO/QIO_accel.cpp:76]   --->   Operation 133 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 134 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [4096 x float]* %coef_list_0, [4096 x float]* %coef_list_1, [4096 x float]* %coef_list_2, [4096 x float]* %coef_list_3, [4096 x float]* %coef_list_4, [4096 x float]* %coef_list_5, [4096 x float]* %coef_list_6, [4096 x float]* %coef_list_7, [4096 x float]* %coef_list_8, [4096 x float]* %coef_list_9, [4096 x float]* %coef_list_10, [4096 x float]* %coef_list_11, [4096 x float]* %coef_list_12, [4096 x float]* %coef_list_13, [4096 x float]* %coef_list_14, [4096 x float]* %coef_list_15, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:76]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [4096 x float]* %coef_list_0, [4096 x float]* %coef_list_1, [4096 x float]* %coef_list_2, [4096 x float]* %coef_list_3, [4096 x float]* %coef_list_4, [4096 x float]* %coef_list_5, [4096 x float]* %coef_list_6, [4096 x float]* %coef_list_7, [4096 x float]* %coef_list_8, [4096 x float]* %coef_list_9, [4096 x float]* %coef_list_10, [4096 x float]* %coef_list_11, [4096 x float]* %coef_list_12, [4096 x float]* %coef_list_13, [4096 x float]* %coef_list_14, [4096 x float]* %coef_list_15, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:76]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 136 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ 0, %"axis2type<int>.exit" ], [ %i_5, %type2axis_loop1 ]"   --->   Operation 137 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.66ns)   --->   "%icmp_ln72 = icmp eq i9 %i_0_i1, -256" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 138 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 139 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i_0_i1, 1" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 140 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.66ns)   --->   "%icmp_ln75 = icmp eq i9 %i_0_i1, 255" [QIO/QIO.h:75->QIO/QIO_accel.cpp:77]   --->   Operation 142 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %i_0_i1 to i64" [QIO/QIO.h:78->QIO/QIO_accel.cpp:77]   --->   Operation 143 'zext' 'zext_ln78' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [256 x i32]* %final_val, i64 0, i64 %zext_ln78" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 144 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 145 'load' 'final_val_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 146 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 146 'load' 'final_val_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 147 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)" [QIO/QIO_accel.cpp:70]   --->   Operation 147 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 149 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:73->QIO/QIO_accel.cpp:77]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)" [QIO/QIO_accel.cpp:70]   --->   Operation 151 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_24)" [QIO/QIO.h:81->QIO/QIO_accel.cpp:77]   --->   Operation 152 'specregionend' 'empty_53' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 153 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:78]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_v]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000]
init_val           (alloca           ) [ 00111110000]
final_val          (alloca           ) [ 00111111110]
coef_list_0        (alloca           ) [ 00111110000]
coef_list_1        (alloca           ) [ 00111110000]
coef_list_2        (alloca           ) [ 00111110000]
coef_list_3        (alloca           ) [ 00111110000]
coef_list_4        (alloca           ) [ 00111110000]
coef_list_5        (alloca           ) [ 00111110000]
coef_list_6        (alloca           ) [ 00111110000]
coef_list_7        (alloca           ) [ 00111110000]
coef_list_8        (alloca           ) [ 00111110000]
coef_list_9        (alloca           ) [ 00111110000]
coef_list_10       (alloca           ) [ 00111110000]
coef_list_11       (alloca           ) [ 00111110000]
coef_list_12       (alloca           ) [ 00111110000]
coef_list_13       (alloca           ) [ 00111110000]
coef_list_14       (alloca           ) [ 00111110000]
coef_list_15       (alloca           ) [ 00111110000]
specinterface_ln71 (specinterface    ) [ 00000000000]
specinterface_ln71 (specinterface    ) [ 00000000000]
specinterface_ln71 (specinterface    ) [ 00000000000]
specinterface_ln71 (specinterface    ) [ 00000000000]
br_ln48            (br               ) [ 01100000000]
i_0_i              (phi              ) [ 00100000000]
icmp_ln48          (icmp             ) [ 00100000000]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01100000000]
br_ln48            (br               ) [ 00000000000]
specloopname_ln48  (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln49  (specpipeline     ) [ 00000000000]
zext_ln50          (zext             ) [ 00000000000]
empty_47           (read             ) [ 00000000000]
input_data_V_val   (extractvalue     ) [ 00000000000]
init_val_addr      (getelementptr    ) [ 00000000000]
store_ln51         (store            ) [ 00000000000]
empty_48           (specregionend    ) [ 00000000000]
br_ln48            (br               ) [ 01100000000]
br_ln54            (br               ) [ 00011000000]
indvar_flatten     (phi              ) [ 00001000000]
i1_0_i             (phi              ) [ 00001000000]
j_0_i              (phi              ) [ 00001000000]
icmp_ln54          (icmp             ) [ 00001000000]
add_ln54           (add              ) [ 00011000000]
br_ln54            (br               ) [ 00000000000]
i_4                (add              ) [ 00000000000]
specloopname_ln0   (specloopname     ) [ 00000000000]
empty_50           (speclooptripcount) [ 00000000000]
icmp_ln56          (icmp             ) [ 00000000000]
select_ln60        (select           ) [ 00000000000]
select_ln60_1      (select           ) [ 00011000000]
trunc_ln60_1_mid2  (partselect       ) [ 00001000000]
trunc_ln60         (trunc            ) [ 00000000000]
tmp_72             (bitconcatenate   ) [ 00000000000]
zext_ln56          (zext             ) [ 00000000000]
specloopname_ln56  (specloopname     ) [ 00000000000]
tmp_s              (specregionbegin  ) [ 00000000000]
specpipeline_ln57  (specpipeline     ) [ 00000000000]
empty_51           (read             ) [ 00000000000]
input_data_V_val4  (extractvalue     ) [ 00000000000]
bitcast_ln60       (bitcast          ) [ 00000000000]
zext_ln60          (zext             ) [ 00000000000]
add_ln60           (add              ) [ 00000000000]
zext_ln60_1        (zext             ) [ 00000000000]
coef_list_0_addr   (getelementptr    ) [ 00000000000]
coef_list_1_addr   (getelementptr    ) [ 00000000000]
coef_list_2_addr   (getelementptr    ) [ 00000000000]
coef_list_3_addr   (getelementptr    ) [ 00000000000]
coef_list_4_addr   (getelementptr    ) [ 00000000000]
coef_list_5_addr   (getelementptr    ) [ 00000000000]
coef_list_6_addr   (getelementptr    ) [ 00000000000]
coef_list_7_addr   (getelementptr    ) [ 00000000000]
coef_list_8_addr   (getelementptr    ) [ 00000000000]
coef_list_9_addr   (getelementptr    ) [ 00000000000]
coef_list_10_addr  (getelementptr    ) [ 00000000000]
coef_list_11_addr  (getelementptr    ) [ 00000000000]
coef_list_12_addr  (getelementptr    ) [ 00000000000]
coef_list_13_addr  (getelementptr    ) [ 00000000000]
coef_list_14_addr  (getelementptr    ) [ 00000000000]
coef_list_15_addr  (getelementptr    ) [ 00000000000]
switch_ln60        (switch           ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
store_ln60         (store            ) [ 00000000000]
br_ln60            (br               ) [ 00000000000]
empty_49           (specregionend    ) [ 00000000000]
j                  (add              ) [ 00011000000]
br_ln0             (br               ) [ 00011000000]
seed_read          (read             ) [ 00000010000]
call_ln76          (call             ) [ 00000000000]
br_ln72            (br               ) [ 00000011110]
i_0_i1             (phi              ) [ 00000001000]
icmp_ln72          (icmp             ) [ 00000001110]
empty_52           (speclooptripcount) [ 00000000000]
i_5                (add              ) [ 00000011110]
br_ln72            (br               ) [ 00000000000]
icmp_ln75          (icmp             ) [ 00000001110]
zext_ln78          (zext             ) [ 00000000000]
final_val_addr     (getelementptr    ) [ 00000001100]
final_val_load     (load             ) [ 00000001010]
specloopname_ln72  (specloopname     ) [ 00000000000]
tmp_24             (specregionbegin  ) [ 00000000000]
specpipeline_ln73  (specpipeline     ) [ 00000000000]
write_ln70         (write            ) [ 00000000000]
empty_53           (specregionend    ) [ 00000000000]
br_ln72            (br               ) [ 00000011110]
ret_ln78           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="guard_variable_for_v">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_v"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lfsr33_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2type_loop2_axis"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_hw<int>"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="init_val_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_val/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="final_val_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_val/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="coef_list_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="coef_list_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="coef_list_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="coef_list_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="coef_list_4_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="coef_list_5_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="coef_list_6_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="coef_list_7_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="coef_list_8_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_8/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="coef_list_9_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="coef_list_10_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_10/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="coef_list_11_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="coef_list_12_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_12/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="coef_list_13_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="coef_list_14_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_14/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="coef_list_15_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list_15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="33" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_47/2 empty_51/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="seed_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="32" slack="0"/>
<pin id="215" dir="0" index="4" bw="1" slack="1"/>
<pin id="216" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="init_val_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln51_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="coef_list_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="13" slack="0"/>
<pin id="236" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_0_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="coef_list_1_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="13" slack="0"/>
<pin id="242" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_1_addr/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="coef_list_2_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="13" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_2_addr/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="coef_list_3_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="13" slack="0"/>
<pin id="254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_3_addr/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="coef_list_4_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="13" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_4_addr/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="coef_list_5_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_5_addr/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="coef_list_6_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="13" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_6_addr/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="coef_list_7_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_7_addr/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="coef_list_8_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_8_addr/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="coef_list_9_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="13" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_9_addr/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="coef_list_10_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="13" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_10_addr/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="coef_list_11_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="13" slack="0"/>
<pin id="302" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_11_addr/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="coef_list_12_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="13" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_12_addr/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="coef_list_13_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="13" slack="0"/>
<pin id="314" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_13_addr/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="coef_list_14_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="13" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_14_addr/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="coef_list_15_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="13" slack="0"/>
<pin id="326" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_15_addr/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln60_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln60_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln60_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln60_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln60_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln60_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln60_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln60_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln60_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln60_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln60_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln60_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln60_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln60_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln60_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln60_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="final_val_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="9" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_val_load/7 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_0_i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_0_i_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="9" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="indvar_flatten_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="1"/>
<pin id="450" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="indvar_flatten_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="1" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i1_0_i_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="1"/>
<pin id="461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="i1_0_i_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="1" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="j_0_i_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="1"/>
<pin id="472" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="j_0_i_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="1" slack="1"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_0_i1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="1"/>
<pin id="483" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_0_i1_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="9" slack="0"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_QIO_accel_hw_int_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="0" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="18" bw="32" slack="0"/>
<pin id="512" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="20" bw="1" slack="0"/>
<pin id="514" dir="0" index="21" bw="33" slack="0"/>
<pin id="515" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="33" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_V_val/2 input_data_V_val4/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln48_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln50_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln54_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="17" slack="0"/>
<pin id="544" dir="0" index="1" bw="17" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln54_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="17" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="9" slack="0"/>
<pin id="557" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln56_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln60_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="9" slack="0"/>
<pin id="569" dir="0" index="2" bw="9" slack="0"/>
<pin id="570" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln60_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="9" slack="0"/>
<pin id="577" dir="0" index="2" bw="9" slack="0"/>
<pin id="578" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln60_1_mid2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="9" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="1" index="4" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_1_mid2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln60_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_72_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln56_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="bitcast_ln60_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln60_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln60_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="0"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln60_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln72_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="i_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln75_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln78_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/7 "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln54_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="0"/>
<pin id="700" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="703" class="1005" name="select_ln60_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln60_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="j_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="716" class="1005" name="seed_read_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="seed_read "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln72_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="725" class="1005" name="i_5_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln75_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="735" class="1005" name="final_val_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="final_val_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="final_val_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_val_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="114" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="120" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="316" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="310" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="304" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="298" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="292" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="286" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="280" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="274" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="268" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="262" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="256" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="250" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="244" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="238" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="232" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="322" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="430" pin="3"/><net_sink comp="210" pin=3"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="36" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="516"><net_src comp="116" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="517"><net_src comp="204" pin="2"/><net_sink comp="492" pin=18"/></net>

<net id="518"><net_src comp="10" pin="0"/><net_sink comp="492" pin=20"/></net>

<net id="519"><net_src comp="12" pin="0"/><net_sink comp="492" pin=21"/></net>

<net id="523"><net_src comp="196" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="529"><net_src comp="441" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="38" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="441" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="44" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="441" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="546"><net_src comp="452" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="64" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="452" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="44" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="463" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="474" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="36" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="474" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="560" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="554" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="463" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="72" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="574" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="78" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="520" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="621"><net_src comp="608" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="622"><net_src comp="608" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="623"><net_src comp="608" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="624"><net_src comp="608" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="625"><net_src comp="608" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="626"><net_src comp="608" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="627"><net_src comp="608" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="631"><net_src comp="566" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="604" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="649"><net_src comp="638" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="650"><net_src comp="638" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="651"><net_src comp="638" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="652"><net_src comp="638" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="653"><net_src comp="638" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="654"><net_src comp="638" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="655"><net_src comp="638" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="656"><net_src comp="638" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="657"><net_src comp="638" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="662"><net_src comp="566" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="44" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="485" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="485" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="44" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="485" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="485" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="693"><net_src comp="531" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="701"><net_src comp="548" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="706"><net_src comp="574" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="714"><net_src comp="658" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="719"><net_src comp="204" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="492" pin=18"/></net>

<net id="724"><net_src comp="664" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="670" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="733"><net_src comp="676" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="738"><net_src comp="424" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="743"><net_src comp="430" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="210" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {9 }
	Port: output_last_V | {9 }
	Port: lfsr33_V | {5 6 }
 - Input state : 
	Port: QIO_accel : input_data_V | {2 4 }
	Port: QIO_accel : input_last_V | {2 4 }
	Port: QIO_accel : seed | {5 }
	Port: QIO_accel : guard_variable_for_v | {5 6 }
	Port: QIO_accel : lfsr33_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln48 : 1
		i : 1
		br_ln48 : 2
		zext_ln50 : 1
		init_val_addr : 2
		store_ln51 : 3
		empty_48 : 1
	State 3
	State 4
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		i_4 : 1
		icmp_ln56 : 1
		select_ln60 : 2
		select_ln60_1 : 2
		trunc_ln60_1_mid2 : 3
		trunc_ln60 : 3
		tmp_72 : 4
		zext_ln56 : 5
		bitcast_ln60 : 1
		zext_ln60 : 3
		add_ln60 : 6
		zext_ln60_1 : 7
		coef_list_0_addr : 8
		coef_list_1_addr : 8
		coef_list_2_addr : 8
		coef_list_3_addr : 8
		coef_list_4_addr : 8
		coef_list_5_addr : 8
		coef_list_6_addr : 8
		coef_list_7_addr : 8
		coef_list_8_addr : 8
		coef_list_9_addr : 8
		coef_list_10_addr : 8
		coef_list_11_addr : 8
		coef_list_12_addr : 8
		coef_list_13_addr : 8
		coef_list_14_addr : 8
		coef_list_15_addr : 8
		switch_ln60 : 4
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		store_ln60 : 9
		empty_49 : 1
		j : 3
	State 5
	State 6
	State 7
		icmp_ln72 : 1
		i_5 : 1
		br_ln72 : 2
		icmp_ln75 : 1
		zext_ln78 : 1
		final_val_addr : 2
		final_val_load : 3
	State 8
		write_ln70 : 1
	State 9
		empty_53 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_QIO_accel_hw_int_s_fu_492 |    33   |    72   | 197.511 |  33062  |  33093  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |            i_fu_531           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln54_fu_548        |    0    |    0    |    0    |    0    |    24   |    0    |
|    add   |           i_4_fu_554          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln60_fu_632        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |            j_fu_658           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_5_fu_670          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln48_fu_525       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln54_fu_542       |    0    |    0    |    0    |    0    |    18   |    0    |
|   icmp   |        icmp_ln56_fu_560       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln72_fu_664       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln75_fu_676       |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln60_fu_566      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      select_ln60_1_fu_574     |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |        grp_read_fu_196        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     seed_read_read_fu_204     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |        grp_write_fu_210       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|           grp_fu_520          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln50_fu_537       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln56_fu_604       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln60_fu_628       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln60_1_fu_638      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln78_fu_682       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|    trunc_ln60_1_mid2_fu_582   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln60_fu_592       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|         tmp_72_fu_596         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    33   |    72   | 197.511 |  33062  |  33277  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| coef_list_0|    8   |    0   |    0   |    0   |
| coef_list_1|    8   |    0   |    0   |    0   |
|coef_list_10|    8   |    0   |    0   |    0   |
|coef_list_11|    8   |    0   |    0   |    0   |
|coef_list_12|    8   |    0   |    0   |    0   |
|coef_list_13|    8   |    0   |    0   |    0   |
|coef_list_14|    8   |    0   |    0   |    0   |
|coef_list_15|    8   |    0   |    0   |    0   |
| coef_list_2|    8   |    0   |    0   |    0   |
| coef_list_3|    8   |    0   |    0   |    0   |
| coef_list_4|    8   |    0   |    0   |    0   |
| coef_list_5|    8   |    0   |    0   |    0   |
| coef_list_6|    8   |    0   |    0   |    0   |
| coef_list_7|    8   |    0   |    0   |    0   |
| coef_list_8|    8   |    0   |    0   |    0   |
| coef_list_9|    8   |    0   |    0   |    0   |
|  final_val |    1   |    0   |    0   |    0   |
|  init_val  |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   130  |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_698   |   17   |
|final_val_addr_reg_735|    8   |
|final_val_load_reg_740|   32   |
|    i1_0_i_reg_459    |    9   |
|    i_0_i1_reg_481    |    9   |
|     i_0_i_reg_437    |    9   |
|      i_5_reg_725     |    9   |
|       i_reg_690      |    9   |
|   icmp_ln72_reg_721  |    1   |
|   icmp_ln75_reg_730  |    1   |
|indvar_flatten_reg_448|   17   |
|     j_0_i_reg_470    |    9   |
|       j_reg_711      |    9   |
|   seed_read_reg_716  |   32   |
| select_ln60_1_reg_703|    9   |
+----------------------+--------+
|         Total        |   180  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_210       |  p3  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_430       |  p0  |   2  |   8  |   16   ||    9    |
| grp_QIO_accel_hw_int_s_fu_492 |  p18 |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   144  ||  5.307  ||    27   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   33   |   72   |   197  |  33062 |  33277 |    0   |
|   Memory  |   130  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   180  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   163  |   72   |   202  |  33242 |  33304 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
