{
  "design": {
    "design_info": {
      "boundary_crc": "0xA0CC5A7C8916C080",
      "device": "xc7z014sclg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "rst_ps7_0_20M": "",
      "zynq_ps": "",
      "adc_dma": "",
      "xlconcat_1": "",
      "clk_wiz_0": "",
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_pc": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "mipi_dma": "",
      "axi_interconnect_2": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconstant_0": "",
      "xlconstant_1": "",
      "simple_reset_control_0": "",
      "xlconstant_2": "",
      "clk_wiz_1": "",
      "csi_gearbox_dma_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconstant_3": "",
      "xlconstant_4": "",
      "adc_receiver_core_0": "",
      "FabCfg_NextGen_0": "",
      "adc_trigger_0": "",
      "system_ila_0": "",
      "xlconcat_0": "",
      "adc_axi_streamer": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "FCLK_CLK0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ps_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "177777771",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "EMIO_I": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "EMIO_O": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "TRIGGER_OUT": {
        "direction": "O"
      },
      "CLKWIZ0_CLKOUT1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "400000500",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "CLKWIZ0_CLKOUT2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "400000500",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "90.0",
            "value_src": "ip_prop"
          }
        }
      },
      "CSI_SLEEP": {
        "direction": "I"
      },
      "CSI_START_LINES": {
        "direction": "I"
      },
      "CSI_START_FRAME": {
        "direction": "I"
      },
      "CSI_STOP": {
        "direction": "I"
      },
      "CSI_END_FRAME": {
        "direction": "I"
      },
      "CSI_CLK_P": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_csi_gearbox_dma_0_0_csi_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "CSI_CLK_N": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_csi_gearbox_dma_0_0_csi_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "CSI_D0_P": {
        "direction": "O"
      },
      "CSI_D0_N": {
        "direction": "O"
      },
      "CSI_D1_P": {
        "direction": "O"
      },
      "CSI_D1_N": {
        "direction": "O"
      },
      "CSI_LPD0_P": {
        "direction": "O"
      },
      "CSI_LPD0_N": {
        "direction": "O"
      },
      "CSI_LPD1_P": {
        "direction": "O"
      },
      "CSI_LPD1_N": {
        "direction": "O"
      },
      "CSI_LPCLK_P": {
        "direction": "O"
      },
      "CSI_LPCLK_N": {
        "direction": "O"
      },
      "CSI_DONE": {
        "direction": "O"
      },
      "GPIO_TEST": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ADC_L1A_P": {
        "direction": "I"
      },
      "ADC_L1A_N": {
        "direction": "I"
      },
      "ADC_L1B_P": {
        "direction": "I"
      },
      "ADC_L1B_N": {
        "direction": "I"
      },
      "ADC_L2A_P": {
        "direction": "I"
      },
      "ADC_L2B_P": {
        "direction": "I"
      },
      "ADC_L2A_N": {
        "direction": "I"
      },
      "ADC_L2B_N": {
        "direction": "I"
      },
      "ADC_L3A_P": {
        "direction": "I"
      },
      "ADC_L3A_N": {
        "direction": "I"
      },
      "ADC_L3B_P": {
        "direction": "I"
      },
      "ADC_L3B_N": {
        "direction": "I"
      },
      "ADC_L4A_P": {
        "direction": "I"
      },
      "ADC_L4B_P": {
        "direction": "I"
      },
      "ADC_L4A_N": {
        "direction": "I"
      },
      "ADC_L4B_N": {
        "direction": "I"
      },
      "ADC_LCLK_P": {
        "direction": "I"
      },
      "ADC_LCLK_N": {
        "direction": "I"
      },
      "ADC_FCLK_P": {
        "direction": "I"
      },
      "ADC_FCLK_N": {
        "direction": "I"
      },
      "SPI_CLK": {
        "direction": "I"
      },
      "SPI_DATA_IN": {
        "direction": "I"
      },
      "SPI_DATA_OUT": {
        "direction": "O"
      },
      "SPI_DATA_OUT_TRIS": {
        "direction": "O"
      },
      "SPI_CSN": {
        "direction": "I"
      }
    },
    "components": {
      "rst_ps7_0_20M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_20M_0"
      },
      "zynq_ps": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_zynq_ps_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "177.777771"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "160.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "177777771"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "177"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#gpio[40]#gpio[41]#gpio[42]#gpio[43]#gpio[44]#gpio[45]#gpio[46]#gpio[47]#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "460800"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.008"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.008"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.008"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.008"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 JT-125"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "adc_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_adc_dma_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "64"
          },
          "c_s2mm_burst_size": {
            "value": "16"
          },
          "c_sg_length_width": {
            "value": "24"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "4"
          },
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "2"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "56.239999999999995"
          },
          "CLKOUT1_JITTER": {
            "value": "87.564"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "97.786"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT2_JITTER": {
            "value": "87.564"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "97.786"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.625"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "90.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "ENABLE_PROTOCOL_CHECKERS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "design_1_s00_data_fifo_0"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "design_1_s01_data_fifo_0"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "mipi_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_mipi_dma_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_mm2s_dre": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "32"
          },
          "c_sg_length_width": {
            "value": "24"
          }
        }
      },
      "axi_interconnect_2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_2_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_2_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_2_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0xb37a0001"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "simple_reset_control_0": {
        "vlnv": "xilinx.com:user:simple_reset_controller:1.0",
        "xci_name": "design_1_simple_reset_control_0_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "56.239999999999995"
          },
          "CLKOUT1_JITTER": {
            "value": "100.156"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "97.786"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.625"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          }
        }
      },
      "csi_gearbox_dma_0": {
        "vlnv": "xilinx.com:user:csi_gearbox_dma:1.0",
        "xci_name": "design_1_csi_gearbox_dma_0_0",
        "parameters": {
          "C_PN_SWAP_CLK": {
            "value": "true"
          },
          "C_PN_SWAP_D0": {
            "value": "true"
          },
          "C_PN_SWAP_D1": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "adc_receiver_core_0": {
        "vlnv": "xilinx.com:user:adc_receiver_core:1.0",
        "xci_name": "design_1_adc_receiver_core_0_0"
      },
      "FabCfg_NextGen_0": {
        "vlnv": "xilinx.com:user:FabCfg_NextGen:1.0",
        "xci_name": "design_1_FabCfg_NextGen_0_0"
      },
      "adc_trigger_0": {
        "vlnv": "xilinx.com:user:adc_trigger:1.0",
        "xci_name": "design_1_adc_trigger_0_0"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_NUM_OF_PROBES": {
            "value": "41"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "adc_axi_streamer": {
        "vlnv": "xilinx.com:user:adc_streamer:2.0",
        "xci_name": "design_1_adc_axi_streamer_0"
      }
    },
    "interface_nets": {
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interconnect_2/S00_AXI",
          "mipi_dma/M_AXI_MM2S"
        ]
      },
      "S00_AXI_3": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "adc_dma/M_AXI_S2MM"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "zynq_ps/S_AXI_HP0"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "clk_wiz_0/s_axi_lite"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "zynq_ps/DDR"
        ]
      },
      "adc_axi_streamer_M00_AXIS": {
        "interface_ports": [
          "adc_axi_streamer/M00_AXIS",
          "adc_dma/S_AXIS_S2MM"
        ]
      },
      "axi_dma1_M_AXIS_MM2S": {
        "interface_ports": [
          "csi_gearbox_dma_0/S00_AXIS",
          "mipi_dma/M_AXIS_MM2S"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "zynq_ps/FIXED_IO"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "adc_dma/S_AXI_LITE"
        ]
      },
      "axi_interconnect_2_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_2/M00_AXI",
          "zynq_ps/S_AXI_HP2"
        ]
      },
      "zynq_ps_M_AXI_GP0": {
        "interface_ports": [
          "zynq_ps/M_AXI_GP0",
          "axi_interconnect_1/S00_AXI",
          "system_ila_0/SLOT_0_AXI"
        ]
      },
      "axi_interconnect_1_M02_AXI": {
        "interface_ports": [
          "mipi_dma/S_AXI_LITE",
          "axi_interconnect_1/M02_AXI"
        ]
      },
      "axi_interconnect_1_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M03_AXI",
          "FabCfg_NextGen_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "zynq_ps/FCLK_CLK0",
          "FCLK_CLK0",
          "rst_ps7_0_20M/slowest_sync_clk",
          "zynq_ps/S_AXI_HP0_ACLK",
          "adc_dma/s_axi_lite_aclk",
          "adc_dma/m_axi_s2mm_aclk",
          "zynq_ps/M_AXI_GP0_ACLK",
          "clk_wiz_0/s_axi_aclk",
          "clk_wiz_0/clk_in1",
          "axi_interconnect_1/M01_ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_1/S00_ACLK",
          "mipi_dma/m_axi_mm2s_aclk",
          "axi_interconnect_2/S00_ACLK",
          "mipi_dma/s_axi_lite_aclk",
          "axi_interconnect_2/M00_ACLK",
          "simple_reset_control_0/clk_master",
          "clk_wiz_1/clk_in1",
          "csi_gearbox_dma_0/s00_axis_aclk",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_2/ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_1/M02_ACLK",
          "adc_receiver_core_0/clk_master",
          "FabCfg_NextGen_0/s00_axi_aclk",
          "system_ila_0/clk",
          "axi_interconnect_1/M03_ACLK",
          "axi_interconnect_1/S01_ACLK",
          "zynq_ps/S_AXI_HP2_ACLK",
          "adc_axi_streamer/m00_axis_aclk"
        ]
      },
      "rst_ps7_0_20M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_20M/peripheral_aresetn",
          "adc_dma/axi_resetn",
          "clk_wiz_0/s_axi_aresetn",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/M01_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_2/S00_ARESETN",
          "mipi_dma/axi_resetn",
          "axi_interconnect_2/ARESETN",
          "axi_interconnect_2/M00_ARESETN",
          "csi_gearbox_dma_0/s00_axis_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_1/M02_ARESETN",
          "FabCfg_NextGen_0/s00_axi_aresetn",
          "system_ila_0/resetn",
          "axi_interconnect_1/M03_ARESETN",
          "axi_interconnect_1/S01_ARESETN",
          "adc_axi_streamer/m00_axis_aresetn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "zynq_ps/FCLK_RESET0_N",
          "rst_ps7_0_20M/ext_reset_in"
        ]
      },
      "EMIO_I_1": {
        "ports": [
          "EMIO_I",
          "zynq_ps/GPIO_I"
        ]
      },
      "processing_system7_0_GPIO_O": {
        "ports": [
          "zynq_ps/GPIO_O",
          "EMIO_O"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "zynq_ps/IRQ_F2P"
        ]
      },
      "axi_dma_s2mm_introut": {
        "ports": [
          "adc_dma/s2mm_introut",
          "xlconcat_1/In0",
          "system_ila_0/probe37"
        ]
      },
      "ADC_DATA_CLK_2": {
        "ports": [
          "adc_receiver_core_0/adc_data_clk",
          "adc_trigger_0/adc_data_clk",
          "adc_axi_streamer/adc_data_clk"
        ]
      },
      "ACQ_TRIGGER_IN_1": {
        "ports": [
          "adc_trigger_0/trig_out",
          "system_ila_0/probe38",
          "adc_axi_streamer/trigger_in"
        ]
      },
      "ACQ_TRIG_WORD_1": {
        "ports": [
          "adc_trigger_0/trig_sub_word",
          "adc_axi_streamer/trigger_sub_word"
        ]
      },
      "adc_axi_streamer_trigger_out": {
        "ports": [
          "adc_axi_streamer/trigger_out",
          "TRIGGER_OUT",
          "system_ila_0/probe27"
        ]
      },
      "axi_dma_s_axis_s2mm_tready": {
        "ports": [
          "adc_dma/s_axis_s2mm_tready",
          "system_ila_0/probe35",
          "adc_axi_streamer/m00_axis_tready"
        ]
      },
      "adc_axi_streamer_m00_axis_tdata": {
        "ports": [
          "adc_axi_streamer/m00_axis_tdata",
          "adc_dma/s_axis_s2mm_tdata",
          "xlconcat_0/In0"
        ]
      },
      "adc_axi_streamer_m00_axis_tlast": {
        "ports": [
          "adc_axi_streamer/m00_axis_tlast",
          "adc_dma/s_axis_s2mm_tlast",
          "system_ila_0/probe6"
        ]
      },
      "adc_axi_streamer_m00_axis_tvalid": {
        "ports": [
          "adc_axi_streamer/m00_axis_tvalid",
          "adc_dma/s_axis_s2mm_tvalid",
          "system_ila_0/probe34"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "CLKWIZ0_CLKOUT1",
          "csi_gearbox_dma_0/mod_clk_I"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "CLKWIZ0_CLKOUT2",
          "csi_gearbox_dma_0/mod_clk_Q"
        ]
      },
      "Net": {
        "ports": [
          "mipi_dma/m_axis_mm2s_tdata",
          "csi_gearbox_dma_0/s00_axis_tdata"
        ]
      },
      "Net1": {
        "ports": [
          "mipi_dma/m_axis_mm2s_tvalid",
          "csi_gearbox_dma_0/s00_axis_tvalid"
        ]
      },
      "csi_gearbox_dma_0_s00_axis_tready": {
        "ports": [
          "csi_gearbox_dma_0/s00_axis_tready",
          "mipi_dma/m_axis_mm2s_tready"
        ]
      },
      "mipi_dma_m_axis_mm2s_tlast": {
        "ports": [
          "mipi_dma/m_axis_mm2s_tlast",
          "csi_gearbox_dma_0/s00_axis_tlast"
        ]
      },
      "adc_axi_streamer_trigger_pos": {
        "ports": [
          "adc_axi_streamer/trigger_pos",
          "FabCfg_NextGen_0/R_acq_trigger_ptr"
        ]
      },
      "FabCfg_NextGen_0_R_acq_size_a": {
        "ports": [
          "FabCfg_NextGen_0/R_acq_size_a",
          "adc_axi_streamer/acq_depth_a"
        ]
      },
      "FabCfg_NextGen_0_R_acq_size_b": {
        "ports": [
          "FabCfg_NextGen_0/R_acq_size_b",
          "adc_axi_streamer/acq_depth_b"
        ]
      },
      "FabCfg_NextGen_0_R_csi_control_flags": {
        "ports": [
          "FabCfg_NextGen_0/R_csi_control_flags",
          "csi_gearbox_dma_0/R_csi_control_flags"
        ]
      },
      "FabCfg_NextGen_0_R_csi_line_count": {
        "ports": [
          "FabCfg_NextGen_0/R_csi_line_count",
          "csi_gearbox_dma_0/R_csi_line_count"
        ]
      },
      "FabCfg_NextGen_0_R_csi_line_byte_count": {
        "ports": [
          "FabCfg_NextGen_0/R_csi_line_byte_count",
          "csi_gearbox_dma_0/R_csi_line_byte_count"
        ]
      },
      "FabCfg_NextGen_0_R_csi_data_type": {
        "ports": [
          "FabCfg_NextGen_0/R_csi_data_type",
          "csi_gearbox_dma_0/R_csi_data_type"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "FabCfg_NextGen_0/K_in_bitstream_version"
        ]
      },
      "CSI_START_FRAME_1": {
        "ports": [
          "CSI_START_FRAME",
          "csi_gearbox_dma_0/csi_start_frame"
        ]
      },
      "CSI_SLEEP_1": {
        "ports": [
          "CSI_SLEEP",
          "csi_gearbox_dma_0/csi_sleep"
        ]
      },
      "CSI_START_LINES_1": {
        "ports": [
          "CSI_START_LINES",
          "csi_gearbox_dma_0/csi_start_lines"
        ]
      },
      "CSI_END_FRAME_1": {
        "ports": [
          "CSI_END_FRAME",
          "csi_gearbox_dma_0/csi_end_frame"
        ]
      },
      "csi_gearbox_dma_0_csi_clk_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_clk_p",
          "CSI_CLK_P"
        ]
      },
      "csi_gearbox_dma_0_csi_clk_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_clk_n",
          "CSI_CLK_N"
        ]
      },
      "csi_gearbox_dma_0_csi_d0_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_d0_n",
          "CSI_D0_N"
        ]
      },
      "csi_gearbox_dma_0_csi_d0_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_d0_p",
          "CSI_D0_P"
        ]
      },
      "csi_gearbox_dma_0_csi_d1_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_d1_p",
          "CSI_D1_P"
        ]
      },
      "csi_gearbox_dma_0_csi_d1_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_d1_n",
          "CSI_D1_N"
        ]
      },
      "csi_gearbox_dma_0_csi_lpd0_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpd0_p",
          "CSI_LPD0_P"
        ]
      },
      "csi_gearbox_dma_0_csi_lpd0_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpd0_n",
          "CSI_LPD0_N"
        ]
      },
      "csi_gearbox_dma_0_csi_lpd1_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpd1_p",
          "CSI_LPD1_P"
        ]
      },
      "csi_gearbox_dma_0_csi_lpd1_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpd1_n",
          "CSI_LPD1_N"
        ]
      },
      "csi_gearbox_dma_0_csi_lpclk_p": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpclk_p",
          "CSI_LPCLK_P"
        ]
      },
      "csi_gearbox_dma_0_csi_lpclk_n": {
        "ports": [
          "csi_gearbox_dma_0/csi_lpclk_n",
          "CSI_LPCLK_N"
        ]
      },
      "csi_gearbox_dma_0_csi_done": {
        "ports": [
          "csi_gearbox_dma_0/csi_done",
          "CSI_DONE"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "csi_gearbox_dma_0/R_csi_wct_frame"
        ]
      },
      "FabCfg_NextGen_0_R_gpio_test": {
        "ports": [
          "FabCfg_NextGen_0/R_gpio_test",
          "GPIO_TEST"
        ]
      },
      "CSI_STOP_1": {
        "ports": [
          "CSI_STOP",
          "csi_gearbox_dma_0/csi_stop"
        ]
      },
      "simple_reset_control_0_g_rst_gen": {
        "ports": [
          "simple_reset_control_0/g_rst_gen",
          "clk_wiz_1/reset",
          "csi_gearbox_dma_0/g_rst",
          "adc_receiver_core_0/g_rst"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "simple_reset_control_0/g_rst_trig_ps"
        ]
      },
      "ADC_L1A_P_1": {
        "ports": [
          "ADC_L1A_P",
          "adc_receiver_core_0/adc_l1a_p"
        ]
      },
      "ADC_L1A_N_1": {
        "ports": [
          "ADC_L1A_N",
          "adc_receiver_core_0/adc_l1a_n"
        ]
      },
      "ADC_L1B_P_1": {
        "ports": [
          "ADC_L1B_P",
          "adc_receiver_core_0/adc_l1b_p"
        ]
      },
      "ADC_L1B_N_1": {
        "ports": [
          "ADC_L1B_N",
          "adc_receiver_core_0/adc_l1b_n"
        ]
      },
      "ADC_L2A_P_1": {
        "ports": [
          "ADC_L2A_P",
          "adc_receiver_core_0/adc_l2a_p"
        ]
      },
      "ADC_L2A_N_1": {
        "ports": [
          "ADC_L2A_N",
          "adc_receiver_core_0/adc_l2a_n"
        ]
      },
      "ADC_L2B_P_1": {
        "ports": [
          "ADC_L2B_P",
          "adc_receiver_core_0/adc_l2b_p"
        ]
      },
      "ADC_L2B_N_1": {
        "ports": [
          "ADC_L2B_N",
          "adc_receiver_core_0/adc_l2b_n"
        ]
      },
      "ADC_L3A_N_1": {
        "ports": [
          "ADC_L3A_N",
          "adc_receiver_core_0/adc_l3a_n"
        ]
      },
      "ADC_L3A_P_1": {
        "ports": [
          "ADC_L3A_P",
          "adc_receiver_core_0/adc_l3a_p"
        ]
      },
      "ADC_L3B_P_1": {
        "ports": [
          "ADC_L3B_P",
          "adc_receiver_core_0/adc_l3b_p"
        ]
      },
      "ADC_L3B_N_1": {
        "ports": [
          "ADC_L3B_N",
          "adc_receiver_core_0/adc_l3b_n"
        ]
      },
      "ADC_L4A_N_1": {
        "ports": [
          "ADC_L4A_N",
          "adc_receiver_core_0/adc_l4a_n"
        ]
      },
      "ADC_L4A_P_1": {
        "ports": [
          "ADC_L4A_P",
          "adc_receiver_core_0/adc_l4a_p"
        ]
      },
      "ADC_L4B_P_1": {
        "ports": [
          "ADC_L4B_P",
          "adc_receiver_core_0/adc_l4b_p"
        ]
      },
      "ADC_L4B_N_1": {
        "ports": [
          "ADC_L4B_N",
          "adc_receiver_core_0/adc_l4b_n"
        ]
      },
      "ADC_LCLK_P_1": {
        "ports": [
          "ADC_LCLK_P",
          "adc_receiver_core_0/adc_lclk_p"
        ]
      },
      "ADC_LCLK_N_1": {
        "ports": [
          "ADC_LCLK_N",
          "adc_receiver_core_0/adc_lclk_n"
        ]
      },
      "ADC_FCLK_P_1": {
        "ports": [
          "ADC_FCLK_P",
          "adc_receiver_core_0/adc_fclk_p"
        ]
      },
      "ADC_FCLK_N_1": {
        "ports": [
          "ADC_FCLK_N",
          "adc_receiver_core_0/adc_fclk_n"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "adc_receiver_core_0/clk_idelay_refclk"
        ]
      },
      "adc_axi_streamer_acq_status_a": {
        "ports": [
          "adc_axi_streamer/acq_status_a",
          "FabCfg_NextGen_0/R_acq_status_a"
        ]
      },
      "adc_axi_streamer_acq_status_b": {
        "ports": [
          "adc_axi_streamer/acq_status_b",
          "FabCfg_NextGen_0/R_acq_status_b"
        ]
      },
      "FabCfg_NextGen_0_R_acq_ctrl_a": {
        "ports": [
          "FabCfg_NextGen_0/R_acq_ctrl_a",
          "adc_axi_streamer/acq_ctrl_a"
        ]
      },
      "adc_axi_streamer_acq_reset_irq_gen": {
        "ports": [
          "adc_axi_streamer/acq_reset_irq_gen",
          "xlconcat_1/In1",
          "system_ila_0/probe36"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "adc_axi_streamer/pll_lock_idelaye2_clkref"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_0": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_0",
          "adc_trigger_0/trig_level_0",
          "system_ila_0/probe0"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_1": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_1",
          "adc_trigger_0/trig_level_1"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_2": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_2",
          "adc_trigger_0/trig_level_2"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_3": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_3",
          "adc_trigger_0/trig_level_3"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_4": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_4",
          "adc_trigger_0/trig_level_4"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_5": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_5",
          "adc_trigger_0/trig_level_5"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_6": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_6",
          "adc_trigger_0/trig_level_6"
        ]
      },
      "FabCfg_NextGen_0_R_trig_level_7": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_level_7",
          "adc_trigger_0/trig_level_7"
        ]
      },
      "FabCfg_NextGen_0_R_trig_config_a": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_config_a",
          "adc_trigger_0/trig_config_a"
        ]
      },
      "ADC_BUS_1": {
        "ports": [
          "adc_receiver_core_0/adc_bus",
          "adc_trigger_0/adc_bus",
          "adc_axi_streamer/adc_bus"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "adc_trigger_0/trig_input_external"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "adc_trigger_0/trig_input_ac"
        ]
      },
      "adc_axi_streamer_delay_l1a": {
        "ports": [
          "adc_axi_streamer/delay_l1a",
          "adc_receiver_core_0/train_l1a"
        ]
      },
      "adc_axi_streamer_delay_l1b": {
        "ports": [
          "adc_axi_streamer/delay_l1b",
          "adc_receiver_core_0/train_l1b"
        ]
      },
      "adc_axi_streamer_delay_l2a": {
        "ports": [
          "adc_axi_streamer/delay_l2a",
          "adc_receiver_core_0/train_l2a"
        ]
      },
      "adc_axi_streamer_delay_l2b": {
        "ports": [
          "adc_axi_streamer/delay_l2b",
          "adc_receiver_core_0/train_l2b"
        ]
      },
      "adc_axi_streamer_delay_l3a": {
        "ports": [
          "adc_axi_streamer/delay_l3a",
          "adc_receiver_core_0/train_l3a"
        ]
      },
      "adc_axi_streamer_delay_l3b": {
        "ports": [
          "adc_axi_streamer/delay_l3b",
          "adc_receiver_core_0/train_l3b"
        ]
      },
      "adc_axi_streamer_delay_l4a": {
        "ports": [
          "adc_axi_streamer/delay_l4a",
          "adc_receiver_core_0/train_l4a"
        ]
      },
      "adc_axi_streamer_delay_l4b": {
        "ports": [
          "adc_axi_streamer/delay_l4b",
          "adc_receiver_core_0/train_l4b"
        ]
      },
      "adc_axi_streamer_delay_load": {
        "ports": [
          "adc_axi_streamer/delay_load",
          "adc_receiver_core_0/delay_load"
        ]
      },
      "adc_receiver_core_0_bitslip_locked": {
        "ports": [
          "adc_receiver_core_0/bitslip_locked",
          "adc_axi_streamer/train_bitslip_locked"
        ]
      },
      "adc_receiver_core_0_train_done_load": {
        "ports": [
          "adc_receiver_core_0/train_done_load",
          "adc_axi_streamer/train_delay_loaded"
        ]
      },
      "adc_receiver_core_0_idelay_rdy": {
        "ports": [
          "adc_receiver_core_0/idelay_rdy",
          "adc_axi_streamer/train_idelaye2_ready"
        ]
      },
      "FabCfg_NextGen_0_R_acq_train_a": {
        "ports": [
          "FabCfg_NextGen_0/R_acq_train_a",
          "adc_axi_streamer/acq_train_a"
        ]
      },
      "FabCfg_NextGen_0_R_acq_train_b": {
        "ports": [
          "FabCfg_NextGen_0/R_acq_train_b",
          "adc_axi_streamer/acq_train_b"
        ]
      },
      "adc_axi_streamer_acq_status_c": {
        "ports": [
          "adc_axi_streamer/acq_status_c",
          "FabCfg_NextGen_0/R_acq_status_c"
        ]
      },
      "FabCfg_NextGen_0_R_trig_holdoff": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_holdoff",
          "adc_trigger_0/trig_holdoff"
        ]
      },
      "FabCfg_NextGen_0_R_trig_auto_timers": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_auto_timers",
          "adc_trigger_0/trig_auto_timers"
        ]
      },
      "FabCfg_NextGen_0_R_trig_delay_reg0": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_delay_reg0",
          "adc_trigger_0/trig_delay_reg0"
        ]
      },
      "FabCfg_NextGen_0_R_trig_delay_reg1": {
        "ports": [
          "FabCfg_NextGen_0/R_trig_delay_reg1",
          "adc_trigger_0/trig_delay_reg1"
        ]
      },
      "adc_trigger_0_trig_state_a": {
        "ports": [
          "adc_trigger_0/trig_state_a",
          "FabCfg_NextGen_0/R_trig_state_a",
          "system_ila_0/probe39"
        ]
      },
      "adc_trigger_0_acq_holdoff": {
        "ports": [
          "adc_trigger_0/acq_holdoff",
          "adc_axi_streamer/acq_holdoff"
        ]
      },
      "adc_trigger_0_trig_holdoff_debug": {
        "ports": [
          "adc_trigger_0/trig_holdoff_debug",
          "FabCfg_NextGen_0/R_trig_holdoff_debug"
        ]
      },
      "adc_axi_streamer_acq_armed_waiting_trig": {
        "ports": [
          "adc_axi_streamer/acq_armed_waiting_trig",
          "adc_trigger_0/acq_armed_waiting_trig",
          "system_ila_0/probe28"
        ]
      },
      "adc_axi_streamer_acq_done": {
        "ports": [
          "adc_axi_streamer/acq_done",
          "adc_trigger_0/acq_done",
          "system_ila_0/probe30"
        ]
      },
      "adc_axi_streamer_acq_done_post": {
        "ports": [
          "adc_axi_streamer/acq_done_post",
          "adc_trigger_0/acq_done_post",
          "system_ila_0/probe29"
        ]
      },
      "adc_axi_streamer_acq_have_trig": {
        "ports": [
          "adc_axi_streamer/acq_have_trig",
          "adc_trigger_0/acq_have_trig",
          "system_ila_0/probe31"
        ]
      },
      "adc_axi_streamer_dbg_adcstream_state": {
        "ports": [
          "adc_axi_streamer/dbg_adcstream_state",
          "system_ila_0/probe1"
        ]
      },
      "adc_axi_streamer_dbg_axi_rdy": {
        "ports": [
          "adc_axi_streamer/dbg_axi_rdy",
          "system_ila_0/probe2"
        ]
      },
      "adc_axi_streamer_dbg_acq_axi_running": {
        "ports": [
          "adc_axi_streamer/dbg_acq_axi_running",
          "system_ila_0/probe3"
        ]
      },
      "adc_axi_streamer_dbg_acq_axi_downcounter": {
        "ports": [
          "adc_axi_streamer/dbg_acq_axi_downcounter",
          "system_ila_0/probe5"
        ]
      },
      "adc_axi_streamer_dbg_acq_axi_run": {
        "ports": [
          "adc_axi_streamer/dbg_acq_axi_run",
          "system_ila_0/probe7"
        ]
      },
      "adc_axi_streamer_dbg_acq_trig_mask": {
        "ports": [
          "adc_axi_streamer/dbg_acq_trig_mask",
          "system_ila_0/probe8"
        ]
      },
      "adc_axi_streamer_dbg_acq_trig_rst": {
        "ports": [
          "adc_axi_streamer/dbg_acq_trig_rst",
          "system_ila_0/probe9"
        ]
      },
      "adc_axi_streamer_dbg_acq_depth_mux": {
        "ports": [
          "adc_axi_streamer/dbg_acq_depth_mux",
          "system_ila_0/probe10"
        ]
      },
      "adc_axi_streamer_dbg_acq_fifo_reset": {
        "ports": [
          "adc_axi_streamer/dbg_acq_fifo_reset",
          "system_ila_0/probe11"
        ]
      },
      "adc_axi_streamer_dbg_acq_abort": {
        "ports": [
          "adc_axi_streamer/dbg_acq_abort",
          "system_ila_0/probe12"
        ]
      },
      "adc_axi_streamer_dbg_trig_post_fifo": {
        "ports": [
          "adc_axi_streamer/dbg_trig_post_fifo",
          "system_ila_0/probe15"
        ]
      },
      "adc_axi_streamer_dbg_acq_have_trig": {
        "ports": [
          "adc_axi_streamer/dbg_acq_have_trig",
          "system_ila_0/probe16"
        ]
      },
      "adc_axi_streamer_dbg_acq_tvalid_mask": {
        "ports": [
          "adc_axi_streamer/dbg_acq_tvalid_mask",
          "system_ila_0/probe17"
        ]
      },
      "adc_axi_streamer_dbg_fifo_wr_en": {
        "ports": [
          "adc_axi_streamer/dbg_fifo_wr_en",
          "system_ila_0/probe18"
        ]
      },
      "adc_axi_streamer_dbg_fifo_rd_en": {
        "ports": [
          "adc_axi_streamer/dbg_fifo_rd_en",
          "system_ila_0/probe19"
        ]
      },
      "adc_axi_streamer_dbg_fifo_wr_rst_busy": {
        "ports": [
          "adc_axi_streamer/dbg_fifo_wr_rst_busy",
          "system_ila_0/probe20"
        ]
      },
      "adc_axi_streamer_dbg_fifo_rd_rst_busy": {
        "ports": [
          "adc_axi_streamer/dbg_fifo_rd_rst_busy",
          "system_ila_0/probe21"
        ]
      },
      "adc_axi_streamer_dbg_fifo_rst_holdoff": {
        "ports": [
          "adc_axi_streamer/dbg_fifo_rst_holdoff",
          "system_ila_0/probe22"
        ]
      },
      "adc_axi_streamer_dbg_acq_holdoff_regd": {
        "ports": [
          "adc_axi_streamer/dbg_acq_holdoff_regd",
          "system_ila_0/probe23"
        ]
      },
      "adc_axi_streamer_dbg_adc_fifo_gated_clk": {
        "ports": [
          "adc_axi_streamer/dbg_adc_fifo_gated_clk",
          "system_ila_0/probe24"
        ]
      },
      "adc_axi_streamer_dbg_acq_suspend": {
        "ports": [
          "adc_axi_streamer/dbg_acq_suspend",
          "system_ila_0/probe25"
        ]
      },
      "adc_axi_streamer_dbg_acq_post_trigger": {
        "ports": [
          "adc_axi_streamer/dbg_acq_post_trigger",
          "system_ila_0/probe26"
        ]
      },
      "adc_axi_streamer_dbg_rd_data_count": {
        "ports": [
          "adc_axi_streamer/dbg_rd_data_count",
          "system_ila_0/probe32"
        ]
      },
      "adc_axi_streamer_dbg_acq_run": {
        "ports": [
          "adc_axi_streamer/dbg_acq_run",
          "system_ila_0/probe4"
        ]
      },
      "adc_axi_streamer_dbg_acq_fifo_full_data_loss": {
        "ports": [
          "adc_axi_streamer/dbg_acq_fifo_full_data_loss",
          "system_ila_0/probe40"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "system_ila_0/probe33"
        ]
      },
      "adc_axi_streamer_dbg_acq_trig_super_mask": {
        "ports": [
          "adc_axi_streamer/dbg_acq_trig_super_mask",
          "system_ila_0/probe13"
        ]
      },
      "SPI_CLK_1": {
        "ports": [
          "SPI_CLK",
          "zynq_ps/SPI0_SCLK_I"
        ]
      },
      "SPI_DATA_IN_1": {
        "ports": [
          "SPI_DATA_IN",
          "zynq_ps/SPI0_MOSI_I"
        ]
      },
      "zynq_ps_SPI0_MISO_O": {
        "ports": [
          "zynq_ps/SPI0_MISO_O",
          "SPI_DATA_OUT"
        ]
      },
      "zynq_ps_SPI0_MISO_T": {
        "ports": [
          "zynq_ps/SPI0_MISO_T",
          "SPI_DATA_OUT_TRIS"
        ]
      },
      "SPI_CSN_1": {
        "ports": [
          "SPI_CSN",
          "zynq_ps/SPI0_SS_I"
        ]
      }
    },
    "comments": {
      "/clk_wiz_1": {
        "comment_0": "Clock source for IDELAYE2 blocks"
      }
    },
    "addressing": {
      "/zynq_ps": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_FabCfg_NextGen_0_S00_AXI_reg": {
                "address_block": "/FabCfg_NextGen_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_adc_dma_Reg": {
                "address_block": "/adc_dma/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_clk_wiz_0_Reg": {
                "address_block": "/clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_mipi_dma_Reg": {
                "address_block": "/mipi_dma/S_AXI_LITE/Reg",
                "offset": "0x40410000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/adc_dma": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ps_HP0_DDR_LOWOCM": {
                "address_block": "/zynq_ps/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/mipi_dma": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ps_HP2_DDR_LOWOCM": {
                "address_block": "/zynq_ps/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}