[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/ALU:ALU",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_1",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU:ALU",
    "index":0.3125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_2",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_1:ALU",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_3",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_2:ALU",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~APA24|ALU_4",
    "duplicate":"~APA24|APA24/Core:Core/ExecuteStage:ExecuteStage/VALU:VALU/ALU_3:ALU",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~APA24|FetchStage>mem",
    "filename":"Programs/MachineCode/Memtest.mem",
    "hexOrBinary":"h"
  }
]