<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>4.482</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>4.482</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>4.482</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>5.518</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.518</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.518</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.518</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>65</BRAM>
      <CLB>0</CLB>
      <DSP>16</DSP>
      <FF>19927</FF>
      <LATCH>0</LATCH>
      <LUT>25000</LUT>
      <SRL>301</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>0</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="133">A_internal_10_U A_internal_11_U A_internal_12_U A_internal_13_U A_internal_14_U A_internal_15_U A_internal_16_U A_internal_17_U A_internal_18_U A_internal_19_U A_internal_1_U A_internal_20_U A_internal_21_U A_internal_22_U A_internal_23_U A_internal_24_U A_internal_25_U A_internal_26_U A_internal_27_U A_internal_28_U A_internal_29_U A_internal_2_U A_internal_30_U A_internal_31_U A_internal_32_U A_internal_33_U A_internal_34_U A_internal_35_U A_internal_36_U A_internal_37_U A_internal_38_U A_internal_39_U A_internal_3_U A_internal_40_U A_internal_41_U A_internal_42_U A_internal_43_U A_internal_44_U A_internal_45_U A_internal_46_U A_internal_47_U A_internal_48_U A_internal_49_U A_internal_4_U A_internal_50_U A_internal_51_U A_internal_52_U A_internal_53_U A_internal_54_U A_internal_55_U A_internal_56_U A_internal_57_U A_internal_58_U A_internal_59_U A_internal_5_U A_internal_60_U A_internal_61_U A_internal_62_U A_internal_63_U A_internal_6_U A_internal_7_U A_internal_8_U A_internal_9_U A_internal_U A_m_axi_U C_m_axi_U control_s_axi_U grp_top_kernel_Pipeline_Row_Read_fu_1701 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773 sdiv_38ns_24s_38_42_seq_1_U249 sdiv_38ns_24s_38_42_seq_1_U250 sdiv_38ns_24s_38_42_seq_1_U251 sdiv_38ns_24s_38_42_seq_1_U252 sdiv_38ns_24s_38_42_seq_1_U253 sdiv_38ns_24s_38_42_seq_1_U254 sdiv_38ns_24s_38_42_seq_1_U255 sdiv_38ns_24s_38_42_seq_1_U256 sdiv_38ns_24s_38_42_seq_1_U257 sdiv_38ns_24s_38_42_seq_1_U258 sdiv_38ns_24s_38_42_seq_1_U259 sdiv_38ns_24s_38_42_seq_1_U260 sdiv_38ns_24s_38_42_seq_1_U261 sdiv_38ns_24s_38_42_seq_1_U262 sdiv_38ns_24s_38_42_seq_1_U263 sdiv_38ns_24s_38_42_seq_1_U264 sdiv_38ns_24s_38_42_seq_1_U265 sdiv_38ns_24s_38_42_seq_1_U266 sdiv_38ns_24s_38_42_seq_1_U267 sdiv_38ns_24s_38_42_seq_1_U268 sdiv_38ns_24s_38_42_seq_1_U269 sdiv_38ns_24s_38_42_seq_1_U270 sdiv_38ns_24s_38_42_seq_1_U271 sdiv_38ns_24s_38_42_seq_1_U272 sdiv_38ns_24s_38_42_seq_1_U273 sdiv_38ns_24s_38_42_seq_1_U274 sdiv_38ns_24s_38_42_seq_1_U275 sdiv_38ns_24s_38_42_seq_1_U276 sdiv_38ns_24s_38_42_seq_1_U277 sdiv_38ns_24s_38_42_seq_1_U278 sdiv_38ns_24s_38_42_seq_1_U279 sdiv_38ns_24s_38_42_seq_1_U280 sdiv_38ns_24s_38_42_seq_1_U281 sdiv_38ns_24s_38_42_seq_1_U282 sdiv_38ns_24s_38_42_seq_1_U283 sdiv_38ns_24s_38_42_seq_1_U284 sdiv_38ns_24s_38_42_seq_1_U285 sdiv_38ns_24s_38_42_seq_1_U286 sdiv_38ns_24s_38_42_seq_1_U287 sdiv_38ns_24s_38_42_seq_1_U288 sdiv_38ns_24s_38_42_seq_1_U289 sdiv_38ns_24s_38_42_seq_1_U290 sdiv_38ns_24s_38_42_seq_1_U291 sdiv_38ns_24s_38_42_seq_1_U292 sdiv_38ns_24s_38_42_seq_1_U293 sdiv_38ns_24s_38_42_seq_1_U294 sdiv_38ns_24s_38_42_seq_1_U295 sdiv_38ns_24s_38_42_seq_1_U296 sdiv_38ns_24s_38_42_seq_1_U297 sdiv_38ns_24s_38_42_seq_1_U298 sdiv_38ns_24s_38_42_seq_1_U299 sdiv_38ns_24s_38_42_seq_1_U300 sdiv_38ns_24s_38_42_seq_1_U301 sdiv_38ns_24s_38_42_seq_1_U302 sdiv_38ns_24s_38_42_seq_1_U303 sdiv_38ns_24s_38_42_seq_1_U304 sdiv_38ns_24s_38_42_seq_1_U305 sdiv_38ns_24s_38_42_seq_1_U306 sdiv_38ns_24s_38_42_seq_1_U307 sdiv_38ns_24s_38_42_seq_1_U308 sdiv_38ns_24s_38_42_seq_1_U309 sdiv_38ns_24s_38_42_seq_1_U310 sdiv_38ns_24s_38_42_seq_1_U311 sdiv_38ns_24s_38_42_seq_1_U312</SubModules>
      <Resources BRAM="65" DSP="16" FF="19927" LUT="25000"/>
      <LocalResources FF="2913" LUT="2826"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_10_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_10_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_10_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_11_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_11_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_11_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_12_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_12_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_12_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_13_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_13_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_13_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_13" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_14_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_14_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_14_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_15_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_15_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_15_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_15" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_16_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_16_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_16_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_16" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_17_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_17_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_17_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_17" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_18_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_18_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_18_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_18" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_19_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_19_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_19_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_19" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_1_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_1_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_1_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_20_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_20_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_20_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_20" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_21_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_21_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_21_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_21" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_22_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_22_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_22_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_22" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_23_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_23_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_23_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_23" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_24_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_24_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_24_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_24" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_25_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_25_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_25_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_25" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_26_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_26_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_26_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_26" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_27_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_27_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_27_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_27" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_28_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_28_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_28_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_28" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_29_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_29_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_29_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_29" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_2_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_2_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_2_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_30_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_30_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_30_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_30" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_31_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_31_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_31_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_31" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_32_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_32_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_32_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_32" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_33_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_33_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_33_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_33" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_34_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_34_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_34_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_34" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_35_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_35_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_35_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_35" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_36_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_36_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_36_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_36" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_37_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_37_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_37_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_37" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_38_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_38_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_38_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_38" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_39_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_39_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_39_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_39" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_3_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_3_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_3_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_40_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_40_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_40_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_40" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_41_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_41_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_41_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_41" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_42_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_42_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_42_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_42" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_43_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_43_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_43_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_43" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_44_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_44_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_44_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_44" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_45_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_45_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_45_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_45" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_46_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_46_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_46_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_46" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_47_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_47_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_47_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_47" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_48_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_48_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_48_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_48" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_49_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_49_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_49_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_49" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_4_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_4_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_4_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_50_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_50_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_50_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_50" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_51_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_51_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_51_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_51" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_52_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_52_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_52_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_52" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_53_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_53_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_53_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_53" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_54_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_54_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_54_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_54" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_55_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_55_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_55_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_55" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_56_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_56_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_56_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_56" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_57_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_57_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_57_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_57" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_58_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_58_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_58_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_58" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_59_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_59_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_59_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_59" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_5_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_5_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_5_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_60_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_60_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_60_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_60" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_61_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_61_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_61_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_61" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_62_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_62_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_62_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_62" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_63_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_63_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_63_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_63" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_6_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_6_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_6_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_7_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_7_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_7_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_8_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_8_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_8_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_9_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_9_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_9_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_internal_U" DEPTH="1" TYPE="resource" MODULENAME="A_internal_RAM_AUTO_1R1W" DISPNAME="A_internal_U" RTLNAME="top_kernel_A_internal_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_internal_U" SOURCE="top.cpp:244" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_internal" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="A_m_axi" DISPNAME="A_m_axi_U" RTLNAME="top_kernel_A_m_axi">
      <Resources BRAM="1" FF="865" LUT="661"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="C_m_axi" DISPNAME="C_m_axi_U" RTLNAME="top_kernel_C_m_axi">
      <Resources FF="1138" LUT="883"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="top_kernel_control_s_axi">
      <Resources FF="187" LUT="191"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Row_Read_fu_1701" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_Row_Read" DISPNAME="grp_top_kernel_Pipeline_Row_Read_fu_1701" RTLNAME="top_kernel_top_kernel_Pipeline_Row_Read">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2362" LUT="1150"/>
      <LocalResources FF="2360" LUT="1138"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_Store_Rows_Store_Cols" DISPNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" RTLNAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols">
      <SubModules count="17">flow_control_loop_pipe_sequential_init_U mul_17s_24s_41_1_1_U101 mul_17s_24s_41_1_1_U103 mul_17s_24s_41_1_1_U105 mul_17s_24s_41_1_1_U107 mul_17s_24s_41_1_1_U109 mul_17s_24s_41_1_1_U111 mul_17s_24s_41_1_1_U113 mul_17s_24s_41_1_1_U115 mul_17s_24s_41_1_1_U85 mul_17s_24s_41_1_1_U87 mul_17s_24s_41_1_1_U89 mul_17s_24s_41_1_1_U91 mul_17s_24s_41_1_1_U93 mul_17s_24s_41_1_1_U95 mul_17s_24s_41_1_1_U97 mul_17s_24s_41_1_1_U99</SubModules>
      <Resources DSP="16" FF="452" LUT="1205"/>
      <LocalResources FF="450" LUT="257"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="331"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U101" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U101" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U101" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U103" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U103" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U103" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U105" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U105" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U105" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U107" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U107" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U107" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U109" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U109" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U111" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U111" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U111" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_13" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U113" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U113" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U113" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U115" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U115" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U115" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_15" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U85" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U85" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U85" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U87" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U87" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U87" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U89" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U89" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U91" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U91" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U91" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U93" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U93" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U93" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U95" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U95" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U95" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U97" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U97" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U97" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U99" DEPTH="2" TYPE="resource" MODULENAME="mul_17s_24s_41_1_1" DISPNAME="mul_17s_24s_41_1_1_U99" RTLNAME="top_kernel_mul_17s_24s_41_1_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Store_Rows_Store_Cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_24s_41_1_1_U99" SOURCE="top.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln299_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U249" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U249" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U249" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U250" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U250" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U250" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U251" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U251" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U251" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U252" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U252" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U252" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_3" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U253" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U253" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U253" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_4" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U254" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U254" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U254" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_5" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U255" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U255" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="222"/>
      <LocalResources FF="62" LUT="81"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U255" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_6" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U256" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U256" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U256" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_7" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U257" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U257" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U257" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_8" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U258" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U258" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U258" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_9" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U259" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U259" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U259" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_10" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U260" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U260" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U260" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_11" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U261" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U261" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U261" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_12" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U262" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U262" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="203" LUT="539"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U262" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_13" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U263" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U263" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U263" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_14" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U264" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U264" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U264" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_15" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U265" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U265" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="234" LUT="1443"/>
      <LocalResources FF="85" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U265" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_16" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U266" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U266" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U266" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_17" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U267" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U267" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="199" LUT="462"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U267" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_18" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U268" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U268" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U268" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_19" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U269" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U269" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U269" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_20" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U270" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U270" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U270" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_21" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U271" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U271" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U271" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_22" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U272" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U272" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U272" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_23" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U273" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U273" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U273" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_24" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U274" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U274" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U274" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_25" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U275" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U275" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U275" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_26" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U276" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U276" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U276" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_27" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U277" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U277" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U277" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_28" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U278" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U278" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U278" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_29" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U279" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U279" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U279" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_30" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U280" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U280" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U280" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_31" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U281" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U281" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U281" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_32" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U282" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U282" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U282" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_33" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U283" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U283" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U283" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_34" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U284" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U284" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="274" LUT="1976"/>
      <LocalResources FF="98" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U284" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_35" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U285" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U285" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U285" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_36" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U286" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U286" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U286" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_37" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U287" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U287" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U287" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_38" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U288" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U288" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U288" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_39" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U289" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U289" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U289" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_40" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U290" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U290" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U290" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_41" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U291" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U291" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U291" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_42" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U292" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U292" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U292" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_43" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U293" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U293" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U293" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_44" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U294" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U294" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U294" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_45" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U295" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U295" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U295" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_46" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U296" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U296" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U296" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_47" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U297" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U297" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U297" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_48" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U298" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U298" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U298" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_49" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U299" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U299" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U299" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_50" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U300" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U300" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U300" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_51" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U301" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U301" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U301" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_52" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U302" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U302" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U302" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_53" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U303" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U303" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="222"/>
      <LocalResources FF="62" LUT="81"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U303" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_54" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U304" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U304" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U304" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_55" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U305" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U305" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U305" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_56" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U306" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U306" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U306" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_57" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U307" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U307" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="221"/>
      <LocalResources FF="62" LUT="80"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U307" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_58" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U308" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U308" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U308" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_59" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U309" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U309" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="242"/>
      <LocalResources FF="62" LUT="101"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U309" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_60" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U310" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U310" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U310" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_61" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U311" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U311" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="232"/>
      <LocalResources FF="62" LUT="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U311" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_62" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U312" DEPTH="1" TYPE="resource" MODULENAME="sdiv_38ns_24s_38_42_seq_1" DISPNAME="sdiv_38ns_24s_38_42_seq_1_U312" RTLNAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
      <Resources FF="185" LUT="231"/>
      <LocalResources FF="62" LUT="90"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="41" LOOP="VITIS_LOOP_260_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_seq_1_U312" SOURCE="top.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln280_63" VISIBLE="false"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="A_internal_50_U/ram_reg/CLKARDCLK">
      <CELL NAME="A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="A_internal_50_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>A_internal_50_U mul_17s_24s_41_1_1_U89 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="A_internal_50_U/ram_reg/CLKARDCLK">
      <CELL NAME="A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="A_internal_50_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>A_internal_50_U mul_17s_24s_41_1_1_U89 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="A_internal_50_U/ram_reg/CLKARDCLK">
      <CELL NAME="A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="A_internal_50_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>A_internal_50_U mul_17s_24s_41_1_1_U89 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="A_internal_50_U/ram_reg/CLKARDCLK">
      <CELL NAME="A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="A_internal_50_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>A_internal_50_U mul_17s_24s_41_1_1_U89 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="A_internal_50_U/ram_reg/CLKARDCLK">
      <CELL NAME="A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="A_internal_50_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="mul_17s_24s_41_1_1_U89" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226" MODULE_INSTNAME="grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>A_internal_50_U mul_17s_24s_41_1_1_U89 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Feb 11 23:28:48 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

