# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile tb_i2c_bus_interface.sv
vsim work.tb_i2c_bus_interface -voptargs=+acc
# vsim work.tb_i2c_bus_interface -voptargs="+acc" 
# Start time: 15:35:04 on Nov 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_i2c_bus_interface(fast)
# Loading work.i2c_bus_interface(fast)
add wave  \
sim:/tb_i2c_bus_interface/clk \
sim:/tb_i2c_bus_interface/reset \
sim:/tb_i2c_bus_interface/rx_data \
sim:/tb_i2c_bus_interface/rx_valid \
sim:/tb_i2c_bus_interface/SCL \
sim:/tb_i2c_bus_interface/scl_tb \
sim:/tb_i2c_bus_interface/SDA \
sim:/tb_i2c_bus_interface/sda_drive \
sim:/tb_i2c_bus_interface/sda_drive_en \
sim:/tb_i2c_bus_interface/tx_data \
sim:/tb_i2c_bus_interface/tx_ready \
sim:/tb_i2c_bus_interface/tx_req
run -all
# I2C simple test started
# Sending byte 0x55 to DUT
# DUT received byte: 0x55
# Testing DUT transmit byte 0xAA
# DUT TX bit 0 = 1
# DUT TX bit 1 = 0
# DUT TX bit 2 = 1
# DUT TX bit 3 = 0
# DUT TX bit 4 = 1
# DUT TX bit 5 = 0
# DUT TX bit 6 = 1
# DUT TX bit 7 = 0
# DUT received byte: 0xaa
# Test complete
# ** Note: $finish    : tb_i2c_bus_interface.sv(81)
#    Time: 2500 ns  Iteration: 0  Instance: /tb_i2c_bus_interface
# 1
# Break in Module tb_i2c_bus_interface at tb_i2c_bus_interface.sv line 81
