// Seed: 2459672100
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_13 = 0;
  logic id_6;
  wire id_7, id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14
);
  inout wire _id_14;
  inout wor id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_3,
      id_12
  );
  input wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = -1 == id_5[id_14];
endmodule
