
DCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a94  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08004ba0  08004ba0  00005ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bc4  08004bc4  0000601c  2**0
                  CONTENTS
  4 .ARM          00000000  08004bc4  08004bc4  0000601c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004bc4  08004bc4  0000601c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bc4  08004bc4  00005bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004bc8  08004bc8  00005bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08004bcc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000001c  08004be8  0000601c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08004be8  00006234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ddaa  00000000  00000000  00006045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e45  00000000  00000000  00013def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd0  00000000  00000000  00016c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a70  00000000  00000000  00017a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198a1  00000000  00000000  00018478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000132f1  00000000  00000000  00031d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f970  00000000  00000000  0004500a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d497a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003804  00000000  00000000  000d49c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000d81c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b88 	.word	0x08004b88

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08004b88 	.word	0x08004b88

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	@ 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__gedf2>:
 80004c4:	f04f 3cff 	mov.w	ip, #4294967295
 80004c8:	e006      	b.n	80004d8 <__cmpdf2+0x4>
 80004ca:	bf00      	nop

080004cc <__ledf2>:
 80004cc:	f04f 0c01 	mov.w	ip, #1
 80004d0:	e002      	b.n	80004d8 <__cmpdf2+0x4>
 80004d2:	bf00      	nop

080004d4 <__cmpdf2>:
 80004d4:	f04f 0c01 	mov.w	ip, #1
 80004d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004e8:	bf18      	it	ne
 80004ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004ee:	d01b      	beq.n	8000528 <__cmpdf2+0x54>
 80004f0:	b001      	add	sp, #4
 80004f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004f6:	bf0c      	ite	eq
 80004f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80004fc:	ea91 0f03 	teqne	r1, r3
 8000500:	bf02      	ittt	eq
 8000502:	ea90 0f02 	teqeq	r0, r2
 8000506:	2000      	moveq	r0, #0
 8000508:	4770      	bxeq	lr
 800050a:	f110 0f00 	cmn.w	r0, #0
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf58      	it	pl
 8000514:	4299      	cmppl	r1, r3
 8000516:	bf08      	it	eq
 8000518:	4290      	cmpeq	r0, r2
 800051a:	bf2c      	ite	cs
 800051c:	17d8      	asrcs	r0, r3, #31
 800051e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000522:	f040 0001 	orr.w	r0, r0, #1
 8000526:	4770      	bx	lr
 8000528:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800052c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000530:	d102      	bne.n	8000538 <__cmpdf2+0x64>
 8000532:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000536:	d107      	bne.n	8000548 <__cmpdf2+0x74>
 8000538:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800053c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000540:	d1d6      	bne.n	80004f0 <__cmpdf2+0x1c>
 8000542:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000546:	d0d3      	beq.n	80004f0 <__cmpdf2+0x1c>
 8000548:	f85d 0b04 	ldr.w	r0, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <__aeabi_cdrcmple>:
 8000550:	4684      	mov	ip, r0
 8000552:	4610      	mov	r0, r2
 8000554:	4662      	mov	r2, ip
 8000556:	468c      	mov	ip, r1
 8000558:	4619      	mov	r1, r3
 800055a:	4663      	mov	r3, ip
 800055c:	e000      	b.n	8000560 <__aeabi_cdcmpeq>
 800055e:	bf00      	nop

08000560 <__aeabi_cdcmpeq>:
 8000560:	b501      	push	{r0, lr}
 8000562:	f7ff ffb7 	bl	80004d4 <__cmpdf2>
 8000566:	2800      	cmp	r0, #0
 8000568:	bf48      	it	mi
 800056a:	f110 0f00 	cmnmi.w	r0, #0
 800056e:	bd01      	pop	{r0, pc}

08000570 <__aeabi_dcmpeq>:
 8000570:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000574:	f7ff fff4 	bl	8000560 <__aeabi_cdcmpeq>
 8000578:	bf0c      	ite	eq
 800057a:	2001      	moveq	r0, #1
 800057c:	2000      	movne	r0, #0
 800057e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000582:	bf00      	nop

08000584 <__aeabi_dcmplt>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff ffea 	bl	8000560 <__aeabi_cdcmpeq>
 800058c:	bf34      	ite	cc
 800058e:	2001      	movcc	r0, #1
 8000590:	2000      	movcs	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmple>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffe0 	bl	8000560 <__aeabi_cdcmpeq>
 80005a0:	bf94      	ite	ls
 80005a2:	2001      	movls	r0, #1
 80005a4:	2000      	movhi	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmpge>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffce 	bl	8000550 <__aeabi_cdrcmple>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpgt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffc4 	bl	8000550 <__aeabi_cdrcmple>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_frsub>:
 80005d4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80005d8:	e002      	b.n	80005e0 <__addsf3>
 80005da:	bf00      	nop

080005dc <__aeabi_fsub>:
 80005dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080005e0 <__addsf3>:
 80005e0:	0042      	lsls	r2, r0, #1
 80005e2:	bf1f      	itttt	ne
 80005e4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80005e8:	ea92 0f03 	teqne	r2, r3
 80005ec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80005f0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80005f4:	d06a      	beq.n	80006cc <__addsf3+0xec>
 80005f6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80005fa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80005fe:	bfc1      	itttt	gt
 8000600:	18d2      	addgt	r2, r2, r3
 8000602:	4041      	eorgt	r1, r0
 8000604:	4048      	eorgt	r0, r1
 8000606:	4041      	eorgt	r1, r0
 8000608:	bfb8      	it	lt
 800060a:	425b      	neglt	r3, r3
 800060c:	2b19      	cmp	r3, #25
 800060e:	bf88      	it	hi
 8000610:	4770      	bxhi	lr
 8000612:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000616:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800061a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800061e:	bf18      	it	ne
 8000620:	4240      	negne	r0, r0
 8000622:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000626:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800062a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800062e:	bf18      	it	ne
 8000630:	4249      	negne	r1, r1
 8000632:	ea92 0f03 	teq	r2, r3
 8000636:	d03f      	beq.n	80006b8 <__addsf3+0xd8>
 8000638:	f1a2 0201 	sub.w	r2, r2, #1
 800063c:	fa41 fc03 	asr.w	ip, r1, r3
 8000640:	eb10 000c 	adds.w	r0, r0, ip
 8000644:	f1c3 0320 	rsb	r3, r3, #32
 8000648:	fa01 f103 	lsl.w	r1, r1, r3
 800064c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000650:	d502      	bpl.n	8000658 <__addsf3+0x78>
 8000652:	4249      	negs	r1, r1
 8000654:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000658:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800065c:	d313      	bcc.n	8000686 <__addsf3+0xa6>
 800065e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000662:	d306      	bcc.n	8000672 <__addsf3+0x92>
 8000664:	0840      	lsrs	r0, r0, #1
 8000666:	ea4f 0131 	mov.w	r1, r1, rrx
 800066a:	f102 0201 	add.w	r2, r2, #1
 800066e:	2afe      	cmp	r2, #254	@ 0xfe
 8000670:	d251      	bcs.n	8000716 <__addsf3+0x136>
 8000672:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000676:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800067a:	bf08      	it	eq
 800067c:	f020 0001 	biceq.w	r0, r0, #1
 8000680:	ea40 0003 	orr.w	r0, r0, r3
 8000684:	4770      	bx	lr
 8000686:	0049      	lsls	r1, r1, #1
 8000688:	eb40 0000 	adc.w	r0, r0, r0
 800068c:	3a01      	subs	r2, #1
 800068e:	bf28      	it	cs
 8000690:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000694:	d2ed      	bcs.n	8000672 <__addsf3+0x92>
 8000696:	fab0 fc80 	clz	ip, r0
 800069a:	f1ac 0c08 	sub.w	ip, ip, #8
 800069e:	ebb2 020c 	subs.w	r2, r2, ip
 80006a2:	fa00 f00c 	lsl.w	r0, r0, ip
 80006a6:	bfaa      	itet	ge
 80006a8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80006ac:	4252      	neglt	r2, r2
 80006ae:	4318      	orrge	r0, r3
 80006b0:	bfbc      	itt	lt
 80006b2:	40d0      	lsrlt	r0, r2
 80006b4:	4318      	orrlt	r0, r3
 80006b6:	4770      	bx	lr
 80006b8:	f092 0f00 	teq	r2, #0
 80006bc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80006c0:	bf06      	itte	eq
 80006c2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80006c6:	3201      	addeq	r2, #1
 80006c8:	3b01      	subne	r3, #1
 80006ca:	e7b5      	b.n	8000638 <__addsf3+0x58>
 80006cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006d4:	bf18      	it	ne
 80006d6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006da:	d021      	beq.n	8000720 <__addsf3+0x140>
 80006dc:	ea92 0f03 	teq	r2, r3
 80006e0:	d004      	beq.n	80006ec <__addsf3+0x10c>
 80006e2:	f092 0f00 	teq	r2, #0
 80006e6:	bf08      	it	eq
 80006e8:	4608      	moveq	r0, r1
 80006ea:	4770      	bx	lr
 80006ec:	ea90 0f01 	teq	r0, r1
 80006f0:	bf1c      	itt	ne
 80006f2:	2000      	movne	r0, #0
 80006f4:	4770      	bxne	lr
 80006f6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80006fa:	d104      	bne.n	8000706 <__addsf3+0x126>
 80006fc:	0040      	lsls	r0, r0, #1
 80006fe:	bf28      	it	cs
 8000700:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000704:	4770      	bx	lr
 8000706:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800070a:	bf3c      	itt	cc
 800070c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000710:	4770      	bxcc	lr
 8000712:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000716:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800071a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800071e:	4770      	bx	lr
 8000720:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000724:	bf16      	itet	ne
 8000726:	4608      	movne	r0, r1
 8000728:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800072c:	4601      	movne	r1, r0
 800072e:	0242      	lsls	r2, r0, #9
 8000730:	bf06      	itte	eq
 8000732:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000736:	ea90 0f01 	teqeq	r0, r1
 800073a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800073e:	4770      	bx	lr

08000740 <__aeabi_ui2f>:
 8000740:	f04f 0300 	mov.w	r3, #0
 8000744:	e004      	b.n	8000750 <__aeabi_i2f+0x8>
 8000746:	bf00      	nop

08000748 <__aeabi_i2f>:
 8000748:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800074c:	bf48      	it	mi
 800074e:	4240      	negmi	r0, r0
 8000750:	ea5f 0c00 	movs.w	ip, r0
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800075c:	4601      	mov	r1, r0
 800075e:	f04f 0000 	mov.w	r0, #0
 8000762:	e01c      	b.n	800079e <__aeabi_l2f+0x2a>

08000764 <__aeabi_ul2f>:
 8000764:	ea50 0201 	orrs.w	r2, r0, r1
 8000768:	bf08      	it	eq
 800076a:	4770      	bxeq	lr
 800076c:	f04f 0300 	mov.w	r3, #0
 8000770:	e00a      	b.n	8000788 <__aeabi_l2f+0x14>
 8000772:	bf00      	nop

08000774 <__aeabi_l2f>:
 8000774:	ea50 0201 	orrs.w	r2, r0, r1
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000780:	d502      	bpl.n	8000788 <__aeabi_l2f+0x14>
 8000782:	4240      	negs	r0, r0
 8000784:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000788:	ea5f 0c01 	movs.w	ip, r1
 800078c:	bf02      	ittt	eq
 800078e:	4684      	moveq	ip, r0
 8000790:	4601      	moveq	r1, r0
 8000792:	2000      	moveq	r0, #0
 8000794:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000798:	bf08      	it	eq
 800079a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800079e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80007a2:	fabc f28c 	clz	r2, ip
 80007a6:	3a08      	subs	r2, #8
 80007a8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80007ac:	db10      	blt.n	80007d0 <__aeabi_l2f+0x5c>
 80007ae:	fa01 fc02 	lsl.w	ip, r1, r2
 80007b2:	4463      	add	r3, ip
 80007b4:	fa00 fc02 	lsl.w	ip, r0, r2
 80007b8:	f1c2 0220 	rsb	r2, r2, #32
 80007bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007c0:	fa20 f202 	lsr.w	r2, r0, r2
 80007c4:	eb43 0002 	adc.w	r0, r3, r2
 80007c8:	bf08      	it	eq
 80007ca:	f020 0001 	biceq.w	r0, r0, #1
 80007ce:	4770      	bx	lr
 80007d0:	f102 0220 	add.w	r2, r2, #32
 80007d4:	fa01 fc02 	lsl.w	ip, r1, r2
 80007d8:	f1c2 0220 	rsb	r2, r2, #32
 80007dc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80007e0:	fa21 f202 	lsr.w	r2, r1, r2
 80007e4:	eb43 0002 	adc.w	r0, r3, r2
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80007ee:	4770      	bx	lr

080007f0 <__aeabi_fmul>:
 80007f0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80007f8:	bf1e      	ittt	ne
 80007fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80007fe:	ea92 0f0c 	teqne	r2, ip
 8000802:	ea93 0f0c 	teqne	r3, ip
 8000806:	d06f      	beq.n	80008e8 <__aeabi_fmul+0xf8>
 8000808:	441a      	add	r2, r3
 800080a:	ea80 0c01 	eor.w	ip, r0, r1
 800080e:	0240      	lsls	r0, r0, #9
 8000810:	bf18      	it	ne
 8000812:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000816:	d01e      	beq.n	8000856 <__aeabi_fmul+0x66>
 8000818:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800081c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000820:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000824:	fba0 3101 	umull	r3, r1, r0, r1
 8000828:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800082c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000830:	bf3e      	ittt	cc
 8000832:	0049      	lslcc	r1, r1, #1
 8000834:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000838:	005b      	lslcc	r3, r3, #1
 800083a:	ea40 0001 	orr.w	r0, r0, r1
 800083e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000842:	2afd      	cmp	r2, #253	@ 0xfd
 8000844:	d81d      	bhi.n	8000882 <__aeabi_fmul+0x92>
 8000846:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800084a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800084e:	bf08      	it	eq
 8000850:	f020 0001 	biceq.w	r0, r0, #1
 8000854:	4770      	bx	lr
 8000856:	f090 0f00 	teq	r0, #0
 800085a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800085e:	bf08      	it	eq
 8000860:	0249      	lsleq	r1, r1, #9
 8000862:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000866:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800086a:	3a7f      	subs	r2, #127	@ 0x7f
 800086c:	bfc2      	ittt	gt
 800086e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000872:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000876:	4770      	bxgt	lr
 8000878:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800087c:	f04f 0300 	mov.w	r3, #0
 8000880:	3a01      	subs	r2, #1
 8000882:	dc5d      	bgt.n	8000940 <__aeabi_fmul+0x150>
 8000884:	f112 0f19 	cmn.w	r2, #25
 8000888:	bfdc      	itt	le
 800088a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800088e:	4770      	bxle	lr
 8000890:	f1c2 0200 	rsb	r2, r2, #0
 8000894:	0041      	lsls	r1, r0, #1
 8000896:	fa21 f102 	lsr.w	r1, r1, r2
 800089a:	f1c2 0220 	rsb	r2, r2, #32
 800089e:	fa00 fc02 	lsl.w	ip, r0, r2
 80008a2:	ea5f 0031 	movs.w	r0, r1, rrx
 80008a6:	f140 0000 	adc.w	r0, r0, #0
 80008aa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80008ae:	bf08      	it	eq
 80008b0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008b4:	4770      	bx	lr
 80008b6:	f092 0f00 	teq	r2, #0
 80008ba:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80008be:	bf02      	ittt	eq
 80008c0:	0040      	lsleq	r0, r0, #1
 80008c2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80008c6:	3a01      	subeq	r2, #1
 80008c8:	d0f9      	beq.n	80008be <__aeabi_fmul+0xce>
 80008ca:	ea40 000c 	orr.w	r0, r0, ip
 80008ce:	f093 0f00 	teq	r3, #0
 80008d2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008d6:	bf02      	ittt	eq
 80008d8:	0049      	lsleq	r1, r1, #1
 80008da:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80008de:	3b01      	subeq	r3, #1
 80008e0:	d0f9      	beq.n	80008d6 <__aeabi_fmul+0xe6>
 80008e2:	ea41 010c 	orr.w	r1, r1, ip
 80008e6:	e78f      	b.n	8000808 <__aeabi_fmul+0x18>
 80008e8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80008ec:	ea92 0f0c 	teq	r2, ip
 80008f0:	bf18      	it	ne
 80008f2:	ea93 0f0c 	teqne	r3, ip
 80008f6:	d00a      	beq.n	800090e <__aeabi_fmul+0x11e>
 80008f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80008fc:	bf18      	it	ne
 80008fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000902:	d1d8      	bne.n	80008b6 <__aeabi_fmul+0xc6>
 8000904:	ea80 0001 	eor.w	r0, r0, r1
 8000908:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800090c:	4770      	bx	lr
 800090e:	f090 0f00 	teq	r0, #0
 8000912:	bf17      	itett	ne
 8000914:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000918:	4608      	moveq	r0, r1
 800091a:	f091 0f00 	teqne	r1, #0
 800091e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000922:	d014      	beq.n	800094e <__aeabi_fmul+0x15e>
 8000924:	ea92 0f0c 	teq	r2, ip
 8000928:	d101      	bne.n	800092e <__aeabi_fmul+0x13e>
 800092a:	0242      	lsls	r2, r0, #9
 800092c:	d10f      	bne.n	800094e <__aeabi_fmul+0x15e>
 800092e:	ea93 0f0c 	teq	r3, ip
 8000932:	d103      	bne.n	800093c <__aeabi_fmul+0x14c>
 8000934:	024b      	lsls	r3, r1, #9
 8000936:	bf18      	it	ne
 8000938:	4608      	movne	r0, r1
 800093a:	d108      	bne.n	800094e <__aeabi_fmul+0x15e>
 800093c:	ea80 0001 	eor.w	r0, r0, r1
 8000940:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000944:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000948:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800094c:	4770      	bx	lr
 800094e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000952:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000956:	4770      	bx	lr

08000958 <__aeabi_fdiv>:
 8000958:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800095c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000960:	bf1e      	ittt	ne
 8000962:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000966:	ea92 0f0c 	teqne	r2, ip
 800096a:	ea93 0f0c 	teqne	r3, ip
 800096e:	d069      	beq.n	8000a44 <__aeabi_fdiv+0xec>
 8000970:	eba2 0203 	sub.w	r2, r2, r3
 8000974:	ea80 0c01 	eor.w	ip, r0, r1
 8000978:	0249      	lsls	r1, r1, #9
 800097a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800097e:	d037      	beq.n	80009f0 <__aeabi_fdiv+0x98>
 8000980:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000984:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000988:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800098c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000990:	428b      	cmp	r3, r1
 8000992:	bf38      	it	cc
 8000994:	005b      	lslcc	r3, r3, #1
 8000996:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800099a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800099e:	428b      	cmp	r3, r1
 80009a0:	bf24      	itt	cs
 80009a2:	1a5b      	subcs	r3, r3, r1
 80009a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80009ac:	bf24      	itt	cs
 80009ae:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80009b2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80009ba:	bf24      	itt	cs
 80009bc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80009c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80009c8:	bf24      	itt	cs
 80009ca:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80009ce:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d2:	011b      	lsls	r3, r3, #4
 80009d4:	bf18      	it	ne
 80009d6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80009da:	d1e0      	bne.n	800099e <__aeabi_fdiv+0x46>
 80009dc:	2afd      	cmp	r2, #253	@ 0xfd
 80009de:	f63f af50 	bhi.w	8000882 <__aeabi_fmul+0x92>
 80009e2:	428b      	cmp	r3, r1
 80009e4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e8:	bf08      	it	eq
 80009ea:	f020 0001 	biceq.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80009f4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80009f8:	327f      	adds	r2, #127	@ 0x7f
 80009fa:	bfc2      	ittt	gt
 80009fc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a00:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a04:	4770      	bxgt	lr
 8000a06:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a0a:	f04f 0300 	mov.w	r3, #0
 8000a0e:	3a01      	subs	r2, #1
 8000a10:	e737      	b.n	8000882 <__aeabi_fmul+0x92>
 8000a12:	f092 0f00 	teq	r2, #0
 8000a16:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000a1a:	bf02      	ittt	eq
 8000a1c:	0040      	lsleq	r0, r0, #1
 8000a1e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000a22:	3a01      	subeq	r2, #1
 8000a24:	d0f9      	beq.n	8000a1a <__aeabi_fdiv+0xc2>
 8000a26:	ea40 000c 	orr.w	r0, r0, ip
 8000a2a:	f093 0f00 	teq	r3, #0
 8000a2e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a32:	bf02      	ittt	eq
 8000a34:	0049      	lsleq	r1, r1, #1
 8000a36:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000a3a:	3b01      	subeq	r3, #1
 8000a3c:	d0f9      	beq.n	8000a32 <__aeabi_fdiv+0xda>
 8000a3e:	ea41 010c 	orr.w	r1, r1, ip
 8000a42:	e795      	b.n	8000970 <__aeabi_fdiv+0x18>
 8000a44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a48:	ea92 0f0c 	teq	r2, ip
 8000a4c:	d108      	bne.n	8000a60 <__aeabi_fdiv+0x108>
 8000a4e:	0242      	lsls	r2, r0, #9
 8000a50:	f47f af7d 	bne.w	800094e <__aeabi_fmul+0x15e>
 8000a54:	ea93 0f0c 	teq	r3, ip
 8000a58:	f47f af70 	bne.w	800093c <__aeabi_fmul+0x14c>
 8000a5c:	4608      	mov	r0, r1
 8000a5e:	e776      	b.n	800094e <__aeabi_fmul+0x15e>
 8000a60:	ea93 0f0c 	teq	r3, ip
 8000a64:	d104      	bne.n	8000a70 <__aeabi_fdiv+0x118>
 8000a66:	024b      	lsls	r3, r1, #9
 8000a68:	f43f af4c 	beq.w	8000904 <__aeabi_fmul+0x114>
 8000a6c:	4608      	mov	r0, r1
 8000a6e:	e76e      	b.n	800094e <__aeabi_fmul+0x15e>
 8000a70:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000a74:	bf18      	it	ne
 8000a76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000a7a:	d1ca      	bne.n	8000a12 <__aeabi_fdiv+0xba>
 8000a7c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000a80:	f47f af5c 	bne.w	800093c <__aeabi_fmul+0x14c>
 8000a84:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000a88:	f47f af3c 	bne.w	8000904 <__aeabi_fmul+0x114>
 8000a8c:	e75f      	b.n	800094e <__aeabi_fmul+0x15e>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_f2iz>:
 8000a90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a94:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000a98:	d30f      	bcc.n	8000aba <__aeabi_f2iz+0x2a>
 8000a9a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000a9e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000aa2:	d90d      	bls.n	8000ac0 <__aeabi_f2iz+0x30>
 8000aa4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000aa8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aac:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ab0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ab4:	bf18      	it	ne
 8000ab6:	4240      	negne	r0, r0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0000 	mov.w	r0, #0
 8000abe:	4770      	bx	lr
 8000ac0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ac4:	d101      	bne.n	8000aca <__aeabi_f2iz+0x3a>
 8000ac6:	0242      	lsls	r2, r0, #9
 8000ac8:	d105      	bne.n	8000ad6 <__aeabi_f2iz+0x46>
 8000aca:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ace:	bf08      	it	eq
 8000ad0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_f2uiz>:
 8000adc:	0042      	lsls	r2, r0, #1
 8000ade:	d20e      	bcs.n	8000afe <__aeabi_f2uiz+0x22>
 8000ae0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ae4:	d30b      	bcc.n	8000afe <__aeabi_f2uiz+0x22>
 8000ae6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000aea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000aee:	d409      	bmi.n	8000b04 <__aeabi_f2uiz+0x28>
 8000af0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000af4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000af8:	fa23 f002 	lsr.w	r0, r3, r2
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr
 8000b04:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b08:	d101      	bne.n	8000b0e <__aeabi_f2uiz+0x32>
 8000b0a:	0242      	lsls	r2, r0, #9
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_f2uiz+0x38>
 8000b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b2c:	4b35      	ldr	r3, [pc, #212]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b2e:	4a36      	ldr	r2, [pc, #216]	@ (8000c08 <MX_ADC1_Init+0xec>)
 8000b30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b32:	4b34      	ldr	r3, [pc, #208]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b40:	4b30      	ldr	r3, [pc, #192]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b46:	4b2f      	ldr	r3, [pc, #188]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b48:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000b4c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8000b54:	4b2b      	ldr	r3, [pc, #172]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b56:	2205      	movs	r2, #5
 8000b58:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b5a:	482a      	ldr	r0, [pc, #168]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b5c:	f000 fc9e 	bl	800149c <HAL_ADC_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000b66:	f000 fa78 	bl	800105a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000b72:	2307      	movs	r3, #7
 8000b74:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4822      	ldr	r0, [pc, #136]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b7c:	f000 fe60 	bl	8001840 <HAL_ADC_ConfigChannel>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000b86:	f000 fa68 	bl	800105a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	4619      	mov	r1, r3
 8000b96:	481b      	ldr	r0, [pc, #108]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000b98:	f000 fe52 	bl	8001840 <HAL_ADC_ConfigChannel>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000ba2:	f000 fa5a 	bl	800105a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000ba6:	2306      	movs	r3, #6
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000baa:	2303      	movs	r3, #3
 8000bac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4814      	ldr	r0, [pc, #80]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000bb4:	f000 fe44 	bl	8001840 <HAL_ADC_ConfigChannel>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000bbe:	f000 fa4c 	bl	800105a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480d      	ldr	r0, [pc, #52]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000bd0:	f000 fe36 	bl	8001840 <HAL_ADC_ConfigChannel>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000bda:	f000 fa3e 	bl	800105a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000bde:	2307      	movs	r3, #7
 8000be0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000be2:	2305      	movs	r3, #5
 8000be4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	4619      	mov	r1, r3
 8000bea:	4806      	ldr	r0, [pc, #24]	@ (8000c04 <MX_ADC1_Init+0xe8>)
 8000bec:	f000 fe28 	bl	8001840 <HAL_ADC_ConfigChannel>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000bf6:	f000 fa30 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000038 	.word	0x20000038
 8000c08:	40012400 	.word	0x40012400

08000c0c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b088      	sub	sp, #32
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a28      	ldr	r2, [pc, #160]	@ (8000cc8 <HAL_ADC_MspInit+0xbc>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d149      	bne.n	8000cc0 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c2c:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a26      	ldr	r2, [pc, #152]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b24      	ldr	r3, [pc, #144]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	4a20      	ldr	r2, [pc, #128]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	6193      	str	r3, [r2, #24]
 8000c50:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <HAL_ADC_MspInit+0xc0>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000c5c:	23f8      	movs	r3, #248	@ 0xf8
 8000c5e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c60:	2303      	movs	r3, #3
 8000c62:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	f107 0310 	add.w	r3, r7, #16
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4819      	ldr	r0, [pc, #100]	@ (8000cd0 <HAL_ADC_MspInit+0xc4>)
 8000c6c:	f001 ff18 	bl	8002aa0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c70:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c72:	4a19      	ldr	r2, [pc, #100]	@ (8000cd8 <HAL_ADC_MspInit+0xcc>)
 8000c74:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c76:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c7c:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c82:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c84:	2280      	movs	r2, #128	@ 0x80
 8000c86:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c88:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c8e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c90:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c96:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c98:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000c9a:	2220      	movs	r2, #32
 8000c9c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ca4:	480b      	ldr	r0, [pc, #44]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000ca6:	f001 fd0d 	bl	80026c4 <HAL_DMA_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000cb0:	f000 f9d3 	bl	800105a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a07      	ldr	r2, [pc, #28]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000cb8:	621a      	str	r2, [r3, #32]
 8000cba:	4a06      	ldr	r2, [pc, #24]	@ (8000cd4 <HAL_ADC_MspInit+0xc8>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	3720      	adds	r7, #32
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40012400 	.word	0x40012400
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010800 	.word	0x40010800
 8000cd4:	20000068 	.word	0x20000068
 8000cd8:	40020008 	.word	0x40020008

08000cdc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000ce0:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000ce2:	4a18      	ldr	r2, [pc, #96]	@ (8000d44 <MX_CAN_Init+0x68>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000ce6:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000ce8:	2210      	movs	r2, #16
 8000cea:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000cec:	4b14      	ldr	r3, [pc, #80]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000cfa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000cfe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d02:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000d06:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d14:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d2c:	4804      	ldr	r0, [pc, #16]	@ (8000d40 <MX_CAN_Init+0x64>)
 8000d2e:	f000 ff80 	bl	8001c32 <HAL_CAN_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000d38:	f000 f98f 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	200000ac 	.word	0x200000ac
 8000d44:	40006400 	.word	0x40006400

08000d48 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 0310 	add.w	r3, r7, #16
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a24      	ldr	r2, [pc, #144]	@ (8000df4 <HAL_CAN_MspInit+0xac>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d141      	bne.n	8000dec <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d68:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d6a:	69db      	ldr	r3, [r3, #28]
 8000d6c:	4a22      	ldr	r2, [pc, #136]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d72:	61d3      	str	r3, [r2, #28]
 8000d74:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d76:	69db      	ldr	r3, [r3, #28]
 8000d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	4a1c      	ldr	r2, [pc, #112]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d86:	f043 0304 	orr.w	r3, r3, #4
 8000d8a:	6193      	str	r3, [r2, #24]
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000df8 <HAL_CAN_MspInit+0xb0>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d9c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	4619      	mov	r1, r3
 8000dac:	4813      	ldr	r0, [pc, #76]	@ (8000dfc <HAL_CAN_MspInit+0xb4>)
 8000dae:	f001 fe77 	bl	8002aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000db2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <HAL_CAN_MspInit+0xb4>)
 8000dc8:	f001 fe6a 	bl	8002aa0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	2014      	movs	r0, #20
 8000dd2:	f001 fc40 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000dd6:	2014      	movs	r0, #20
 8000dd8:	f001 fc59 	bl	800268e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	2015      	movs	r0, #21
 8000de2:	f001 fc38 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000de6:	2015      	movs	r0, #21
 8000de8:	f001 fc51 	bl	800268e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000dec:	bf00      	nop
 8000dee:	3720      	adds	r7, #32
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40006400 	.word	0x40006400
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010800 	.word	0x40010800

08000e00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e06:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <MX_DMA_Init+0x38>)
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e38 <MX_DMA_Init+0x38>)
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	6153      	str	r3, [r2, #20]
 8000e12:	4b09      	ldr	r3, [pc, #36]	@ (8000e38 <MX_DMA_Init+0x38>)
 8000e14:	695b      	ldr	r3, [r3, #20]
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2100      	movs	r1, #0
 8000e22:	200b      	movs	r0, #11
 8000e24:	f001 fc17 	bl	8002656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e28:	200b      	movs	r0, #11
 8000e2a:	f001 fc30 	bl	800268e <HAL_NVIC_EnableIRQ>

}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40021000 	.word	0x40021000

08000e3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e42:	f107 0308 	add.w	r3, r7, #8
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e50:	4b22      	ldr	r3, [pc, #136]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a21      	ldr	r2, [pc, #132]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f003 0320 	and.w	r3, r3, #32
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e68:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <MX_GPIO_Init+0xa0>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f240 6106 	movw	r1, #1542	@ 0x606
 8000e86:	4816      	ldr	r0, [pc, #88]	@ (8000ee0 <MX_GPIO_Init+0xa4>)
 8000e88:	f001 ff8e 	bl	8002da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10;
 8000e8c:	f240 6306 	movw	r3, #1542	@ 0x606
 8000e90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e92:	2301      	movs	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0308 	add.w	r3, r7, #8
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480e      	ldr	r0, [pc, #56]	@ (8000ee0 <MX_GPIO_Init+0xa4>)
 8000ea6:	f001 fdfb 	bl	8002aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000eaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <MX_GPIO_Init+0xa8>)
 8000eb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4808      	ldr	r0, [pc, #32]	@ (8000ee0 <MX_GPIO_Init+0xa4>)
 8000ec0:	f001 fdee 	bl	8002aa0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	2017      	movs	r0, #23
 8000eca:	f001 fbc4 	bl	8002656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ece:	2017      	movs	r0, #23
 8000ed0:	f001 fbdd 	bl	800268e <HAL_NVIC_EnableIRQ>

}
 8000ed4:	bf00      	nop
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40010800 	.word	0x40010800
 8000ee4:	10110000 	.word	0x10110000

08000ee8 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t adcRaw[5];

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	if(htim == &htim1){ //0.1s
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d105      	bne.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x1c>
		can_enviar();
 8000ef8:	f003 fca2 	bl	8004840 <can_enviar>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000efc:	2104      	movs	r1, #4
 8000efe:	480b      	ldr	r0, [pc, #44]	@ (8000f2c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000f00:	f001 ff6a 	bl	8002dd8 <HAL_GPIO_TogglePin>
	}
	if(htim == &htim3){ //deboucing do botao
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d108      	bne.n	8000f1e <HAL_TIM_PeriodElapsedCallback+0x36>
		//ativa 0.5s apos a ativao do timer 3 em botao.c
		EXTI->IMR |= EXTI_IMR_IM8; //habilita novamente a EXTI8
 8000f0c:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a08      	ldr	r2, [pc, #32]	@ (8000f34 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f16:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Stop_IT(&htim3); //desliga o tim3
 8000f18:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f1a:	f002 fcc5 	bl	80038a8 <HAL_TIM_Base_Stop_IT>

	}
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200000e0 	.word	0x200000e0
 8000f2c:	40010800 	.word	0x40010800
 8000f30:	20000128 	.word	0x20000128
 8000f34:	40010400 	.word	0x40010400

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3c:	f000 fa4c 	bl	80013d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f40:	f000 f830 	bl	8000fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f44:	f7ff ff7a 	bl	8000e3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f48:	f7ff ff5a 	bl	8000e00 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f4c:	f7ff fde6 	bl	8000b1c <MX_ADC1_Init>
  MX_CAN_Init();
 8000f50:	f7ff fec4 	bl	8000cdc <MX_CAN_Init>
  MX_TIM1_Init();
 8000f54:	f000 f930 	bl	80011b8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f58:	f000 f980 	bl	800125c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adcRaw, 5);
 8000f5c:	2205      	movs	r2, #5
 8000f5e:	490c      	ldr	r1, [pc, #48]	@ (8000f90 <main+0x58>)
 8000f60:	480c      	ldr	r0, [pc, #48]	@ (8000f94 <main+0x5c>)
 8000f62:	f000 fb73 	bl	800164c <HAL_ADC_Start_DMA>
  HAL_CAN_Start(&hcan);
 8000f66:	480c      	ldr	r0, [pc, #48]	@ (8000f98 <main+0x60>)
 8000f68:	f000 ff5e 	bl	8001e28 <HAL_CAN_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8000f6c:	480b      	ldr	r0, [pc, #44]	@ (8000f9c <main+0x64>)
 8000f6e:	f002 fc49 	bl	8003804 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  APPS();
 8000f72:	f003 f817 	bl	8003fa4 <APPS>
	  BSE();
 8000f76:	f003 fa19 	bl	80043ac <BSE>
	  mediavolante();
 8000f7a:	f003 fb79 	bl	8004670 <mediavolante>
	  bppcError = BPPC();
 8000f7e:	f003 f9d1 	bl	8004324 <BPPC>
 8000f82:	4603      	mov	r3, r0
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <main+0x68>)
 8000f88:	701a      	strb	r2, [r3, #0]
	  APPS();
 8000f8a:	bf00      	nop
 8000f8c:	e7f1      	b.n	8000f72 <main+0x3a>
 8000f8e:	bf00      	nop
 8000f90:	200000d4 	.word	0x200000d4
 8000f94:	20000038 	.word	0x20000038
 8000f98:	200000ac 	.word	0x200000ac
 8000f9c:	200000e0 	.word	0x200000e0
 8000fa0:	200001b1 	.word	0x200001b1

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b094      	sub	sp, #80	@ 0x50
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fae:	2228      	movs	r2, #40	@ 0x28
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f003 fdbc 	bl	8004b30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fd8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ff0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ff4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f001 ff1e 	bl	8002e3c <HAL_RCC_OscConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001006:	f000 f828 	bl	800105a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100a:	230f      	movs	r3, #15
 800100c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800100e:	2302      	movs	r3, #2
 8001010:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800101a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800101c:	2300      	movs	r3, #0
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	2102      	movs	r1, #2
 8001026:	4618      	mov	r0, r3
 8001028:	f002 f98a 	bl	8003340 <HAL_RCC_ClockConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001032:	f000 f812 	bl	800105a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001036:	2302      	movs	r3, #2
 8001038:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800103a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800103e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	4618      	mov	r0, r3
 8001044:	f002 fad8 	bl	80035f8 <HAL_RCCEx_PeriphCLKConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800104e:	f000 f804 	bl	800105a <Error_Handler>
  }
}
 8001052:	bf00      	nop
 8001054:	3750      	adds	r7, #80	@ 0x50
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105e:	b672      	cpsid	i
}
 8001060:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001062:	bf00      	nop
 8001064:	e7fd      	b.n	8001062 <Error_Handler+0x8>
	...

08001068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6193      	str	r3, [r2, #24]
 800107a:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <HAL_MspInit+0x5c>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	4a0e      	ldr	r2, [pc, #56]	@ (80010c4 <HAL_MspInit+0x5c>)
 800108c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001090:	61d3      	str	r3, [r2, #28]
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <HAL_MspInit+0x60>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <HAL_MspInit+0x60>)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010000 	.word	0x40010000

080010cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <NMI_Handler+0x4>

080010d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <HardFault_Handler+0x4>

080010dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <MemManage_Handler+0x4>

080010e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <BusFault_Handler+0x4>

080010ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <UsageFault_Handler+0x4>

080010f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111c:	f000 f9a2 	bl	8001464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <DMA1_Channel1_IRQHandler+0x10>)
 800112a:	f001 fb85 	bl	8002838 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000068 	.word	0x20000068

08001138 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800113c:	4802      	ldr	r0, [pc, #8]	@ (8001148 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800113e:	f000 ff86 	bl	800204e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200000ac 	.word	0x200000ac

0800114c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <CAN1_RX1_IRQHandler+0x10>)
 8001152:	f000 ff7c 	bl	800204e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200000ac 	.word	0x200000ac

08001160 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001164:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001168:	f001 fe50 	bl	8002e0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}

08001170 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001174:	4802      	ldr	r0, [pc, #8]	@ (8001180 <TIM1_BRK_IRQHandler+0x10>)
 8001176:	f002 fbc5 	bl	8003904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200000e0 	.word	0x200000e0

08001184 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001188:	4802      	ldr	r0, [pc, #8]	@ (8001194 <TIM1_UP_IRQHandler+0x10>)
 800118a:	f002 fbbb 	bl	8003904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200000e0 	.word	0x200000e0

08001198 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800119c:	4802      	ldr	r0, [pc, #8]	@ (80011a8 <TIM3_IRQHandler+0x10>)
 800119e:	f002 fbb1 	bl	8003904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000128 	.word	0x20000128

080011ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011cc:	463b      	mov	r3, r7
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011d6:	4a20      	ldr	r2, [pc, #128]	@ (8001258 <MX_TIM1_Init+0xa0>)
 80011d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 80011da:	4b1e      	ldr	r3, [pc, #120]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011dc:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80011e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f0:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011f6:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fc:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <MX_TIM1_Init+0x9c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001202:	4814      	ldr	r0, [pc, #80]	@ (8001254 <MX_TIM1_Init+0x9c>)
 8001204:	f002 faae 	bl	8003764 <HAL_TIM_Base_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800120e:	f7ff ff24 	bl	800105a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001216:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	4619      	mov	r1, r3
 800121e:	480d      	ldr	r0, [pc, #52]	@ (8001254 <MX_TIM1_Init+0x9c>)
 8001220:	f002 fc60 	bl	8003ae4 <HAL_TIM_ConfigClockSource>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800122a:	f7ff ff16 	bl	800105a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001236:	463b      	mov	r3, r7
 8001238:	4619      	mov	r1, r3
 800123a:	4806      	ldr	r0, [pc, #24]	@ (8001254 <MX_TIM1_Init+0x9c>)
 800123c:	f002 fe42 	bl	8003ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001246:	f7ff ff08 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	3718      	adds	r7, #24
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200000e0 	.word	0x200000e0
 8001258:	40012c00 	.word	0x40012c00

0800125c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <MX_TIM3_Init+0x94>)
 800127a:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <MX_TIM3_Init+0x98>)
 800127c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3599;
 800127e:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <MX_TIM3_Init+0x94>)
 8001280:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001284:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001286:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_TIM3_Init+0x94>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <MX_TIM3_Init+0x94>)
 800128e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001292:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001294:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <MX_TIM3_Init+0x94>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <MX_TIM3_Init+0x94>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012a0:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <MX_TIM3_Init+0x94>)
 80012a2:	f002 fa5f 	bl	8003764 <HAL_TIM_Base_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80012ac:	f7ff fed5 	bl	800105a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	4619      	mov	r1, r3
 80012bc:	480c      	ldr	r0, [pc, #48]	@ (80012f0 <MX_TIM3_Init+0x94>)
 80012be:	f002 fc11 	bl	8003ae4 <HAL_TIM_ConfigClockSource>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80012c8:	f7ff fec7 	bl	800105a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012cc:	2300      	movs	r3, #0
 80012ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012d4:	463b      	mov	r3, r7
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_TIM3_Init+0x94>)
 80012da:	f002 fdf3 	bl	8003ec4 <HAL_TIMEx_MasterConfigSynchronization>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012e4:	f7ff feb9 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000128 	.word	0x20000128
 80012f4:	40000400 	.word	0x40000400

080012f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a1e      	ldr	r2, [pc, #120]	@ (8001380 <HAL_TIM_Base_MspInit+0x88>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d11c      	bne.n	8001344 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	4a1d      	ldr	r2, [pc, #116]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 8001310:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001314:	6193      	str	r3, [r2, #24]
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	2100      	movs	r1, #0
 8001326:	2018      	movs	r0, #24
 8001328:	f001 f995 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800132c:	2018      	movs	r0, #24
 800132e:	f001 f9ae 	bl	800268e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	2019      	movs	r0, #25
 8001338:	f001 f98d 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800133c:	2019      	movs	r0, #25
 800133e:	f001 f9a6 	bl	800268e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001342:	e018      	b.n	8001376 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a0f      	ldr	r2, [pc, #60]	@ (8001388 <HAL_TIM_Base_MspInit+0x90>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d113      	bne.n	8001376 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a0c      	ldr	r2, [pc, #48]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	61d3      	str	r3, [r2, #28]
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <HAL_TIM_Base_MspInit+0x8c>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	201d      	movs	r0, #29
 800136c:	f001 f973 	bl	8002656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001370:	201d      	movs	r0, #29
 8001372:	f001 f98c 	bl	800268e <HAL_NVIC_EnableIRQ>
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40012c00 	.word	0x40012c00
 8001384:	40021000 	.word	0x40021000
 8001388:	40000400 	.word	0x40000400

0800138c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800138c:	f7ff ff0e 	bl	80011ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001390:	480b      	ldr	r0, [pc, #44]	@ (80013c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001392:	490c      	ldr	r1, [pc, #48]	@ (80013c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001394:	4a0c      	ldr	r2, [pc, #48]	@ (80013c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001398:	e002      	b.n	80013a0 <LoopCopyDataInit>

0800139a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800139c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800139e:	3304      	adds	r3, #4

080013a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a4:	d3f9      	bcc.n	800139a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013a6:	4a09      	ldr	r2, [pc, #36]	@ (80013cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013a8:	4c09      	ldr	r4, [pc, #36]	@ (80013d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013ac:	e001      	b.n	80013b2 <LoopFillZerobss>

080013ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b0:	3204      	adds	r2, #4

080013b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b4:	d3fb      	bcc.n	80013ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013b6:	f003 fbc3 	bl	8004b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ba:	f7ff fdbd 	bl	8000f38 <main>
  bx lr
 80013be:	4770      	bx	lr
  ldr r0, =_sdata
 80013c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013c4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80013c8:	08004bcc 	.word	0x08004bcc
  ldr r2, =_sbss
 80013cc:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80013d0:	20000234 	.word	0x20000234

080013d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013d4:	e7fe      	b.n	80013d4 <ADC1_2_IRQHandler>
	...

080013d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013dc:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <HAL_Init+0x28>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <HAL_Init+0x28>)
 80013e2:	f043 0310 	orr.w	r3, r3, #16
 80013e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e8:	2003      	movs	r0, #3
 80013ea:	f001 f929 	bl	8002640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ee:	200f      	movs	r0, #15
 80013f0:	f000 f808 	bl	8001404 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f4:	f7ff fe38 	bl	8001068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40022000 	.word	0x40022000

08001404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <HAL_InitTick+0x54>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_InitTick+0x58>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800141a:	fbb3 f3f1 	udiv	r3, r3, r1
 800141e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001422:	4618      	mov	r0, r3
 8001424:	f001 f941 	bl	80026aa <HAL_SYSTICK_Config>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e00e      	b.n	8001450 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b0f      	cmp	r3, #15
 8001436:	d80a      	bhi.n	800144e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001438:	2200      	movs	r2, #0
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	f04f 30ff 	mov.w	r0, #4294967295
 8001440:	f001 f909 	bl	8002656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001444:	4a06      	ldr	r2, [pc, #24]	@ (8001460 <HAL_InitTick+0x5c>)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800144a:	2300      	movs	r3, #0
 800144c:	e000      	b.n	8001450 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000000 	.word	0x20000000
 800145c:	20000008 	.word	0x20000008
 8001460:	20000004 	.word	0x20000004

08001464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_IncTick+0x1c>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	461a      	mov	r2, r3
 800146e:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_IncTick+0x20>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4413      	add	r3, r2
 8001474:	4a03      	ldr	r2, [pc, #12]	@ (8001484 <HAL_IncTick+0x20>)
 8001476:	6013      	str	r3, [r2, #0]
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr
 8001480:	20000008 	.word	0x20000008
 8001484:	20000170 	.word	0x20000170

08001488 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return uwTick;
 800148c:	4b02      	ldr	r3, [pc, #8]	@ (8001498 <HAL_GetTick+0x10>)
 800148e:	681b      	ldr	r3, [r3, #0]
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	20000170 	.word	0x20000170

0800149c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e0be      	b.n	800163c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d109      	bne.n	80014e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff fb96 	bl	8000c0c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 faff 	bl	8001ae4 <ADC_ConversionStop_Disable>
 80014e6:	4603      	mov	r3, r0
 80014e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f040 8099 	bne.w	800162a <HAL_ADC_Init+0x18e>
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f040 8095 	bne.w	800162a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001504:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001508:	f023 0302 	bic.w	r3, r3, #2
 800150c:	f043 0202 	orr.w	r2, r3, #2
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800151c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7b1b      	ldrb	r3, [r3, #12]
 8001522:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001524:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	4313      	orrs	r3, r2
 800152a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001534:	d003      	beq.n	800153e <HAL_ADC_Init+0xa2>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d102      	bne.n	8001544 <HAL_ADC_Init+0xa8>
 800153e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001542:	e000      	b.n	8001546 <HAL_ADC_Init+0xaa>
 8001544:	2300      	movs	r3, #0
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	7d1b      	ldrb	r3, [r3, #20]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d119      	bne.n	8001588 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	7b1b      	ldrb	r3, [r3, #12]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d109      	bne.n	8001570 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	3b01      	subs	r3, #1
 8001562:	035a      	lsls	r2, r3, #13
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	e00b      	b.n	8001588 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001574:	f043 0220 	orr.w	r2, r3, #32
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001580:	f043 0201 	orr.w	r2, r3, #1
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	430a      	orrs	r2, r1
 800159a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	689a      	ldr	r2, [r3, #8]
 80015a2:	4b28      	ldr	r3, [pc, #160]	@ (8001644 <HAL_ADC_Init+0x1a8>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	430b      	orrs	r3, r1
 80015ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015b8:	d003      	beq.n	80015c2 <HAL_ADC_Init+0x126>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d104      	bne.n	80015cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	051b      	lsls	r3, r3, #20
 80015ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	430a      	orrs	r2, r1
 80015de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	689a      	ldr	r2, [r3, #8]
 80015e6:	4b18      	ldr	r3, [pc, #96]	@ (8001648 <HAL_ADC_Init+0x1ac>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d10b      	bne.n	8001608 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fa:	f023 0303 	bic.w	r3, r3, #3
 80015fe:	f043 0201 	orr.w	r2, r3, #1
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001606:	e018      	b.n	800163a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160c:	f023 0312 	bic.w	r3, r3, #18
 8001610:	f043 0210 	orr.w	r2, r3, #16
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001628:	e007      	b.n	800163a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162e:	f043 0210 	orr.w	r2, r3, #16
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800163a:	7dfb      	ldrb	r3, [r7, #23]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	ffe1f7fd 	.word	0xffe1f7fd
 8001648:	ff1f0efe 	.word	0xff1f0efe

0800164c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a64      	ldr	r2, [pc, #400]	@ (80017f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d004      	beq.n	8001670 <HAL_ADC_Start_DMA+0x24>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a63      	ldr	r2, [pc, #396]	@ (80017f8 <HAL_ADC_Start_DMA+0x1ac>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d106      	bne.n	800167e <HAL_ADC_Start_DMA+0x32>
 8001670:	4b60      	ldr	r3, [pc, #384]	@ (80017f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001678:	2b00      	cmp	r3, #0
 800167a:	f040 80b3 	bne.w	80017e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001684:	2b01      	cmp	r3, #1
 8001686:	d101      	bne.n	800168c <HAL_ADC_Start_DMA+0x40>
 8001688:	2302      	movs	r3, #2
 800168a:	e0ae      	b.n	80017ea <HAL_ADC_Start_DMA+0x19e>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2201      	movs	r2, #1
 8001690:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001694:	68f8      	ldr	r0, [r7, #12]
 8001696:	f000 f9cb 	bl	8001a30 <ADC_Enable>
 800169a:	4603      	mov	r3, r0
 800169c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800169e:	7dfb      	ldrb	r3, [r7, #23]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f040 809a 	bne.w	80017da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80016ae:	f023 0301 	bic.w	r3, r3, #1
 80016b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a4e      	ldr	r2, [pc, #312]	@ (80017f8 <HAL_ADC_Start_DMA+0x1ac>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d105      	bne.n	80016d0 <HAL_ADC_Start_DMA+0x84>
 80016c4:	4b4b      	ldr	r3, [pc, #300]	@ (80017f4 <HAL_ADC_Start_DMA+0x1a8>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d115      	bne.n	80016fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d026      	beq.n	8001738 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80016f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016fa:	e01d      	b.n	8001738 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001700:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a39      	ldr	r2, [pc, #228]	@ (80017f4 <HAL_ADC_Start_DMA+0x1a8>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d004      	beq.n	800171c <HAL_ADC_Start_DMA+0xd0>
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a38      	ldr	r2, [pc, #224]	@ (80017f8 <HAL_ADC_Start_DMA+0x1ac>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d10d      	bne.n	8001738 <HAL_ADC_Start_DMA+0xec>
 800171c:	4b35      	ldr	r3, [pc, #212]	@ (80017f4 <HAL_ADC_Start_DMA+0x1a8>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001724:	2b00      	cmp	r3, #0
 8001726:	d007      	beq.n	8001738 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001730:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001748:	f023 0206 	bic.w	r2, r3, #6
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001750:	e002      	b.n	8001758 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2200      	movs	r2, #0
 8001756:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	6a1b      	ldr	r3, [r3, #32]
 8001764:	4a25      	ldr	r2, [pc, #148]	@ (80017fc <HAL_ADC_Start_DMA+0x1b0>)
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	4a24      	ldr	r2, [pc, #144]	@ (8001800 <HAL_ADC_Start_DMA+0x1b4>)
 800176e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	4a23      	ldr	r2, [pc, #140]	@ (8001804 <HAL_ADC_Start_DMA+0x1b8>)
 8001776:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f06f 0202 	mvn.w	r2, #2
 8001780:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	689a      	ldr	r2, [r3, #8]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001790:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6a18      	ldr	r0, [r3, #32]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	334c      	adds	r3, #76	@ 0x4c
 800179c:	4619      	mov	r1, r3
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f000 ffe9 	bl	8002778 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80017b0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80017b4:	d108      	bne.n	80017c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80017c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80017c6:	e00f      	b.n	80017e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80017d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80017d8:	e006      	b.n	80017e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80017e2:	e001      	b.n	80017e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40012400 	.word	0x40012400
 80017f8:	40012800 	.word	0x40012800
 80017fc:	08001b67 	.word	0x08001b67
 8001800:	08001be3 	.word	0x08001be3
 8001804:	08001bff 	.word	0x08001bff

08001808 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr

0800182c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
	...

08001840 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001858:	2b01      	cmp	r3, #1
 800185a:	d101      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x20>
 800185c:	2302      	movs	r3, #2
 800185e:	e0dc      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1da>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b06      	cmp	r3, #6
 800186e:	d81c      	bhi.n	80018aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	3b05      	subs	r3, #5
 8001882:	221f      	movs	r2, #31
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	4019      	ands	r1, r3
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	3b05      	subs	r3, #5
 800189c:	fa00 f203 	lsl.w	r2, r0, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80018a8:	e03c      	b.n	8001924 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d81c      	bhi.n	80018ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	4613      	mov	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	3b23      	subs	r3, #35	@ 0x23
 80018c4:	221f      	movs	r2, #31
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	4019      	ands	r1, r3
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	6818      	ldr	r0, [r3, #0]
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	3b23      	subs	r3, #35	@ 0x23
 80018de:	fa00 f203 	lsl.w	r2, r0, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	430a      	orrs	r2, r1
 80018e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80018ea:	e01b      	b.n	8001924 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	3b41      	subs	r3, #65	@ 0x41
 80018fe:	221f      	movs	r2, #31
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	4019      	ands	r1, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	6818      	ldr	r0, [r3, #0]
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	3b41      	subs	r3, #65	@ 0x41
 8001918:	fa00 f203 	lsl.w	r2, r0, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	430a      	orrs	r2, r1
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b09      	cmp	r3, #9
 800192a:	d91c      	bls.n	8001966 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68d9      	ldr	r1, [r3, #12]
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	3b1e      	subs	r3, #30
 800193e:	2207      	movs	r2, #7
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	4019      	ands	r1, r3
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	6898      	ldr	r0, [r3, #8]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4613      	mov	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4413      	add	r3, r2
 8001956:	3b1e      	subs	r3, #30
 8001958:	fa00 f203 	lsl.w	r2, r0, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	e019      	b.n	800199a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6919      	ldr	r1, [r3, #16]
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4613      	mov	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4413      	add	r3, r2
 8001976:	2207      	movs	r2, #7
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	4019      	ands	r1, r3
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	6898      	ldr	r0, [r3, #8]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	fa00 f203 	lsl.w	r2, r0, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	430a      	orrs	r2, r1
 8001998:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2b10      	cmp	r3, #16
 80019a0:	d003      	beq.n	80019aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80019a6:	2b11      	cmp	r3, #17
 80019a8:	d132      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001a24 <HAL_ADC_ConfigChannel+0x1e4>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d125      	bne.n	8001a00 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d126      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80019d0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b10      	cmp	r3, #16
 80019d8:	d11a      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019da:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_ADC_ConfigChannel+0x1e8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a13      	ldr	r2, [pc, #76]	@ (8001a2c <HAL_ADC_ConfigChannel+0x1ec>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	0c9a      	lsrs	r2, r3, #18
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019f0:	e002      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f9      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x1b2>
 80019fe:	e007      	b.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	f043 0220 	orr.w	r2, r3, #32
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	40012400 	.word	0x40012400
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	431bde83 	.word	0x431bde83

08001a30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d040      	beq.n	8001ad0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 0201 	orr.w	r2, r2, #1
 8001a5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <ADC_Enable+0xac>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a1f      	ldr	r2, [pc, #124]	@ (8001ae0 <ADC_Enable+0xb0>)
 8001a64:	fba2 2303 	umull	r2, r3, r2, r3
 8001a68:	0c9b      	lsrs	r3, r3, #18
 8001a6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a6c:	e002      	b.n	8001a74 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f9      	bne.n	8001a6e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a7a:	f7ff fd05 	bl	8001488 <HAL_GetTick>
 8001a7e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a80:	e01f      	b.n	8001ac2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a82:	f7ff fd01 	bl	8001488 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d918      	bls.n	8001ac2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d011      	beq.n	8001ac2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa2:	f043 0210 	orr.w	r2, r3, #16
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aae:	f043 0201 	orr.w	r2, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e007      	b.n	8001ad2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d1d8      	bne.n	8001a82 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	431bde83 	.word	0x431bde83

08001ae4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d12e      	bne.n	8001b5c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 0201 	bic.w	r2, r2, #1
 8001b0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b0e:	f7ff fcbb 	bl	8001488 <HAL_GetTick>
 8001b12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b14:	e01b      	b.n	8001b4e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b16:	f7ff fcb7 	bl	8001488 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d914      	bls.n	8001b4e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d10d      	bne.n	8001b4e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b36:	f043 0210 	orr.w	r2, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b42:	f043 0201 	orr.w	r2, r3, #1
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e007      	b.n	8001b5e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d0dc      	beq.n	8001b16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b084      	sub	sp, #16
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d127      	bne.n	8001bd0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001b96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001b9a:	d115      	bne.n	8001bc8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d111      	bne.n	8001bc8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d105      	bne.n	8001bc8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc0:	f043 0201 	orr.w	r2, r3, #1
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bc8:	68f8      	ldr	r0, [r7, #12]
 8001bca:	f7ff fe1d 	bl	8001808 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001bce:	e004      	b.n	8001bda <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	4798      	blx	r3
}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f7ff fe12 	bl	800181a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bf6:	bf00      	nop
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b084      	sub	sp, #16
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1c:	f043 0204 	orr.w	r2, r3, #4
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f7ff fe01 	bl	800182c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b084      	sub	sp, #16
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e0ed      	b.n	8001e20 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d102      	bne.n	8001c56 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff f879 	bl	8000d48 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 0201 	orr.w	r2, r2, #1
 8001c64:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c66:	f7ff fc0f 	bl	8001488 <HAL_GetTick>
 8001c6a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c6c:	e012      	b.n	8001c94 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c6e:	f7ff fc0b 	bl	8001488 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b0a      	cmp	r3, #10
 8001c7a:	d90b      	bls.n	8001c94 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2205      	movs	r2, #5
 8001c8c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0c5      	b.n	8001e20 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0e5      	beq.n	8001c6e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f022 0202 	bic.w	r2, r2, #2
 8001cb0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cb2:	f7ff fbe9 	bl	8001488 <HAL_GetTick>
 8001cb6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cb8:	e012      	b.n	8001ce0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cba:	f7ff fbe5 	bl	8001488 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b0a      	cmp	r3, #10
 8001cc6:	d90b      	bls.n	8001ce0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ccc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2205      	movs	r2, #5
 8001cd8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e09f      	b.n	8001e20 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1e5      	bne.n	8001cba <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	7e1b      	ldrb	r3, [r3, #24]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d108      	bne.n	8001d08 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	e007      	b.n	8001d18 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7e5b      	ldrb	r3, [r3, #25]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d108      	bne.n	8001d32 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	e007      	b.n	8001d42 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	7e9b      	ldrb	r3, [r3, #26]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d108      	bne.n	8001d5c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f042 0220 	orr.w	r2, r2, #32
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	e007      	b.n	8001d6c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 0220 	bic.w	r2, r2, #32
 8001d6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	7edb      	ldrb	r3, [r3, #27]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d108      	bne.n	8001d86 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0210 	bic.w	r2, r2, #16
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	e007      	b.n	8001d96 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 0210 	orr.w	r2, r2, #16
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	7f1b      	ldrb	r3, [r3, #28]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d108      	bne.n	8001db0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0208 	orr.w	r2, r2, #8
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	e007      	b.n	8001dc0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0208 	bic.w	r2, r2, #8
 8001dbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	7f5b      	ldrb	r3, [r3, #29]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d108      	bne.n	8001dda <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0204 	orr.w	r2, r2, #4
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	e007      	b.n	8001dea <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 0204 	bic.w	r2, r2, #4
 8001de8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	431a      	orrs	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	ea42 0103 	orr.w	r1, r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	1e5a      	subs	r2, r3, #1
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d12e      	bne.n	8001e9a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0201 	bic.w	r2, r2, #1
 8001e52:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e54:	f7ff fb18 	bl	8001488 <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e5a:	e012      	b.n	8001e82 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e5c:	f7ff fb14 	bl	8001488 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b0a      	cmp	r3, #10
 8001e68:	d90b      	bls.n	8001e82 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2205      	movs	r2, #5
 8001e7a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e012      	b.n	8001ea8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1e5      	bne.n	8001e5c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	e006      	b.n	8001ea8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
  }
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b089      	sub	sp, #36	@ 0x24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
 8001ebc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ec4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ece:	7ffb      	ldrb	r3, [r7, #31]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d003      	beq.n	8001edc <HAL_CAN_AddTxMessage+0x2c>
 8001ed4:	7ffb      	ldrb	r3, [r7, #31]
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	f040 80ad 	bne.w	8002036 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10a      	bne.n	8001efc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d105      	bne.n	8001efc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8095 	beq.w	8002026 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	0e1b      	lsrs	r3, r3, #24
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001f06:	2201      	movs	r2, #1
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10d      	bne.n	8001f34 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001f22:	68f9      	ldr	r1, [r7, #12]
 8001f24:	6809      	ldr	r1, [r1, #0]
 8001f26:	431a      	orrs	r2, r3
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	3318      	adds	r3, #24
 8001f2c:	011b      	lsls	r3, r3, #4
 8001f2e:	440b      	add	r3, r1
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	e00f      	b.n	8001f54 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f3e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f44:	68f9      	ldr	r1, [r7, #12]
 8001f46:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001f48:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3318      	adds	r3, #24
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	440b      	add	r3, r1
 8001f52:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6819      	ldr	r1, [r3, #0]
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	691a      	ldr	r2, [r3, #16]
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	011b      	lsls	r3, r3, #4
 8001f62:	440b      	add	r3, r1
 8001f64:	3304      	adds	r3, #4
 8001f66:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	7d1b      	ldrb	r3, [r3, #20]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d111      	bne.n	8001f94 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	3318      	adds	r3, #24
 8001f78:	011b      	lsls	r3, r3, #4
 8001f7a:	4413      	add	r3, r2
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	6811      	ldr	r1, [r2, #0]
 8001f84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	3318      	adds	r3, #24
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	440b      	add	r3, r1
 8001f90:	3304      	adds	r3, #4
 8001f92:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3307      	adds	r3, #7
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	061a      	lsls	r2, r3, #24
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3306      	adds	r3, #6
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	041b      	lsls	r3, r3, #16
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3305      	adds	r3, #5
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	3204      	adds	r2, #4
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	6811      	ldr	r1, [r2, #0]
 8001fbc:	ea43 0200 	orr.w	r2, r3, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	440b      	add	r3, r1
 8001fc6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001fca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3303      	adds	r3, #3
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	061a      	lsls	r2, r3, #24
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3302      	adds	r3, #2
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	041b      	lsls	r3, r3, #16
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	7812      	ldrb	r2, [r2, #0]
 8001fec:	4610      	mov	r0, r2
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	6811      	ldr	r1, [r2, #0]
 8001ff2:	ea43 0200 	orr.w	r2, r3, r0
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002000:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	3318      	adds	r3, #24
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	4413      	add	r3, r2
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	6811      	ldr	r1, [r2, #0]
 8002014:	f043 0201 	orr.w	r2, r3, #1
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	3318      	adds	r3, #24
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	440b      	add	r3, r1
 8002020:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002022:	2300      	movs	r3, #0
 8002024:	e00e      	b.n	8002044 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e006      	b.n	8002044 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
  }
}
 8002044:	4618      	mov	r0, r3
 8002046:	3724      	adds	r7, #36	@ 0x24
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b08a      	sub	sp, #40	@ 0x28
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d07c      	beq.n	800218e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d023      	beq.n	80020e6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2201      	movs	r2, #1
 80020a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 f983 	bl	80023bc <HAL_CAN_TxMailbox0CompleteCallback>
 80020b6:	e016      	b.n	80020e6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d004      	beq.n	80020cc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ca:	e00c      	b.n	80020e6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d004      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80020d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020de:	e002      	b.n	80020e6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 f986 	bl	80023f2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d024      	beq.n	800213a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f962 	bl	80023ce <HAL_CAN_TxMailbox1CompleteCallback>
 800210a:	e016      	b.n	800213a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002112:	2b00      	cmp	r3, #0
 8002114:	d004      	beq.n	8002120 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
 800211e:	e00c      	b.n	800213a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002126:	2b00      	cmp	r3, #0
 8002128:	d004      	beq.n	8002134 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002130:	627b      	str	r3, [r7, #36]	@ 0x24
 8002132:	e002      	b.n	800213a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f965 	bl	8002404 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d024      	beq.n	800218e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800214c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f941 	bl	80023e0 <HAL_CAN_TxMailbox2CompleteCallback>
 800215e:	e016      	b.n	800218e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d004      	beq.n	8002174 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
 8002172:	e00c      	b.n	800218e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d004      	beq.n	8002188 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
 8002186:	e002      	b.n	800218e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f944 	bl	8002416 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00c      	beq.n	80021b2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d007      	beq.n	80021b2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2210      	movs	r2, #16
 80021b0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80021b2:	6a3b      	ldr	r3, [r7, #32]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00b      	beq.n	80021d4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2208      	movs	r2, #8
 80021cc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f933 	bl	800243a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80021d4:	6a3b      	ldr	r3, [r7, #32]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d009      	beq.n	80021f2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f003 0303 	and.w	r3, r3, #3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d002      	beq.n	80021f2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 f91b 	bl	8002428 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00c      	beq.n	8002216 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002208:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2210      	movs	r2, #16
 8002214:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	f003 0320 	and.w	r3, r3, #32
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00b      	beq.n	8002238 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	2b00      	cmp	r3, #0
 8002228:	d006      	beq.n	8002238 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2208      	movs	r2, #8
 8002230:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f913 	bl	800245e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	2b00      	cmp	r3, #0
 8002240:	d009      	beq.n	8002256 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 f8fb 	bl	800244c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d00b      	beq.n	8002278 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	2b00      	cmp	r3, #0
 8002268:	d006      	beq.n	8002278 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2210      	movs	r2, #16
 8002270:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 f8fc 	bl	8002470 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002278:	6a3b      	ldr	r3, [r7, #32]
 800227a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00b      	beq.n	800229a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	f003 0308 	and.w	r3, r3, #8
 8002288:	2b00      	cmp	r3, #0
 800228a:	d006      	beq.n	800229a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2208      	movs	r2, #8
 8002292:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f8f4 	bl	8002482 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800229a:	6a3b      	ldr	r3, [r7, #32]
 800229c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d07b      	beq.n	800239c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f003 0304 	and.w	r3, r3, #4
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d072      	beq.n	8002394 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d008      	beq.n	80022ca <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80022c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c4:	f043 0301 	orr.w	r3, r3, #1
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d008      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d003      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	f043 0304 	orr.w	r3, r3, #4
 8002300:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002308:	2b00      	cmp	r3, #0
 800230a:	d043      	beq.n	8002394 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002312:	2b00      	cmp	r3, #0
 8002314:	d03e      	beq.n	8002394 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800231c:	2b60      	cmp	r3, #96	@ 0x60
 800231e:	d02b      	beq.n	8002378 <HAL_CAN_IRQHandler+0x32a>
 8002320:	2b60      	cmp	r3, #96	@ 0x60
 8002322:	d82e      	bhi.n	8002382 <HAL_CAN_IRQHandler+0x334>
 8002324:	2b50      	cmp	r3, #80	@ 0x50
 8002326:	d022      	beq.n	800236e <HAL_CAN_IRQHandler+0x320>
 8002328:	2b50      	cmp	r3, #80	@ 0x50
 800232a:	d82a      	bhi.n	8002382 <HAL_CAN_IRQHandler+0x334>
 800232c:	2b40      	cmp	r3, #64	@ 0x40
 800232e:	d019      	beq.n	8002364 <HAL_CAN_IRQHandler+0x316>
 8002330:	2b40      	cmp	r3, #64	@ 0x40
 8002332:	d826      	bhi.n	8002382 <HAL_CAN_IRQHandler+0x334>
 8002334:	2b30      	cmp	r3, #48	@ 0x30
 8002336:	d010      	beq.n	800235a <HAL_CAN_IRQHandler+0x30c>
 8002338:	2b30      	cmp	r3, #48	@ 0x30
 800233a:	d822      	bhi.n	8002382 <HAL_CAN_IRQHandler+0x334>
 800233c:	2b10      	cmp	r3, #16
 800233e:	d002      	beq.n	8002346 <HAL_CAN_IRQHandler+0x2f8>
 8002340:	2b20      	cmp	r3, #32
 8002342:	d005      	beq.n	8002350 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002344:	e01d      	b.n	8002382 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002348:	f043 0308 	orr.w	r3, r3, #8
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800234e:	e019      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002352:	f043 0310 	orr.w	r3, r3, #16
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002358:	e014      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	f043 0320 	orr.w	r3, r3, #32
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002362:	e00f      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800236a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800236c:	e00a      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002374:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002376:	e005      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002380:	e000      	b.n	8002384 <HAL_CAN_IRQHandler+0x336>
            break;
 8002382:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699a      	ldr	r2, [r3, #24]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002392:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2204      	movs	r2, #4
 800239a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	431a      	orrs	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f870 	bl	8002494 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80023b4:	bf00      	nop
 80023b6:	3728      	adds	r7, #40	@ 0x28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr

08002416 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr

08002428 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr

0800243a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr

08002482 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr

08002494 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr
	...

080024a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b8:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024da:	4a04      	ldr	r2, [pc, #16]	@ (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f4:	4b04      	ldr	r3, [pc, #16]	@ (8002508 <__NVIC_GetPriorityGrouping+0x18>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	f003 0307 	and.w	r3, r3, #7
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	2b00      	cmp	r3, #0
 800251c:	db0b      	blt.n	8002536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	f003 021f 	and.w	r2, r3, #31
 8002524:	4906      	ldr	r1, [pc, #24]	@ (8002540 <__NVIC_EnableIRQ+0x34>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2001      	movs	r0, #1
 800252e:	fa00 f202 	lsl.w	r2, r0, r2
 8002532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100

08002544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002554:	2b00      	cmp	r3, #0
 8002556:	db0a      	blt.n	800256e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	b2da      	uxtb	r2, r3
 800255c:	490c      	ldr	r1, [pc, #48]	@ (8002590 <__NVIC_SetPriority+0x4c>)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	0112      	lsls	r2, r2, #4
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	440b      	add	r3, r1
 8002568:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800256c:	e00a      	b.n	8002584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	4908      	ldr	r1, [pc, #32]	@ (8002594 <__NVIC_SetPriority+0x50>)
 8002574:	79fb      	ldrb	r3, [r7, #7]
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	3b04      	subs	r3, #4
 800257c:	0112      	lsls	r2, r2, #4
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	440b      	add	r3, r1
 8002582:	761a      	strb	r2, [r3, #24]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000e100 	.word	0xe000e100
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002598:	b480      	push	{r7}
 800259a:	b089      	sub	sp, #36	@ 0x24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	f1c3 0307 	rsb	r3, r3, #7
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	bf28      	it	cs
 80025b6:	2304      	movcs	r3, #4
 80025b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3304      	adds	r3, #4
 80025be:	2b06      	cmp	r3, #6
 80025c0:	d902      	bls.n	80025c8 <NVIC_EncodePriority+0x30>
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	3b03      	subs	r3, #3
 80025c6:	e000      	b.n	80025ca <NVIC_EncodePriority+0x32>
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025cc:	f04f 32ff 	mov.w	r2, #4294967295
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43da      	mvns	r2, r3
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	401a      	ands	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e0:	f04f 31ff 	mov.w	r1, #4294967295
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ea:	43d9      	mvns	r1, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	4313      	orrs	r3, r2
         );
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3724      	adds	r7, #36	@ 0x24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3b01      	subs	r3, #1
 8002608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800260c:	d301      	bcc.n	8002612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800260e:	2301      	movs	r3, #1
 8002610:	e00f      	b.n	8002632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002612:	4a0a      	ldr	r2, [pc, #40]	@ (800263c <SysTick_Config+0x40>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3b01      	subs	r3, #1
 8002618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800261a:	210f      	movs	r1, #15
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	f7ff ff90 	bl	8002544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002624:	4b05      	ldr	r3, [pc, #20]	@ (800263c <SysTick_Config+0x40>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800262a:	4b04      	ldr	r3, [pc, #16]	@ (800263c <SysTick_Config+0x40>)
 800262c:	2207      	movs	r2, #7
 800262e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	e000e010 	.word	0xe000e010

08002640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7ff ff2d 	bl	80024a8 <__NVIC_SetPriorityGrouping>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002668:	f7ff ff42 	bl	80024f0 <__NVIC_GetPriorityGrouping>
 800266c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6978      	ldr	r0, [r7, #20]
 8002674:	f7ff ff90 	bl	8002598 <NVIC_EncodePriority>
 8002678:	4602      	mov	r2, r0
 800267a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff5f 	bl	8002544 <__NVIC_SetPriority>
}
 8002686:	bf00      	nop
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff ff35 	bl	800250c <__NVIC_EnableIRQ>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ffa2 	bl	80025fc <SysTick_Config>
 80026b8:	4603      	mov	r3, r0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e043      	b.n	8002762 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	4b22      	ldr	r3, [pc, #136]	@ (800276c <HAL_DMA_Init+0xa8>)
 80026e2:	4413      	add	r3, r2
 80026e4:	4a22      	ldr	r2, [pc, #136]	@ (8002770 <HAL_DMA_Init+0xac>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	091b      	lsrs	r3, r3, #4
 80026ec:	009a      	lsls	r2, r3, #2
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002774 <HAL_DMA_Init+0xb0>)
 80026f6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800270e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002712:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800271c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002728:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002734:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	4313      	orrs	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	bffdfff8 	.word	0xbffdfff8
 8002770:	cccccccd 	.word	0xcccccccd
 8002774:	40020000 	.word	0x40020000

08002778 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
 8002784:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002786:	2300      	movs	r3, #0
 8002788:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_DMA_Start_IT+0x20>
 8002794:	2302      	movs	r3, #2
 8002796:	e04b      	b.n	8002830 <HAL_DMA_Start_IT+0xb8>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d13a      	bne.n	8002822 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2202      	movs	r2, #2
 80027b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	68b9      	ldr	r1, [r7, #8]
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 f937 	bl	8002a44 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d008      	beq.n	80027f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 020e 	orr.w	r2, r2, #14
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	e00f      	b.n	8002810 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 0204 	bic.w	r2, r2, #4
 80027fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f042 020a 	orr.w	r2, r2, #10
 800280e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	e005      	b.n	800282e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800282a:	2302      	movs	r3, #2
 800282c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800282e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	2204      	movs	r2, #4
 8002856:	409a      	lsls	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4013      	ands	r3, r2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d04f      	beq.n	8002900 <HAL_DMA_IRQHandler+0xc8>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b00      	cmp	r3, #0
 8002868:	d04a      	beq.n	8002900 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0320 	and.w	r3, r3, #32
 8002874:	2b00      	cmp	r3, #0
 8002876:	d107      	bne.n	8002888 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0204 	bic.w	r2, r2, #4
 8002886:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a66      	ldr	r2, [pc, #408]	@ (8002a28 <HAL_DMA_IRQHandler+0x1f0>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d029      	beq.n	80028e6 <HAL_DMA_IRQHandler+0xae>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a65      	ldr	r2, [pc, #404]	@ (8002a2c <HAL_DMA_IRQHandler+0x1f4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d022      	beq.n	80028e2 <HAL_DMA_IRQHandler+0xaa>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a63      	ldr	r2, [pc, #396]	@ (8002a30 <HAL_DMA_IRQHandler+0x1f8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d01a      	beq.n	80028dc <HAL_DMA_IRQHandler+0xa4>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a62      	ldr	r2, [pc, #392]	@ (8002a34 <HAL_DMA_IRQHandler+0x1fc>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d012      	beq.n	80028d6 <HAL_DMA_IRQHandler+0x9e>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a60      	ldr	r2, [pc, #384]	@ (8002a38 <HAL_DMA_IRQHandler+0x200>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00a      	beq.n	80028d0 <HAL_DMA_IRQHandler+0x98>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a5f      	ldr	r2, [pc, #380]	@ (8002a3c <HAL_DMA_IRQHandler+0x204>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d102      	bne.n	80028ca <HAL_DMA_IRQHandler+0x92>
 80028c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80028c8:	e00e      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028ca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80028ce:	e00b      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028d0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80028d4:	e008      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028da:	e005      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028e0:	e002      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028e2:	2340      	movs	r3, #64	@ 0x40
 80028e4:	e000      	b.n	80028e8 <HAL_DMA_IRQHandler+0xb0>
 80028e6:	2304      	movs	r3, #4
 80028e8:	4a55      	ldr	r2, [pc, #340]	@ (8002a40 <HAL_DMA_IRQHandler+0x208>)
 80028ea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 8094 	beq.w	8002a1e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80028fe:	e08e      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002904:	2202      	movs	r2, #2
 8002906:	409a      	lsls	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d056      	beq.n	80029be <HAL_DMA_IRQHandler+0x186>
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d051      	beq.n	80029be <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0320 	and.w	r3, r3, #32
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10b      	bne.n	8002940 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 020a 	bic.w	r2, r2, #10
 8002936:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a38      	ldr	r2, [pc, #224]	@ (8002a28 <HAL_DMA_IRQHandler+0x1f0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d029      	beq.n	800299e <HAL_DMA_IRQHandler+0x166>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a37      	ldr	r2, [pc, #220]	@ (8002a2c <HAL_DMA_IRQHandler+0x1f4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d022      	beq.n	800299a <HAL_DMA_IRQHandler+0x162>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a35      	ldr	r2, [pc, #212]	@ (8002a30 <HAL_DMA_IRQHandler+0x1f8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d01a      	beq.n	8002994 <HAL_DMA_IRQHandler+0x15c>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a34      	ldr	r2, [pc, #208]	@ (8002a34 <HAL_DMA_IRQHandler+0x1fc>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d012      	beq.n	800298e <HAL_DMA_IRQHandler+0x156>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a32      	ldr	r2, [pc, #200]	@ (8002a38 <HAL_DMA_IRQHandler+0x200>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d00a      	beq.n	8002988 <HAL_DMA_IRQHandler+0x150>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a31      	ldr	r2, [pc, #196]	@ (8002a3c <HAL_DMA_IRQHandler+0x204>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d102      	bne.n	8002982 <HAL_DMA_IRQHandler+0x14a>
 800297c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002980:	e00e      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 8002982:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002986:	e00b      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 8002988:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800298c:	e008      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 800298e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002992:	e005      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 8002994:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002998:	e002      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 800299a:	2320      	movs	r3, #32
 800299c:	e000      	b.n	80029a0 <HAL_DMA_IRQHandler+0x168>
 800299e:	2302      	movs	r3, #2
 80029a0:	4a27      	ldr	r2, [pc, #156]	@ (8002a40 <HAL_DMA_IRQHandler+0x208>)
 80029a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d034      	beq.n	8002a1e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029bc:	e02f      	b.n	8002a1e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	2208      	movs	r2, #8
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d028      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x1e8>
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f003 0308 	and.w	r3, r3, #8
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d023      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 020e 	bic.w	r2, r2, #14
 80029e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f0:	2101      	movs	r1, #1
 80029f2:	fa01 f202 	lsl.w	r2, r1, r2
 80029f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d004      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	4798      	blx	r3
    }
  }
  return;
 8002a1e:	bf00      	nop
 8002a20:	bf00      	nop
}
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40020008 	.word	0x40020008
 8002a2c:	4002001c 	.word	0x4002001c
 8002a30:	40020030 	.word	0x40020030
 8002a34:	40020044 	.word	0x40020044
 8002a38:	40020058 	.word	0x40020058
 8002a3c:	4002006c 	.word	0x4002006c
 8002a40:	40020000 	.word	0x40020000

08002a44 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
 8002a50:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b10      	cmp	r3, #16
 8002a70:	d108      	bne.n	8002a84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a82:	e007      	b.n	8002a94 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	60da      	str	r2, [r3, #12]
}
 8002a94:	bf00      	nop
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
	...

08002aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b08b      	sub	sp, #44	@ 0x2c
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ab2:	e169      	b.n	8002d88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	69fa      	ldr	r2, [r7, #28]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	f040 8158 	bne.w	8002d82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4a9a      	ldr	r2, [pc, #616]	@ (8002d40 <HAL_GPIO_Init+0x2a0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d05e      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
 8002adc:	4a98      	ldr	r2, [pc, #608]	@ (8002d40 <HAL_GPIO_Init+0x2a0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d875      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002ae2:	4a98      	ldr	r2, [pc, #608]	@ (8002d44 <HAL_GPIO_Init+0x2a4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d058      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
 8002ae8:	4a96      	ldr	r2, [pc, #600]	@ (8002d44 <HAL_GPIO_Init+0x2a4>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d86f      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002aee:	4a96      	ldr	r2, [pc, #600]	@ (8002d48 <HAL_GPIO_Init+0x2a8>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d052      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
 8002af4:	4a94      	ldr	r2, [pc, #592]	@ (8002d48 <HAL_GPIO_Init+0x2a8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d869      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002afa:	4a94      	ldr	r2, [pc, #592]	@ (8002d4c <HAL_GPIO_Init+0x2ac>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d04c      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
 8002b00:	4a92      	ldr	r2, [pc, #584]	@ (8002d4c <HAL_GPIO_Init+0x2ac>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d863      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002b06:	4a92      	ldr	r2, [pc, #584]	@ (8002d50 <HAL_GPIO_Init+0x2b0>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d046      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
 8002b0c:	4a90      	ldr	r2, [pc, #576]	@ (8002d50 <HAL_GPIO_Init+0x2b0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d85d      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002b12:	2b12      	cmp	r3, #18
 8002b14:	d82a      	bhi.n	8002b6c <HAL_GPIO_Init+0xcc>
 8002b16:	2b12      	cmp	r3, #18
 8002b18:	d859      	bhi.n	8002bce <HAL_GPIO_Init+0x12e>
 8002b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b20 <HAL_GPIO_Init+0x80>)
 8002b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b20:	08002b9b 	.word	0x08002b9b
 8002b24:	08002b75 	.word	0x08002b75
 8002b28:	08002b87 	.word	0x08002b87
 8002b2c:	08002bc9 	.word	0x08002bc9
 8002b30:	08002bcf 	.word	0x08002bcf
 8002b34:	08002bcf 	.word	0x08002bcf
 8002b38:	08002bcf 	.word	0x08002bcf
 8002b3c:	08002bcf 	.word	0x08002bcf
 8002b40:	08002bcf 	.word	0x08002bcf
 8002b44:	08002bcf 	.word	0x08002bcf
 8002b48:	08002bcf 	.word	0x08002bcf
 8002b4c:	08002bcf 	.word	0x08002bcf
 8002b50:	08002bcf 	.word	0x08002bcf
 8002b54:	08002bcf 	.word	0x08002bcf
 8002b58:	08002bcf 	.word	0x08002bcf
 8002b5c:	08002bcf 	.word	0x08002bcf
 8002b60:	08002bcf 	.word	0x08002bcf
 8002b64:	08002b7d 	.word	0x08002b7d
 8002b68:	08002b91 	.word	0x08002b91
 8002b6c:	4a79      	ldr	r2, [pc, #484]	@ (8002d54 <HAL_GPIO_Init+0x2b4>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d013      	beq.n	8002b9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b72:	e02c      	b.n	8002bce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	623b      	str	r3, [r7, #32]
          break;
 8002b7a:	e029      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	3304      	adds	r3, #4
 8002b82:	623b      	str	r3, [r7, #32]
          break;
 8002b84:	e024      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	3308      	adds	r3, #8
 8002b8c:	623b      	str	r3, [r7, #32]
          break;
 8002b8e:	e01f      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	330c      	adds	r3, #12
 8002b96:	623b      	str	r3, [r7, #32]
          break;
 8002b98:	e01a      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d102      	bne.n	8002ba8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ba2:	2304      	movs	r3, #4
 8002ba4:	623b      	str	r3, [r7, #32]
          break;
 8002ba6:	e013      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d105      	bne.n	8002bbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bb0:	2308      	movs	r3, #8
 8002bb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	69fa      	ldr	r2, [r7, #28]
 8002bb8:	611a      	str	r2, [r3, #16]
          break;
 8002bba:	e009      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bbc:	2308      	movs	r3, #8
 8002bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	69fa      	ldr	r2, [r7, #28]
 8002bc4:	615a      	str	r2, [r3, #20]
          break;
 8002bc6:	e003      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	623b      	str	r3, [r7, #32]
          break;
 8002bcc:	e000      	b.n	8002bd0 <HAL_GPIO_Init+0x130>
          break;
 8002bce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	2bff      	cmp	r3, #255	@ 0xff
 8002bd4:	d801      	bhi.n	8002bda <HAL_GPIO_Init+0x13a>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	e001      	b.n	8002bde <HAL_GPIO_Init+0x13e>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3304      	adds	r3, #4
 8002bde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	2bff      	cmp	r3, #255	@ 0xff
 8002be4:	d802      	bhi.n	8002bec <HAL_GPIO_Init+0x14c>
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	e002      	b.n	8002bf2 <HAL_GPIO_Init+0x152>
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	3b08      	subs	r3, #8
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	210f      	movs	r1, #15
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	401a      	ands	r2, r3
 8002c04:	6a39      	ldr	r1, [r7, #32]
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 80b1 	beq.w	8002d82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c20:	4b4d      	ldr	r3, [pc, #308]	@ (8002d58 <HAL_GPIO_Init+0x2b8>)
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	4a4c      	ldr	r2, [pc, #304]	@ (8002d58 <HAL_GPIO_Init+0x2b8>)
 8002c26:	f043 0301 	orr.w	r3, r3, #1
 8002c2a:	6193      	str	r3, [r2, #24]
 8002c2c:	4b4a      	ldr	r3, [pc, #296]	@ (8002d58 <HAL_GPIO_Init+0x2b8>)
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c38:	4a48      	ldr	r2, [pc, #288]	@ (8002d5c <HAL_GPIO_Init+0x2bc>)
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3c:	089b      	lsrs	r3, r3, #2
 8002c3e:	3302      	adds	r3, #2
 8002c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	220f      	movs	r2, #15
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a40      	ldr	r2, [pc, #256]	@ (8002d60 <HAL_GPIO_Init+0x2c0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d013      	beq.n	8002c8c <HAL_GPIO_Init+0x1ec>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a3f      	ldr	r2, [pc, #252]	@ (8002d64 <HAL_GPIO_Init+0x2c4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d00d      	beq.n	8002c88 <HAL_GPIO_Init+0x1e8>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d68 <HAL_GPIO_Init+0x2c8>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d007      	beq.n	8002c84 <HAL_GPIO_Init+0x1e4>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a3d      	ldr	r2, [pc, #244]	@ (8002d6c <HAL_GPIO_Init+0x2cc>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d101      	bne.n	8002c80 <HAL_GPIO_Init+0x1e0>
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e006      	b.n	8002c8e <HAL_GPIO_Init+0x1ee>
 8002c80:	2304      	movs	r3, #4
 8002c82:	e004      	b.n	8002c8e <HAL_GPIO_Init+0x1ee>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e002      	b.n	8002c8e <HAL_GPIO_Init+0x1ee>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <HAL_GPIO_Init+0x1ee>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c90:	f002 0203 	and.w	r2, r2, #3
 8002c94:	0092      	lsls	r2, r2, #2
 8002c96:	4093      	lsls	r3, r2
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c9e:	492f      	ldr	r1, [pc, #188]	@ (8002d5c <HAL_GPIO_Init+0x2bc>)
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	089b      	lsrs	r3, r3, #2
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d006      	beq.n	8002cc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	492c      	ldr	r1, [pc, #176]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	608b      	str	r3, [r1, #8]
 8002cc4:	e006      	b.n	8002cd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cc8:	689a      	ldr	r2, [r3, #8]
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	4928      	ldr	r1, [pc, #160]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ce0:	4b23      	ldr	r3, [pc, #140]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	4922      	ldr	r1, [pc, #136]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60cb      	str	r3, [r1, #12]
 8002cec:	e006      	b.n	8002cfc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cee:	4b20      	ldr	r3, [pc, #128]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	491e      	ldr	r1, [pc, #120]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d006      	beq.n	8002d16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d08:	4b19      	ldr	r3, [pc, #100]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	4918      	ldr	r1, [pc, #96]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]
 8002d14:	e006      	b.n	8002d24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d16:	4b16      	ldr	r3, [pc, #88]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	4914      	ldr	r1, [pc, #80]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d021      	beq.n	8002d74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d30:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	490e      	ldr	r1, [pc, #56]	@ (8002d70 <HAL_GPIO_Init+0x2d0>)
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	600b      	str	r3, [r1, #0]
 8002d3c:	e021      	b.n	8002d82 <HAL_GPIO_Init+0x2e2>
 8002d3e:	bf00      	nop
 8002d40:	10320000 	.word	0x10320000
 8002d44:	10310000 	.word	0x10310000
 8002d48:	10220000 	.word	0x10220000
 8002d4c:	10210000 	.word	0x10210000
 8002d50:	10120000 	.word	0x10120000
 8002d54:	10110000 	.word	0x10110000
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40010000 	.word	0x40010000
 8002d60:	40010800 	.word	0x40010800
 8002d64:	40010c00 	.word	0x40010c00
 8002d68:	40011000 	.word	0x40011000
 8002d6c:	40011400 	.word	0x40011400
 8002d70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d74:	4b0b      	ldr	r3, [pc, #44]	@ (8002da4 <HAL_GPIO_Init+0x304>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	4909      	ldr	r1, [pc, #36]	@ (8002da4 <HAL_GPIO_Init+0x304>)
 8002d7e:	4013      	ands	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d84:	3301      	adds	r3, #1
 8002d86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f47f ae8e 	bne.w	8002ab4 <HAL_GPIO_Init+0x14>
  }
}
 8002d98:	bf00      	nop
 8002d9a:	bf00      	nop
 8002d9c:	372c      	adds	r7, #44	@ 0x2c
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr
 8002da4:	40010400 	.word	0x40010400

08002da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	807b      	strh	r3, [r7, #2]
 8002db4:	4613      	mov	r3, r2
 8002db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002db8:	787b      	ldrb	r3, [r7, #1]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dbe:	887a      	ldrh	r2, [r7, #2]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dc4:	e003      	b.n	8002dce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dc6:	887b      	ldrh	r3, [r7, #2]
 8002dc8:	041a      	lsls	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	611a      	str	r2, [r3, #16]
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002dea:	887a      	ldrh	r2, [r7, #2]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4013      	ands	r3, r2
 8002df0:	041a      	lsls	r2, r3, #16
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	43d9      	mvns	r1, r3
 8002df6:	887b      	ldrh	r3, [r7, #2]
 8002df8:	400b      	ands	r3, r1
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	611a      	str	r2, [r3, #16]
}
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr
	...

08002e0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e16:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	88fb      	ldrh	r3, [r7, #6]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d006      	beq.n	8002e30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e22:	4a05      	ldr	r2, [pc, #20]	@ (8002e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e24:	88fb      	ldrh	r3, [r7, #6]
 8002e26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f001 fcd8 	bl	80047e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40010400 	.word	0x40010400

08002e3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e272      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 8087 	beq.w	8002f6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e5c:	4b92      	ldr	r3, [pc, #584]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 030c 	and.w	r3, r3, #12
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d00c      	beq.n	8002e82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e68:	4b8f      	ldr	r3, [pc, #572]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 030c 	and.w	r3, r3, #12
 8002e70:	2b08      	cmp	r3, #8
 8002e72:	d112      	bne.n	8002e9a <HAL_RCC_OscConfig+0x5e>
 8002e74:	4b8c      	ldr	r3, [pc, #560]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e80:	d10b      	bne.n	8002e9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e82:	4b89      	ldr	r3, [pc, #548]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d06c      	beq.n	8002f68 <HAL_RCC_OscConfig+0x12c>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d168      	bne.n	8002f68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e24c      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ea2:	d106      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x76>
 8002ea4:	4b80      	ldr	r3, [pc, #512]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a7f      	ldr	r2, [pc, #508]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	e02e      	b.n	8002f10 <HAL_RCC_OscConfig+0xd4>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10c      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x98>
 8002eba:	4b7b      	ldr	r3, [pc, #492]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a7a      	ldr	r2, [pc, #488]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ec0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	4b78      	ldr	r3, [pc, #480]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a77      	ldr	r2, [pc, #476]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ecc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	e01d      	b.n	8002f10 <HAL_RCC_OscConfig+0xd4>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002edc:	d10c      	bne.n	8002ef8 <HAL_RCC_OscConfig+0xbc>
 8002ede:	4b72      	ldr	r3, [pc, #456]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a71      	ldr	r2, [pc, #452]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	4b6f      	ldr	r3, [pc, #444]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a6e      	ldr	r2, [pc, #440]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	e00b      	b.n	8002f10 <HAL_RCC_OscConfig+0xd4>
 8002ef8:	4b6b      	ldr	r3, [pc, #428]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a6a      	ldr	r2, [pc, #424]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	4b68      	ldr	r3, [pc, #416]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a67      	ldr	r2, [pc, #412]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d013      	beq.n	8002f40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f18:	f7fe fab6 	bl	8001488 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f20:	f7fe fab2 	bl	8001488 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b64      	cmp	r3, #100	@ 0x64
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e200      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	4b5d      	ldr	r3, [pc, #372]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0xe4>
 8002f3e:	e014      	b.n	8002f6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f40:	f7fe faa2 	bl	8001488 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f48:	f7fe fa9e 	bl	8001488 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b64      	cmp	r3, #100	@ 0x64
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e1ec      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	4b53      	ldr	r3, [pc, #332]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x10c>
 8002f66:	e000      	b.n	8002f6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d063      	beq.n	800303e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f76:	4b4c      	ldr	r3, [pc, #304]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00b      	beq.n	8002f9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f82:	4b49      	ldr	r3, [pc, #292]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d11c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x18c>
 8002f8e:	4b46      	ldr	r3, [pc, #280]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d116      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9a:	4b43      	ldr	r3, [pc, #268]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x176>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d001      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e1c0      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb2:	4b3d      	ldr	r3, [pc, #244]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4939      	ldr	r1, [pc, #228]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc6:	e03a      	b.n	800303e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d020      	beq.n	8003012 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd0:	4b36      	ldr	r3, [pc, #216]	@ (80030ac <HAL_RCC_OscConfig+0x270>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd6:	f7fe fa57 	bl	8001488 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fde:	f7fe fa53 	bl	8001488 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e1a1      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0f0      	beq.n	8002fde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4927      	ldr	r1, [pc, #156]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 800300c:	4313      	orrs	r3, r2
 800300e:	600b      	str	r3, [r1, #0]
 8003010:	e015      	b.n	800303e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003012:	4b26      	ldr	r3, [pc, #152]	@ (80030ac <HAL_RCC_OscConfig+0x270>)
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7fe fa36 	bl	8001488 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003020:	f7fe fa32 	bl	8001488 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e180      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003032:	4b1d      	ldr	r3, [pc, #116]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d03a      	beq.n	80030c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d019      	beq.n	8003086 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003052:	4b17      	ldr	r3, [pc, #92]	@ (80030b0 <HAL_RCC_OscConfig+0x274>)
 8003054:	2201      	movs	r2, #1
 8003056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003058:	f7fe fa16 	bl	8001488 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003060:	f7fe fa12 	bl	8001488 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e160      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003072:	4b0d      	ldr	r3, [pc, #52]	@ (80030a8 <HAL_RCC_OscConfig+0x26c>)
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0f0      	beq.n	8003060 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800307e:	2001      	movs	r0, #1
 8003080:	f000 fa9c 	bl	80035bc <RCC_Delay>
 8003084:	e01c      	b.n	80030c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003086:	4b0a      	ldr	r3, [pc, #40]	@ (80030b0 <HAL_RCC_OscConfig+0x274>)
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308c:	f7fe f9fc 	bl	8001488 <HAL_GetTick>
 8003090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003092:	e00f      	b.n	80030b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003094:	f7fe f9f8 	bl	8001488 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d908      	bls.n	80030b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e146      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
 80030a6:	bf00      	nop
 80030a8:	40021000 	.word	0x40021000
 80030ac:	42420000 	.word	0x42420000
 80030b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b4:	4b92      	ldr	r3, [pc, #584]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80030b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1e9      	bne.n	8003094 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 80a6 	beq.w	800321a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ce:	2300      	movs	r3, #0
 80030d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d2:	4b8b      	ldr	r3, [pc, #556]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10d      	bne.n	80030fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030de:	4b88      	ldr	r3, [pc, #544]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	4a87      	ldr	r2, [pc, #540]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030e8:	61d3      	str	r3, [r2, #28]
 80030ea:	4b85      	ldr	r3, [pc, #532]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f6:	2301      	movs	r3, #1
 80030f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fa:	4b82      	ldr	r3, [pc, #520]	@ (8003304 <HAL_RCC_OscConfig+0x4c8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d118      	bne.n	8003138 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003106:	4b7f      	ldr	r3, [pc, #508]	@ (8003304 <HAL_RCC_OscConfig+0x4c8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a7e      	ldr	r2, [pc, #504]	@ (8003304 <HAL_RCC_OscConfig+0x4c8>)
 800310c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003112:	f7fe f9b9 	bl	8001488 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800311a:	f7fe f9b5 	bl	8001488 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b64      	cmp	r3, #100	@ 0x64
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e103      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312c:	4b75      	ldr	r3, [pc, #468]	@ (8003304 <HAL_RCC_OscConfig+0x4c8>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f0      	beq.n	800311a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d106      	bne.n	800314e <HAL_RCC_OscConfig+0x312>
 8003140:	4b6f      	ldr	r3, [pc, #444]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	4a6e      	ldr	r2, [pc, #440]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003146:	f043 0301 	orr.w	r3, r3, #1
 800314a:	6213      	str	r3, [r2, #32]
 800314c:	e02d      	b.n	80031aa <HAL_RCC_OscConfig+0x36e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10c      	bne.n	8003170 <HAL_RCC_OscConfig+0x334>
 8003156:	4b6a      	ldr	r3, [pc, #424]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	4a69      	ldr	r2, [pc, #420]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800315c:	f023 0301 	bic.w	r3, r3, #1
 8003160:	6213      	str	r3, [r2, #32]
 8003162:	4b67      	ldr	r3, [pc, #412]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	4a66      	ldr	r2, [pc, #408]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	f023 0304 	bic.w	r3, r3, #4
 800316c:	6213      	str	r3, [r2, #32]
 800316e:	e01c      	b.n	80031aa <HAL_RCC_OscConfig+0x36e>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b05      	cmp	r3, #5
 8003176:	d10c      	bne.n	8003192 <HAL_RCC_OscConfig+0x356>
 8003178:	4b61      	ldr	r3, [pc, #388]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	4a60      	ldr	r2, [pc, #384]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800317e:	f043 0304 	orr.w	r3, r3, #4
 8003182:	6213      	str	r3, [r2, #32]
 8003184:	4b5e      	ldr	r3, [pc, #376]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	4a5d      	ldr	r2, [pc, #372]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6213      	str	r3, [r2, #32]
 8003190:	e00b      	b.n	80031aa <HAL_RCC_OscConfig+0x36e>
 8003192:	4b5b      	ldr	r3, [pc, #364]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	4a5a      	ldr	r2, [pc, #360]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003198:	f023 0301 	bic.w	r3, r3, #1
 800319c:	6213      	str	r3, [r2, #32]
 800319e:	4b58      	ldr	r3, [pc, #352]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	4a57      	ldr	r2, [pc, #348]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	f023 0304 	bic.w	r3, r3, #4
 80031a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d015      	beq.n	80031de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b2:	f7fe f969 	bl	8001488 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ba:	f7fe f965 	bl	8001488 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e0b1      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0ee      	beq.n	80031ba <HAL_RCC_OscConfig+0x37e>
 80031dc:	e014      	b.n	8003208 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031de:	f7fe f953 	bl	8001488 <HAL_GetTick>
 80031e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e4:	e00a      	b.n	80031fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e6:	f7fe f94f 	bl	8001488 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e09b      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fc:	4b40      	ldr	r3, [pc, #256]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1ee      	bne.n	80031e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003208:	7dfb      	ldrb	r3, [r7, #23]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800320e:	4b3c      	ldr	r3, [pc, #240]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	4a3b      	ldr	r2, [pc, #236]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003218:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 8087 	beq.w	8003332 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003224:	4b36      	ldr	r3, [pc, #216]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 030c 	and.w	r3, r3, #12
 800322c:	2b08      	cmp	r3, #8
 800322e:	d061      	beq.n	80032f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d146      	bne.n	80032c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003238:	4b33      	ldr	r3, [pc, #204]	@ (8003308 <HAL_RCC_OscConfig+0x4cc>)
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323e:	f7fe f923 	bl	8001488 <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003246:	f7fe f91f 	bl	8001488 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e06d      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003258:	4b29      	ldr	r3, [pc, #164]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1f0      	bne.n	8003246 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800326c:	d108      	bne.n	8003280 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800326e:	4b24      	ldr	r3, [pc, #144]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	4921      	ldr	r1, [pc, #132]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 800327c:	4313      	orrs	r3, r2
 800327e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003280:	4b1f      	ldr	r3, [pc, #124]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a19      	ldr	r1, [r3, #32]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	430b      	orrs	r3, r1
 8003292:	491b      	ldr	r1, [pc, #108]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003298:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <HAL_RCC_OscConfig+0x4cc>)
 800329a:	2201      	movs	r2, #1
 800329c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329e:	f7fe f8f3 	bl	8001488 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a6:	f7fe f8ef 	bl	8001488 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e03d      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b8:	4b11      	ldr	r3, [pc, #68]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f0      	beq.n	80032a6 <HAL_RCC_OscConfig+0x46a>
 80032c4:	e035      	b.n	8003332 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4b10      	ldr	r3, [pc, #64]	@ (8003308 <HAL_RCC_OscConfig+0x4cc>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032cc:	f7fe f8dc 	bl	8001488 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d4:	f7fe f8d8 	bl	8001488 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e026      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e6:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x498>
 80032f2:	e01e      	b.n	8003332 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d107      	bne.n	800330c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e019      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
 8003300:	40021000 	.word	0x40021000
 8003304:	40007000 	.word	0x40007000
 8003308:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800330c:	4b0b      	ldr	r3, [pc, #44]	@ (800333c <HAL_RCC_OscConfig+0x500>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	429a      	cmp	r2, r3
 800331e:	d106      	bne.n	800332e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332a:	429a      	cmp	r2, r3
 800332c:	d001      	beq.n	8003332 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000

08003340 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e0d0      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003354:	4b6a      	ldr	r3, [pc, #424]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	429a      	cmp	r2, r3
 8003360:	d910      	bls.n	8003384 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003362:	4b67      	ldr	r3, [pc, #412]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 0207 	bic.w	r2, r3, #7
 800336a:	4965      	ldr	r1, [pc, #404]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	4313      	orrs	r3, r2
 8003370:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003372:	4b63      	ldr	r3, [pc, #396]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	429a      	cmp	r2, r3
 800337e:	d001      	beq.n	8003384 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e0b8      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d020      	beq.n	80033d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800339c:	4b59      	ldr	r3, [pc, #356]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	4a58      	ldr	r2, [pc, #352]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0308 	and.w	r3, r3, #8
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033b4:	4b53      	ldr	r3, [pc, #332]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	4a52      	ldr	r2, [pc, #328]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80033be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c0:	4b50      	ldr	r3, [pc, #320]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	494d      	ldr	r1, [pc, #308]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d040      	beq.n	8003460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d107      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033e6:	4b47      	ldr	r3, [pc, #284]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d115      	bne.n	800341e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e07f      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d107      	bne.n	800340e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033fe:	4b41      	ldr	r3, [pc, #260]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d109      	bne.n	800341e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e073      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800340e:	4b3d      	ldr	r3, [pc, #244]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e06b      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800341e:	4b39      	ldr	r3, [pc, #228]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f023 0203 	bic.w	r2, r3, #3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	4936      	ldr	r1, [pc, #216]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 800342c:	4313      	orrs	r3, r2
 800342e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003430:	f7fe f82a 	bl	8001488 <HAL_GetTick>
 8003434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003436:	e00a      	b.n	800344e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003438:	f7fe f826 	bl	8001488 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003446:	4293      	cmp	r3, r2
 8003448:	d901      	bls.n	800344e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e053      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344e:	4b2d      	ldr	r3, [pc, #180]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 020c 	and.w	r2, r3, #12
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	429a      	cmp	r2, r3
 800345e:	d1eb      	bne.n	8003438 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003460:	4b27      	ldr	r3, [pc, #156]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0307 	and.w	r3, r3, #7
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d210      	bcs.n	8003490 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800346e:	4b24      	ldr	r3, [pc, #144]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f023 0207 	bic.w	r2, r3, #7
 8003476:	4922      	ldr	r1, [pc, #136]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	4313      	orrs	r3, r2
 800347c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800347e:	4b20      	ldr	r3, [pc, #128]	@ (8003500 <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e032      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0304 	and.w	r3, r3, #4
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800349c:	4b19      	ldr	r3, [pc, #100]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	4916      	ldr	r1, [pc, #88]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d009      	beq.n	80034ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034ba:	4b12      	ldr	r3, [pc, #72]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	490e      	ldr	r1, [pc, #56]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034ce:	f000 f821 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 80034d2:	4602      	mov	r2, r0
 80034d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <HAL_RCC_ClockConfig+0x1c4>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	091b      	lsrs	r3, r3, #4
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	490a      	ldr	r1, [pc, #40]	@ (8003508 <HAL_RCC_ClockConfig+0x1c8>)
 80034e0:	5ccb      	ldrb	r3, [r1, r3]
 80034e2:	fa22 f303 	lsr.w	r3, r2, r3
 80034e6:	4a09      	ldr	r2, [pc, #36]	@ (800350c <HAL_RCC_ClockConfig+0x1cc>)
 80034e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034ea:	4b09      	ldr	r3, [pc, #36]	@ (8003510 <HAL_RCC_ClockConfig+0x1d0>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fd ff88 	bl	8001404 <HAL_InitTick>

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	40022000 	.word	0x40022000
 8003504:	40021000 	.word	0x40021000
 8003508:	08004ba0 	.word	0x08004ba0
 800350c:	20000000 	.word	0x20000000
 8003510:	20000004 	.word	0x20000004

08003514 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	2300      	movs	r3, #0
 8003520:	60bb      	str	r3, [r7, #8]
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	2300      	movs	r3, #0
 8003528:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800352e:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f003 030c 	and.w	r3, r3, #12
 800353a:	2b04      	cmp	r3, #4
 800353c:	d002      	beq.n	8003544 <HAL_RCC_GetSysClockFreq+0x30>
 800353e:	2b08      	cmp	r3, #8
 8003540:	d003      	beq.n	800354a <HAL_RCC_GetSysClockFreq+0x36>
 8003542:	e027      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003544:	4b19      	ldr	r3, [pc, #100]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003546:	613b      	str	r3, [r7, #16]
      break;
 8003548:	e027      	b.n	800359a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	0c9b      	lsrs	r3, r3, #18
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	4a17      	ldr	r2, [pc, #92]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003554:	5cd3      	ldrb	r3, [r2, r3]
 8003556:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d010      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003562:	4b11      	ldr	r3, [pc, #68]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	0c5b      	lsrs	r3, r3, #17
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	4a11      	ldr	r2, [pc, #68]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800356e:	5cd3      	ldrb	r3, [r2, r3]
 8003570:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a0d      	ldr	r2, [pc, #52]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003576:	fb03 f202 	mul.w	r2, r3, r2
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003580:	617b      	str	r3, [r7, #20]
 8003582:	e004      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a0c      	ldr	r2, [pc, #48]	@ (80035b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003588:	fb02 f303 	mul.w	r3, r2, r3
 800358c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	613b      	str	r3, [r7, #16]
      break;
 8003592:	e002      	b.n	800359a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003594:	4b05      	ldr	r3, [pc, #20]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003596:	613b      	str	r3, [r7, #16]
      break;
 8003598:	bf00      	nop
    }
  }
  return sysclockfreq;
 800359a:	693b      	ldr	r3, [r7, #16]
}
 800359c:	4618      	mov	r0, r3
 800359e:	371c      	adds	r7, #28
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	007a1200 	.word	0x007a1200
 80035b0:	08004bb0 	.word	0x08004bb0
 80035b4:	08004bc0 	.word	0x08004bc0
 80035b8:	003d0900 	.word	0x003d0900

080035bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035c4:	4b0a      	ldr	r3, [pc, #40]	@ (80035f0 <RCC_Delay+0x34>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a0a      	ldr	r2, [pc, #40]	@ (80035f4 <RCC_Delay+0x38>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	0a5b      	lsrs	r3, r3, #9
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	fb02 f303 	mul.w	r3, r2, r3
 80035d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035d8:	bf00      	nop
  }
  while (Delay --);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1e5a      	subs	r2, r3, #1
 80035de:	60fa      	str	r2, [r7, #12]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1f9      	bne.n	80035d8 <RCC_Delay+0x1c>
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	20000000 	.word	0x20000000
 80035f4:	10624dd3 	.word	0x10624dd3

080035f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003600:	2300      	movs	r3, #0
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d07d      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003614:	2300      	movs	r3, #0
 8003616:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003618:	4b4f      	ldr	r3, [pc, #316]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10d      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003624:	4b4c      	ldr	r3, [pc, #304]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	4a4b      	ldr	r2, [pc, #300]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800362e:	61d3      	str	r3, [r2, #28]
 8003630:	4b49      	ldr	r3, [pc, #292]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003638:	60bb      	str	r3, [r7, #8]
 800363a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363c:	2301      	movs	r3, #1
 800363e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003640:	4b46      	ldr	r3, [pc, #280]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d118      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800364c:	4b43      	ldr	r3, [pc, #268]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a42      	ldr	r2, [pc, #264]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003656:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003658:	f7fd ff16 	bl	8001488 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365e:	e008      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003660:	f7fd ff12 	bl	8001488 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	@ 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e06d      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003672:	4b3a      	ldr	r3, [pc, #232]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800367e:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003686:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d02e      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	429a      	cmp	r2, r3
 800369a:	d027      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800369c:	4b2e      	ldr	r3, [pc, #184]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036b2:	4a29      	ldr	r2, [pc, #164]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d014      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c2:	f7fd fee1 	bl	8001488 <HAL_GetTick>
 80036c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c8:	e00a      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ca:	f7fd fedd 	bl	8001488 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d8:	4293      	cmp	r3, r2
 80036da:	d901      	bls.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e036      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0ee      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4917      	ldr	r1, [pc, #92]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d105      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003704:	4b14      	ldr	r3, [pc, #80]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	4a13      	ldr	r2, [pc, #76]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800370e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800371c:	4b0e      	ldr	r3, [pc, #56]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	490b      	ldr	r1, [pc, #44]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800373a:	4b07      	ldr	r3, [pc, #28]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	4904      	ldr	r1, [pc, #16]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003748:	4313      	orrs	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	40007000 	.word	0x40007000
 8003760:	42420440 	.word	0x42420440

08003764 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e041      	b.n	80037fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fd fdb4 	bl	80012f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	3304      	adds	r3, #4
 80037a0:	4619      	mov	r1, r3
 80037a2:	4610      	mov	r0, r2
 80037a4:	f000 fa8a 	bl	8003cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d001      	beq.n	800381c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e03a      	b.n	8003892 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2202      	movs	r2, #2
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a18      	ldr	r2, [pc, #96]	@ (800389c <HAL_TIM_Base_Start_IT+0x98>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00e      	beq.n	800385c <HAL_TIM_Base_Start_IT+0x58>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003846:	d009      	beq.n	800385c <HAL_TIM_Base_Start_IT+0x58>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a14      	ldr	r2, [pc, #80]	@ (80038a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d004      	beq.n	800385c <HAL_TIM_Base_Start_IT+0x58>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a13      	ldr	r2, [pc, #76]	@ (80038a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d111      	bne.n	8003880 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b06      	cmp	r3, #6
 800386c:	d010      	beq.n	8003890 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f042 0201 	orr.w	r2, r2, #1
 800387c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387e:	e007      	b.n	8003890 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	40012c00 	.word	0x40012c00
 80038a0:	40000400 	.word	0x40000400
 80038a4:	40000800 	.word	0x40000800

080038a8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6a1a      	ldr	r2, [r3, #32]
 80038c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80038ca:	4013      	ands	r3, r2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10f      	bne.n	80038f0 <HAL_TIM_Base_Stop_IT+0x48>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6a1a      	ldr	r2, [r3, #32]
 80038d6:	f240 4344 	movw	r3, #1092	@ 0x444
 80038da:	4013      	ands	r3, r2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d107      	bne.n	80038f0 <HAL_TIM_Base_Stop_IT+0x48>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0201 	bic.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr

08003904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d020      	beq.n	8003968 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01b      	beq.n	8003968 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f06f 0202 	mvn.w	r2, #2
 8003938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f998 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003954:	e005      	b.n	8003962 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f98b 	bl	8003c72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f99a 	bl	8003c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	d020      	beq.n	80039b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d01b      	beq.n	80039b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f06f 0204 	mvn.w	r2, #4
 8003984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2202      	movs	r2, #2
 800398a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 f972 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 80039a0:	e005      	b.n	80039ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f965 	bl	8003c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f974 	bl	8003c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	f003 0308 	and.w	r3, r3, #8
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d020      	beq.n	8003a00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d01b      	beq.n	8003a00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f06f 0208 	mvn.w	r2, #8
 80039d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2204      	movs	r2, #4
 80039d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f94c 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 80039ec:	e005      	b.n	80039fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f93f 	bl	8003c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f94e 	bl	8003c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f003 0310 	and.w	r3, r3, #16
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d020      	beq.n	8003a4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d01b      	beq.n	8003a4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f06f 0210 	mvn.w	r2, #16
 8003a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2208      	movs	r2, #8
 8003a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f926 	bl	8003c84 <HAL_TIM_IC_CaptureCallback>
 8003a38:	e005      	b.n	8003a46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f919 	bl	8003c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f928 	bl	8003c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00c      	beq.n	8003a70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d007      	beq.n	8003a70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f06f 0201 	mvn.w	r2, #1
 8003a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd fa3c 	bl	8000ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00c      	beq.n	8003a94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d007      	beq.n	8003a94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fa7f 	bl	8003f92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00c      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d007      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f8f8 	bl	8003ca8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00c      	beq.n	8003adc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f003 0320 	and.w	r3, r3, #32
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d007      	beq.n	8003adc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f06f 0220 	mvn.w	r2, #32
 8003ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 fa52 	bl	8003f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_TIM_ConfigClockSource+0x1c>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e0b4      	b.n	8003c6a <HAL_TIM_ConfigClockSource+0x186>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b38:	d03e      	beq.n	8003bb8 <HAL_TIM_ConfigClockSource+0xd4>
 8003b3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b3e:	f200 8087 	bhi.w	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b46:	f000 8086 	beq.w	8003c56 <HAL_TIM_ConfigClockSource+0x172>
 8003b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b4e:	d87f      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b50:	2b70      	cmp	r3, #112	@ 0x70
 8003b52:	d01a      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0xa6>
 8003b54:	2b70      	cmp	r3, #112	@ 0x70
 8003b56:	d87b      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b58:	2b60      	cmp	r3, #96	@ 0x60
 8003b5a:	d050      	beq.n	8003bfe <HAL_TIM_ConfigClockSource+0x11a>
 8003b5c:	2b60      	cmp	r3, #96	@ 0x60
 8003b5e:	d877      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b60:	2b50      	cmp	r3, #80	@ 0x50
 8003b62:	d03c      	beq.n	8003bde <HAL_TIM_ConfigClockSource+0xfa>
 8003b64:	2b50      	cmp	r3, #80	@ 0x50
 8003b66:	d873      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b68:	2b40      	cmp	r3, #64	@ 0x40
 8003b6a:	d058      	beq.n	8003c1e <HAL_TIM_ConfigClockSource+0x13a>
 8003b6c:	2b40      	cmp	r3, #64	@ 0x40
 8003b6e:	d86f      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b70:	2b30      	cmp	r3, #48	@ 0x30
 8003b72:	d064      	beq.n	8003c3e <HAL_TIM_ConfigClockSource+0x15a>
 8003b74:	2b30      	cmp	r3, #48	@ 0x30
 8003b76:	d86b      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	d060      	beq.n	8003c3e <HAL_TIM_ConfigClockSource+0x15a>
 8003b7c:	2b20      	cmp	r3, #32
 8003b7e:	d867      	bhi.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d05c      	beq.n	8003c3e <HAL_TIM_ConfigClockSource+0x15a>
 8003b84:	2b10      	cmp	r3, #16
 8003b86:	d05a      	beq.n	8003c3e <HAL_TIM_ConfigClockSource+0x15a>
 8003b88:	e062      	b.n	8003c50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b9a:	f000 f974 	bl	8003e86 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	609a      	str	r2, [r3, #8]
      break;
 8003bb6:	e04f      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bc8:	f000 f95d 	bl	8003e86 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bda:	609a      	str	r2, [r3, #8]
      break;
 8003bdc:	e03c      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bea:	461a      	mov	r2, r3
 8003bec:	f000 f8d4 	bl	8003d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2150      	movs	r1, #80	@ 0x50
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f000 f92b 	bl	8003e52 <TIM_ITRx_SetConfig>
      break;
 8003bfc:	e02c      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f000 f8f2 	bl	8003df4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2160      	movs	r1, #96	@ 0x60
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 f91b 	bl	8003e52 <TIM_ITRx_SetConfig>
      break;
 8003c1c:	e01c      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f000 f8b4 	bl	8003d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2140      	movs	r1, #64	@ 0x40
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 f90b 	bl	8003e52 <TIM_ITRx_SetConfig>
      break;
 8003c3c:	e00c      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4619      	mov	r1, r3
 8003c48:	4610      	mov	r0, r2
 8003c4a:	f000 f902 	bl	8003e52 <TIM_ITRx_SetConfig>
      break;
 8003c4e:	e003      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
      break;
 8003c54:	e000      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr

08003c84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr

08003c96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b083      	sub	sp, #12
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bc80      	pop	{r7}
 8003cb8:	4770      	bx	lr
	...

08003cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a2f      	ldr	r2, [pc, #188]	@ (8003d8c <TIM_Base_SetConfig+0xd0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00b      	beq.n	8003cec <TIM_Base_SetConfig+0x30>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cda:	d007      	beq.n	8003cec <TIM_Base_SetConfig+0x30>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a2c      	ldr	r2, [pc, #176]	@ (8003d90 <TIM_Base_SetConfig+0xd4>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d003      	beq.n	8003cec <TIM_Base_SetConfig+0x30>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a2b      	ldr	r2, [pc, #172]	@ (8003d94 <TIM_Base_SetConfig+0xd8>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d108      	bne.n	8003cfe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a22      	ldr	r2, [pc, #136]	@ (8003d8c <TIM_Base_SetConfig+0xd0>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d00b      	beq.n	8003d1e <TIM_Base_SetConfig+0x62>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0c:	d007      	beq.n	8003d1e <TIM_Base_SetConfig+0x62>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a1f      	ldr	r2, [pc, #124]	@ (8003d90 <TIM_Base_SetConfig+0xd4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d003      	beq.n	8003d1e <TIM_Base_SetConfig+0x62>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a1e      	ldr	r2, [pc, #120]	@ (8003d94 <TIM_Base_SetConfig+0xd8>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d108      	bne.n	8003d30 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a0d      	ldr	r2, [pc, #52]	@ (8003d8c <TIM_Base_SetConfig+0xd0>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d103      	bne.n	8003d64 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	691a      	ldr	r2, [r3, #16]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f023 0201 	bic.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	611a      	str	r2, [r3, #16]
  }
}
 8003d82:	bf00      	nop
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr
 8003d8c:	40012c00 	.word	0x40012c00
 8003d90:	40000400 	.word	0x40000400
 8003d94:	40000800 	.word	0x40000800

08003d98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	f023 0201 	bic.w	r2, r3, #1
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f023 030a 	bic.w	r3, r3, #10
 8003dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	621a      	str	r2, [r3, #32]
}
 8003dea:	bf00      	nop
 8003dec:	371c      	adds	r7, #28
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr

08003df4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b087      	sub	sp, #28
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	f023 0210 	bic.w	r2, r3, #16
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	031b      	lsls	r3, r3, #12
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e30:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	621a      	str	r2, [r3, #32]
}
 8003e48:	bf00      	nop
 8003e4a:	371c      	adds	r7, #28
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc80      	pop	{r7}
 8003e50:	4770      	bx	lr

08003e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b085      	sub	sp, #20
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f043 0307 	orr.w	r3, r3, #7
 8003e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	609a      	str	r2, [r3, #8]
}
 8003e7c:	bf00      	nop
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b087      	sub	sp, #28
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ea0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	021a      	lsls	r2, r3, #8
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	609a      	str	r2, [r3, #8]
}
 8003eba:	bf00      	nop
 8003ebc:	371c      	adds	r7, #28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bc80      	pop	{r7}
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ed8:	2302      	movs	r3, #2
 8003eda:	e046      	b.n	8003f6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a16      	ldr	r2, [pc, #88]	@ (8003f74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d00e      	beq.n	8003f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f28:	d009      	beq.n	8003f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a12      	ldr	r2, [pc, #72]	@ (8003f78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d004      	beq.n	8003f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a10      	ldr	r2, [pc, #64]	@ (8003f7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d10c      	bne.n	8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr
 8003f74:	40012c00 	.word	0x40012c00
 8003f78:	40000400 	.word	0x40000400
 8003f7c:	40000800 	.word	0x40000800

08003f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr

08003fa4 <APPS>:

uint16_t mediaApps1[M], mediaApps2[M], apps1Raw, apps2Raw;
uint8_t firstRead = 0;


void APPS(){
 8003fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa6:	af00      	add	r7, sp, #0

	mediaAPPS();
 8003fa8:	f000 f8fa 	bl	80041a0 <mediaAPPS>

	//converte o adc de 0-4095 para 0-1000 para verificao de erro
	APPS1 = (int)(((float)(apps1Raw - apps1Min)/(float)(apps1Max - apps1Min))*1000.0f);
 8003fac:	4b54      	ldr	r3, [pc, #336]	@ (8004100 <APPS+0x15c>)
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	4b54      	ldr	r3, [pc, #336]	@ (8004104 <APPS+0x160>)
 8003fb4:	881b      	ldrh	r3, [r3, #0]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fc fbc5 	bl	8000748 <__aeabi_i2f>
 8003fbe:	4606      	mov	r6, r0
 8003fc0:	4b51      	ldr	r3, [pc, #324]	@ (8004108 <APPS+0x164>)
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4b4f      	ldr	r3, [pc, #316]	@ (8004104 <APPS+0x160>)
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7fc fbbb 	bl	8000748 <__aeabi_i2f>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4630      	mov	r0, r6
 8003fd8:	f7fc fcbe 	bl	8000958 <__aeabi_fdiv>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	494b      	ldr	r1, [pc, #300]	@ (800410c <APPS+0x168>)
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fc fc05 	bl	80007f0 <__aeabi_fmul>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fc fd51 	bl	8000a90 <__aeabi_f2iz>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	4a47      	ldr	r2, [pc, #284]	@ (8004110 <APPS+0x16c>)
 8003ff2:	6013      	str	r3, [r2, #0]
	APPS2 = (int)(((float)(apps2Raw - apps2Min)/(float)(apps2Max - apps2Min))*1000.0f);
 8003ff4:	4b47      	ldr	r3, [pc, #284]	@ (8004114 <APPS+0x170>)
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	4b47      	ldr	r3, [pc, #284]	@ (8004118 <APPS+0x174>)
 8003ffc:	881b      	ldrh	r3, [r3, #0]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	4618      	mov	r0, r3
 8004002:	f7fc fba1 	bl	8000748 <__aeabi_i2f>
 8004006:	4606      	mov	r6, r0
 8004008:	4b44      	ldr	r3, [pc, #272]	@ (800411c <APPS+0x178>)
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	461a      	mov	r2, r3
 800400e:	4b42      	ldr	r3, [pc, #264]	@ (8004118 <APPS+0x174>)
 8004010:	881b      	ldrh	r3, [r3, #0]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	4618      	mov	r0, r3
 8004016:	f7fc fb97 	bl	8000748 <__aeabi_i2f>
 800401a:	4603      	mov	r3, r0
 800401c:	4619      	mov	r1, r3
 800401e:	4630      	mov	r0, r6
 8004020:	f7fc fc9a 	bl	8000958 <__aeabi_fdiv>
 8004024:	4603      	mov	r3, r0
 8004026:	4939      	ldr	r1, [pc, #228]	@ (800410c <APPS+0x168>)
 8004028:	4618      	mov	r0, r3
 800402a:	f7fc fbe1 	bl	80007f0 <__aeabi_fmul>
 800402e:	4603      	mov	r3, r0
 8004030:	4618      	mov	r0, r3
 8004032:	f7fc fd2d 	bl	8000a90 <__aeabi_f2iz>
 8004036:	4603      	mov	r3, r0
 8004038:	4a39      	ldr	r2, [pc, #228]	@ (8004120 <APPS+0x17c>)
 800403a:	6013      	str	r3, [r2, #0]

	//erro curta com vcc ou gnd
	if(apps1Raw <= 0 || apps1Raw >= 4095 || apps2Raw <= 0 || apps2Raw >= 4095){
 800403c:	4b30      	ldr	r3, [pc, #192]	@ (8004100 <APPS+0x15c>)
 800403e:	881b      	ldrh	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00f      	beq.n	8004064 <APPS+0xc0>
 8004044:	4b2e      	ldr	r3, [pc, #184]	@ (8004100 <APPS+0x15c>)
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800404c:	4293      	cmp	r3, r2
 800404e:	d809      	bhi.n	8004064 <APPS+0xc0>
 8004050:	4b30      	ldr	r3, [pc, #192]	@ (8004114 <APPS+0x170>)
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <APPS+0xc0>
 8004058:	4b2e      	ldr	r3, [pc, #184]	@ (8004114 <APPS+0x170>)
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004060:	4293      	cmp	r3, r2
 8004062:	d90f      	bls.n	8004084 <APPS+0xe0>

		appsError = 1;
 8004064:	4b2f      	ldr	r3, [pc, #188]	@ (8004124 <APPS+0x180>)
 8004066:	2201      	movs	r2, #1
 8004068:	701a      	strb	r2, [r3, #0]
		appsErrorFlag = 0;
 800406a:	4b2f      	ldr	r3, [pc, #188]	@ (8004128 <APPS+0x184>)
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
		appsReal = 0;
 8004070:	4b2e      	ldr	r3, [pc, #184]	@ (800412c <APPS+0x188>)
 8004072:	2200      	movs	r2, #0
 8004074:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8004076:	2201      	movs	r2, #1
 8004078:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800407c:	482c      	ldr	r0, [pc, #176]	@ (8004130 <APPS+0x18c>)
 800407e:	f7fe fe93 	bl	8002da8 <HAL_GPIO_WritePin>
		appsError = 0;
		appsReal = APPS1;
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
	}

}
 8004082:	e03a      	b.n	80040fa <APPS+0x156>
	else if(fabs(APPS1 - APPS2) > 100){
 8004084:	4b22      	ldr	r3, [pc, #136]	@ (8004110 <APPS+0x16c>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	4b25      	ldr	r3, [pc, #148]	@ (8004120 <APPS+0x17c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc f9ae 	bl	80003f0 <__aeabi_i2d>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	4614      	mov	r4, r2
 800409a:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800409e:	f04f 0200 	mov.w	r2, #0
 80040a2:	4b24      	ldr	r3, [pc, #144]	@ (8004134 <APPS+0x190>)
 80040a4:	4620      	mov	r0, r4
 80040a6:	4629      	mov	r1, r5
 80040a8:	f7fc fa8a 	bl	80005c0 <__aeabi_dcmpgt>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <APPS+0x114>
		apps_Error_Counter();
 80040b2:	f000 f841 	bl	8004138 <apps_Error_Counter>
}
 80040b6:	e020      	b.n	80040fa <APPS+0x156>
		if(APPS1>1000){
 80040b8:	4b15      	ldr	r3, [pc, #84]	@ (8004110 <APPS+0x16c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040c0:	dd03      	ble.n	80040ca <APPS+0x126>
			APPS1 = 1000;
 80040c2:	4b13      	ldr	r3, [pc, #76]	@ (8004110 <APPS+0x16c>)
 80040c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80040c8:	601a      	str	r2, [r3, #0]
		if(APPS1<25){
 80040ca:	4b11      	ldr	r3, [pc, #68]	@ (8004110 <APPS+0x16c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b18      	cmp	r3, #24
 80040d0:	dc02      	bgt.n	80040d8 <APPS+0x134>
			APPS1 = 0;
 80040d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <APPS+0x16c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]
		appsErrorFlag = 0;
 80040d8:	4b13      	ldr	r3, [pc, #76]	@ (8004128 <APPS+0x184>)
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
		appsError = 0;
 80040de:	4b11      	ldr	r3, [pc, #68]	@ (8004124 <APPS+0x180>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
		appsReal = APPS1;
 80040e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004110 <APPS+0x16c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	4b10      	ldr	r3, [pc, #64]	@ (800412c <APPS+0x188>)
 80040ec:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80040ee:	2200      	movs	r2, #0
 80040f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040f4:	480e      	ldr	r0, [pc, #56]	@ (8004130 <APPS+0x18c>)
 80040f6:	f7fe fe57 	bl	8002da8 <HAL_GPIO_WritePin>
}
 80040fa:	bf00      	nop
 80040fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040fe:	bf00      	nop
 8004100:	200001ac 	.word	0x200001ac
 8004104:	2000000a 	.word	0x2000000a
 8004108:	2000000c 	.word	0x2000000c
 800410c:	447a0000 	.word	0x447a0000
 8004110:	20000174 	.word	0x20000174
 8004114:	200001ae 	.word	0x200001ae
 8004118:	2000000e 	.word	0x2000000e
 800411c:	20000010 	.word	0x20000010
 8004120:	20000178 	.word	0x20000178
 8004124:	2000017f 	.word	0x2000017f
 8004128:	2000017e 	.word	0x2000017e
 800412c:	2000017c 	.word	0x2000017c
 8004130:	40010800 	.word	0x40010800
 8004134:	40590000 	.word	0x40590000

08004138 <apps_Error_Counter>:

void apps_Error_Counter(){
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0

	if (!appsErrorFlag) //se a flag for 0: (ou seja, primeira vez em 100ms que o erro foi detectado
 800413c:	4b13      	ldr	r3, [pc, #76]	@ (800418c <apps_Error_Counter+0x54>)
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d109      	bne.n	8004158 <apps_Error_Counter+0x20>
		{
			appsErrorTime = HAL_GetTick();
 8004144:	f7fd f9a0 	bl	8001488 <HAL_GetTick>
 8004148:	4603      	mov	r3, r0
 800414a:	b2da      	uxtb	r2, r3
 800414c:	4b10      	ldr	r3, [pc, #64]	@ (8004190 <apps_Error_Counter+0x58>)
 800414e:	701a      	strb	r2, [r3, #0]
			appsErrorFlag = 1;
 8004150:	4b0e      	ldr	r3, [pc, #56]	@ (800418c <apps_Error_Counter+0x54>)
 8004152:	2201      	movs	r2, #1
 8004154:	701a      	strb	r2, [r3, #0]
				appsErrorFlag = 0;
				appsReal = 0;
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
			}
		}
}
 8004156:	e016      	b.n	8004186 <apps_Error_Counter+0x4e>
			if (HAL_GetTick() - appsErrorTime > 100) //verifica se o erro permaneceu por mais de 100ms
 8004158:	f7fd f996 	bl	8001488 <HAL_GetTick>
 800415c:	4603      	mov	r3, r0
 800415e:	4a0c      	ldr	r2, [pc, #48]	@ (8004190 <apps_Error_Counter+0x58>)
 8004160:	7812      	ldrb	r2, [r2, #0]
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	2b64      	cmp	r3, #100	@ 0x64
 8004166:	d90e      	bls.n	8004186 <apps_Error_Counter+0x4e>
				appsError = 1;
 8004168:	4b0a      	ldr	r3, [pc, #40]	@ (8004194 <apps_Error_Counter+0x5c>)
 800416a:	2201      	movs	r2, #1
 800416c:	701a      	strb	r2, [r3, #0]
				appsErrorFlag = 0;
 800416e:	4b07      	ldr	r3, [pc, #28]	@ (800418c <apps_Error_Counter+0x54>)
 8004170:	2200      	movs	r2, #0
 8004172:	701a      	strb	r2, [r3, #0]
				appsReal = 0;
 8004174:	4b08      	ldr	r3, [pc, #32]	@ (8004198 <apps_Error_Counter+0x60>)
 8004176:	2200      	movs	r2, #0
 8004178:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800417a:	2201      	movs	r2, #1
 800417c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004180:	4806      	ldr	r0, [pc, #24]	@ (800419c <apps_Error_Counter+0x64>)
 8004182:	f7fe fe11 	bl	8002da8 <HAL_GPIO_WritePin>
}
 8004186:	bf00      	nop
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	2000017e 	.word	0x2000017e
 8004190:	20000180 	.word	0x20000180
 8004194:	2000017f 	.word	0x2000017f
 8004198:	2000017c 	.word	0x2000017c
 800419c:	40010800 	.word	0x40010800

080041a0 <mediaAPPS>:

void mediaAPPS(){
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0

	uint16_t mediaSum1 = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	80fb      	strh	r3, [r7, #6]
	uint16_t mediaSum2 = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	80bb      	strh	r3, [r7, #4]

	if(!firstRead)
 80041ae:	4b56      	ldr	r3, [pc, #344]	@ (8004308 <mediaAPPS+0x168>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d148      	bne.n	8004248 <mediaAPPS+0xa8>
	{
		for(uint8_t i=0; i<M; i++)
 80041b6:	2300      	movs	r3, #0
 80041b8:	70fb      	strb	r3, [r7, #3]
 80041ba:	e01c      	b.n	80041f6 <mediaAPPS+0x56>
		{
			mediaApps1[i] = adcRaw[0];
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	4a53      	ldr	r2, [pc, #332]	@ (800430c <mediaAPPS+0x16c>)
 80041c0:	8811      	ldrh	r1, [r2, #0]
 80041c2:	4a53      	ldr	r2, [pc, #332]	@ (8004310 <mediaAPPS+0x170>)
 80041c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			mediaApps2[i] = adcRaw[1];
 80041c8:	78fb      	ldrb	r3, [r7, #3]
 80041ca:	4a50      	ldr	r2, [pc, #320]	@ (800430c <mediaAPPS+0x16c>)
 80041cc:	8851      	ldrh	r1, [r2, #2]
 80041ce:	4a51      	ldr	r2, [pc, #324]	@ (8004314 <mediaAPPS+0x174>)
 80041d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			mediaSum1 += mediaApps1[i];
 80041d4:	78fb      	ldrb	r3, [r7, #3]
 80041d6:	4a4e      	ldr	r2, [pc, #312]	@ (8004310 <mediaAPPS+0x170>)
 80041d8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	4413      	add	r3, r2
 80041e0:	80fb      	strh	r3, [r7, #6]
			mediaSum2 += mediaApps2[i];
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	4a4b      	ldr	r2, [pc, #300]	@ (8004314 <mediaAPPS+0x174>)
 80041e6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80041ea:	88bb      	ldrh	r3, [r7, #4]
 80041ec:	4413      	add	r3, r2
 80041ee:	80bb      	strh	r3, [r7, #4]
		for(uint8_t i=0; i<M; i++)
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	3301      	adds	r3, #1
 80041f4:	70fb      	strb	r3, [r7, #3]
 80041f6:	78fb      	ldrb	r3, [r7, #3]
 80041f8:	2b09      	cmp	r3, #9
 80041fa:	d9df      	bls.n	80041bc <mediaAPPS+0x1c>
		}
        apps1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
 80041fc:	88fb      	ldrh	r3, [r7, #6]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fc fa9e 	bl	8000740 <__aeabi_ui2f>
 8004204:	4603      	mov	r3, r0
 8004206:	4944      	ldr	r1, [pc, #272]	@ (8004318 <mediaAPPS+0x178>)
 8004208:	4618      	mov	r0, r3
 800420a:	f7fc fba5 	bl	8000958 <__aeabi_fdiv>
 800420e:	4603      	mov	r3, r0
 8004210:	4618      	mov	r0, r3
 8004212:	f7fc fc63 	bl	8000adc <__aeabi_f2uiz>
 8004216:	4603      	mov	r3, r0
 8004218:	b29a      	uxth	r2, r3
 800421a:	4b40      	ldr	r3, [pc, #256]	@ (800431c <mediaAPPS+0x17c>)
 800421c:	801a      	strh	r2, [r3, #0]
        apps2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
 800421e:	88bb      	ldrh	r3, [r7, #4]
 8004220:	4618      	mov	r0, r3
 8004222:	f7fc fa8d 	bl	8000740 <__aeabi_ui2f>
 8004226:	4603      	mov	r3, r0
 8004228:	493b      	ldr	r1, [pc, #236]	@ (8004318 <mediaAPPS+0x178>)
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc fb94 	bl	8000958 <__aeabi_fdiv>
 8004230:	4603      	mov	r3, r0
 8004232:	4618      	mov	r0, r3
 8004234:	f7fc fc52 	bl	8000adc <__aeabi_f2uiz>
 8004238:	4603      	mov	r3, r0
 800423a:	b29a      	uxth	r2, r3
 800423c:	4b38      	ldr	r3, [pc, #224]	@ (8004320 <mediaAPPS+0x180>)
 800423e:	801a      	strh	r2, [r3, #0]
		firstRead = 1;
 8004240:	4b31      	ldr	r3, [pc, #196]	@ (8004308 <mediaAPPS+0x168>)
 8004242:	2201      	movs	r2, #1
 8004244:	701a      	strb	r2, [r3, #0]
			mediaSum2 = mediaSum2 + mediaApps2[i];
		}
        apps1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
        apps2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
	}
}
 8004246:	e05b      	b.n	8004300 <mediaAPPS+0x160>
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 8004248:	2300      	movs	r3, #0
 800424a:	70bb      	strb	r3, [r7, #2]
 800424c:	e014      	b.n	8004278 <mediaAPPS+0xd8>
			mediaApps1[i] = mediaApps1[i+1];
 800424e:	78bb      	ldrb	r3, [r7, #2]
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	78bb      	ldrb	r3, [r7, #2]
 8004254:	492e      	ldr	r1, [pc, #184]	@ (8004310 <mediaAPPS+0x170>)
 8004256:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800425a:	4a2d      	ldr	r2, [pc, #180]	@ (8004310 <mediaAPPS+0x170>)
 800425c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			mediaApps2[i] = mediaApps2[i+1];
 8004260:	78bb      	ldrb	r3, [r7, #2]
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	78bb      	ldrb	r3, [r7, #2]
 8004266:	492b      	ldr	r1, [pc, #172]	@ (8004314 <mediaAPPS+0x174>)
 8004268:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800426c:	4a29      	ldr	r2, [pc, #164]	@ (8004314 <mediaAPPS+0x174>)
 800426e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 8004272:	78bb      	ldrb	r3, [r7, #2]
 8004274:	3301      	adds	r3, #1
 8004276:	70bb      	strb	r3, [r7, #2]
 8004278:	78bb      	ldrb	r3, [r7, #2]
 800427a:	2b08      	cmp	r3, #8
 800427c:	d9e7      	bls.n	800424e <mediaAPPS+0xae>
		mediaApps1[M-1] = adcRaw[0]; //atualiza o ultimo espao do vetor
 800427e:	4b23      	ldr	r3, [pc, #140]	@ (800430c <mediaAPPS+0x16c>)
 8004280:	881a      	ldrh	r2, [r3, #0]
 8004282:	4b23      	ldr	r3, [pc, #140]	@ (8004310 <mediaAPPS+0x170>)
 8004284:	825a      	strh	r2, [r3, #18]
		mediaApps2[M-1] = adcRaw[1];
 8004286:	4b21      	ldr	r3, [pc, #132]	@ (800430c <mediaAPPS+0x16c>)
 8004288:	885a      	ldrh	r2, [r3, #2]
 800428a:	4b22      	ldr	r3, [pc, #136]	@ (8004314 <mediaAPPS+0x174>)
 800428c:	825a      	strh	r2, [r3, #18]
		for(uint8_t i=0; i<M; i++)
 800428e:	2300      	movs	r3, #0
 8004290:	707b      	strb	r3, [r7, #1]
 8004292:	e010      	b.n	80042b6 <mediaAPPS+0x116>
			mediaSum1 = mediaSum1 + mediaApps1[i];
 8004294:	787b      	ldrb	r3, [r7, #1]
 8004296:	4a1e      	ldr	r2, [pc, #120]	@ (8004310 <mediaAPPS+0x170>)
 8004298:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	4413      	add	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
			mediaSum2 = mediaSum2 + mediaApps2[i];
 80042a2:	787b      	ldrb	r3, [r7, #1]
 80042a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004314 <mediaAPPS+0x174>)
 80042a6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80042aa:	88bb      	ldrh	r3, [r7, #4]
 80042ac:	4413      	add	r3, r2
 80042ae:	80bb      	strh	r3, [r7, #4]
		for(uint8_t i=0; i<M; i++)
 80042b0:	787b      	ldrb	r3, [r7, #1]
 80042b2:	3301      	adds	r3, #1
 80042b4:	707b      	strb	r3, [r7, #1]
 80042b6:	787b      	ldrb	r3, [r7, #1]
 80042b8:	2b09      	cmp	r3, #9
 80042ba:	d9eb      	bls.n	8004294 <mediaAPPS+0xf4>
        apps1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
 80042bc:	88fb      	ldrh	r3, [r7, #6]
 80042be:	4618      	mov	r0, r3
 80042c0:	f7fc fa3e 	bl	8000740 <__aeabi_ui2f>
 80042c4:	4603      	mov	r3, r0
 80042c6:	4914      	ldr	r1, [pc, #80]	@ (8004318 <mediaAPPS+0x178>)
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fc fb45 	bl	8000958 <__aeabi_fdiv>
 80042ce:	4603      	mov	r3, r0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fc fc03 	bl	8000adc <__aeabi_f2uiz>
 80042d6:	4603      	mov	r3, r0
 80042d8:	b29a      	uxth	r2, r3
 80042da:	4b10      	ldr	r3, [pc, #64]	@ (800431c <mediaAPPS+0x17c>)
 80042dc:	801a      	strh	r2, [r3, #0]
        apps2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
 80042de:	88bb      	ldrh	r3, [r7, #4]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fc fa2d 	bl	8000740 <__aeabi_ui2f>
 80042e6:	4603      	mov	r3, r0
 80042e8:	490b      	ldr	r1, [pc, #44]	@ (8004318 <mediaAPPS+0x178>)
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fc fb34 	bl	8000958 <__aeabi_fdiv>
 80042f0:	4603      	mov	r3, r0
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fc fbf2 	bl	8000adc <__aeabi_f2uiz>
 80042f8:	4603      	mov	r3, r0
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <mediaAPPS+0x180>)
 80042fe:	801a      	strh	r2, [r3, #0]
}
 8004300:	bf00      	nop
 8004302:	3708      	adds	r7, #8
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	200001b0 	.word	0x200001b0
 800430c:	200000d4 	.word	0x200000d4
 8004310:	20000184 	.word	0x20000184
 8004314:	20000198 	.word	0x20000198
 8004318:	41200000 	.word	0x41200000
 800431c:	200001ac 	.word	0x200001ac
 8004320:	200001ae 	.word	0x200001ae

08004324 <BPPC>:

#include "BPPC.h"

uint8_t bppcError = 0, stateError = 0;

int BPPC(){
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0

	if(appsReal > 250 && bseReal > 50){
 8004328:	4b1b      	ldr	r3, [pc, #108]	@ (8004398 <BPPC+0x74>)
 800432a:	881b      	ldrh	r3, [r3, #0]
 800432c:	2bfa      	cmp	r3, #250	@ 0xfa
 800432e:	d911      	bls.n	8004354 <BPPC+0x30>
 8004330:	4b1a      	ldr	r3, [pc, #104]	@ (800439c <BPPC+0x78>)
 8004332:	881b      	ldrh	r3, [r3, #0]
 8004334:	2b32      	cmp	r3, #50	@ 0x32
 8004336:	d90d      	bls.n	8004354 <BPPC+0x30>

		stateError = 1;
 8004338:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <BPPC+0x7c>)
 800433a:	2201      	movs	r2, #1
 800433c:	701a      	strb	r2, [r3, #0]
		bppcError = 1;
 800433e:	4b19      	ldr	r3, [pc, #100]	@ (80043a4 <BPPC+0x80>)
 8004340:	2201      	movs	r2, #1
 8004342:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8004344:	2201      	movs	r2, #1
 8004346:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800434a:	4817      	ldr	r0, [pc, #92]	@ (80043a8 <BPPC+0x84>)
 800434c:	f7fe fd2c 	bl	8002da8 <HAL_GPIO_WritePin>
		return 1;
 8004350:	2301      	movs	r3, #1
 8004352:	e01f      	b.n	8004394 <BPPC+0x70>
	}
	/* ps print o piloto deve soltar o pedal de acelerao para que saia do estado de erro*/
	else if (stateError && appsReal >
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <BPPC+0x7c>)
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00e      	beq.n	800437a <BPPC+0x56>
 800435c:	4b0e      	ldr	r3, [pc, #56]	@ (8004398 <BPPC+0x74>)
 800435e:	881b      	ldrh	r3, [r3, #0]
 8004360:	2b32      	cmp	r3, #50	@ 0x32
 8004362:	d90a      	bls.n	800437a <BPPC+0x56>


	50){

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8004364:	2201      	movs	r2, #1
 8004366:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800436a:	480f      	ldr	r0, [pc, #60]	@ (80043a8 <BPPC+0x84>)
 800436c:	f7fe fd1c 	bl	8002da8 <HAL_GPIO_WritePin>
		bppcError = 1;
 8004370:	4b0c      	ldr	r3, [pc, #48]	@ (80043a4 <BPPC+0x80>)
 8004372:	2201      	movs	r2, #1
 8004374:	701a      	strb	r2, [r3, #0]
		return 1;
 8004376:	2301      	movs	r3, #1
 8004378:	e00c      	b.n	8004394 <BPPC+0x70>
	}

	/* sem erro, ou apps em repouso*/

	stateError = 0;
 800437a:	4b09      	ldr	r3, [pc, #36]	@ (80043a0 <BPPC+0x7c>)
 800437c:	2200      	movs	r2, #0
 800437e:	701a      	strb	r2, [r3, #0]
	bppcError = 0;
 8004380:	4b08      	ldr	r3, [pc, #32]	@ (80043a4 <BPPC+0x80>)
 8004382:	2200      	movs	r2, #0
 8004384:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 8004386:	2200      	movs	r2, #0
 8004388:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800438c:	4806      	ldr	r0, [pc, #24]	@ (80043a8 <BPPC+0x84>)
 800438e:	f7fe fd0b 	bl	8002da8 <HAL_GPIO_WritePin>
	return 0;
 8004392:	2300      	movs	r3, #0

}
 8004394:	4618      	mov	r0, r3
 8004396:	bd80      	pop	{r7, pc}
 8004398:	2000017c 	.word	0x2000017c
 800439c:	200001bc 	.word	0x200001bc
 80043a0:	200001b2 	.word	0x200001b2
 80043a4:	200001b1 	.word	0x200001b1
 80043a8:	40010800 	.word	0x40010800

080043ac <BSE>:

/*
 * EDIT: erro de 10% nao  necessario.
 */

void BSE(){
 80043ac:	b598      	push	{r3, r4, r7, lr}
 80043ae:	af00      	add	r7, sp, #0

	mediabse();
 80043b0:	f000 f89c 	bl	80044ec <mediabse>

	//converte o adc de 0-4095 para 0-1000 para verificao de erro
	bse1 = (int)(((float)(bse1Raw - bse1Min)/(float)(bse1Max - bse1Min))*1000.0f);
 80043b4:	4b40      	ldr	r3, [pc, #256]	@ (80044b8 <BSE+0x10c>)
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	461a      	mov	r2, r3
 80043ba:	4b40      	ldr	r3, [pc, #256]	@ (80044bc <BSE+0x110>)
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fc f9c1 	bl	8000748 <__aeabi_i2f>
 80043c6:	4604      	mov	r4, r0
 80043c8:	4b3d      	ldr	r3, [pc, #244]	@ (80044c0 <BSE+0x114>)
 80043ca:	881b      	ldrh	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b3b      	ldr	r3, [pc, #236]	@ (80044bc <BSE+0x110>)
 80043d0:	881b      	ldrh	r3, [r3, #0]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fc f9b7 	bl	8000748 <__aeabi_i2f>
 80043da:	4603      	mov	r3, r0
 80043dc:	4619      	mov	r1, r3
 80043de:	4620      	mov	r0, r4
 80043e0:	f7fc faba 	bl	8000958 <__aeabi_fdiv>
 80043e4:	4603      	mov	r3, r0
 80043e6:	4937      	ldr	r1, [pc, #220]	@ (80044c4 <BSE+0x118>)
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7fc fa01 	bl	80007f0 <__aeabi_fmul>
 80043ee:	4603      	mov	r3, r0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fc fb4d 	bl	8000a90 <__aeabi_f2iz>
 80043f6:	4603      	mov	r3, r0
 80043f8:	4a33      	ldr	r2, [pc, #204]	@ (80044c8 <BSE+0x11c>)
 80043fa:	6013      	str	r3, [r2, #0]
	bse2 = (int)(((float)(bse2Raw - bse2Min)/(float)(bse2Max - bse2Min))*1000.0f);
 80043fc:	4b33      	ldr	r3, [pc, #204]	@ (80044cc <BSE+0x120>)
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	4b33      	ldr	r3, [pc, #204]	@ (80044d0 <BSE+0x124>)
 8004404:	881b      	ldrh	r3, [r3, #0]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	4618      	mov	r0, r3
 800440a:	f7fc f99d 	bl	8000748 <__aeabi_i2f>
 800440e:	4604      	mov	r4, r0
 8004410:	4b30      	ldr	r3, [pc, #192]	@ (80044d4 <BSE+0x128>)
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	4b2e      	ldr	r3, [pc, #184]	@ (80044d0 <BSE+0x124>)
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	4618      	mov	r0, r3
 800441e:	f7fc f993 	bl	8000748 <__aeabi_i2f>
 8004422:	4603      	mov	r3, r0
 8004424:	4619      	mov	r1, r3
 8004426:	4620      	mov	r0, r4
 8004428:	f7fc fa96 	bl	8000958 <__aeabi_fdiv>
 800442c:	4603      	mov	r3, r0
 800442e:	4925      	ldr	r1, [pc, #148]	@ (80044c4 <BSE+0x118>)
 8004430:	4618      	mov	r0, r3
 8004432:	f7fc f9dd 	bl	80007f0 <__aeabi_fmul>
 8004436:	4603      	mov	r3, r0
 8004438:	4618      	mov	r0, r3
 800443a:	f7fc fb29 	bl	8000a90 <__aeabi_f2iz>
 800443e:	4603      	mov	r3, r0
 8004440:	4a25      	ldr	r2, [pc, #148]	@ (80044d8 <BSE+0x12c>)
 8004442:	6013      	str	r3, [r2, #0]

	//erro curta com vcc ou gnd
	if(/*bse1Raw <= 0 || bse1Raw >= 4095  ||*/ bse2Raw <= 0 || bse2Raw >= 4095){
 8004444:	4b21      	ldr	r3, [pc, #132]	@ (80044cc <BSE+0x120>)
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <BSE+0xac>
 800444c:	4b1f      	ldr	r3, [pc, #124]	@ (80044cc <BSE+0x120>)
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004454:	4293      	cmp	r3, r2
 8004456:	d90e      	bls.n	8004476 <BSE+0xca>

		bseError = 1;
 8004458:	4b20      	ldr	r3, [pc, #128]	@ (80044dc <BSE+0x130>)
 800445a:	2201      	movs	r2, #1
 800445c:	701a      	strb	r2, [r3, #0]
		//bseErrorFlag = 0;
		bseReal = 0;
 800445e:	4b20      	ldr	r3, [pc, #128]	@ (80044e0 <BSE+0x134>)
 8004460:	2200      	movs	r2, #0
 8004462:	801a      	strh	r2, [r3, #0]
		appsReal = 0;
 8004464:	4b1f      	ldr	r3, [pc, #124]	@ (80044e4 <BSE+0x138>)
 8004466:	2200      	movs	r2, #0
 8004468:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800446a:	2201      	movs	r2, #1
 800446c:	2102      	movs	r1, #2
 800446e:	481e      	ldr	r0, [pc, #120]	@ (80044e8 <BSE+0x13c>)
 8004470:	f7fe fc9a 	bl	8002da8 <HAL_GPIO_WritePin>
 8004474:	e01d      	b.n	80044b2 <BSE+0x106>
	//	bse_Error_Counter();
	//}

	//sem erros
	else{
		if(bse2>1000){
 8004476:	4b18      	ldr	r3, [pc, #96]	@ (80044d8 <BSE+0x12c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800447e:	dd03      	ble.n	8004488 <BSE+0xdc>
			bse2 = 1000;
 8004480:	4b15      	ldr	r3, [pc, #84]	@ (80044d8 <BSE+0x12c>)
 8004482:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004486:	601a      	str	r2, [r3, #0]
		}
		if(bse2<50){
 8004488:	4b13      	ldr	r3, [pc, #76]	@ (80044d8 <BSE+0x12c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b31      	cmp	r3, #49	@ 0x31
 800448e:	dc02      	bgt.n	8004496 <BSE+0xea>
			bse2 = 0;
 8004490:	4b11      	ldr	r3, [pc, #68]	@ (80044d8 <BSE+0x12c>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]
		}
		//bseErrorFlag = 0;
		bseError = 0;
 8004496:	4b11      	ldr	r3, [pc, #68]	@ (80044dc <BSE+0x130>)
 8004498:	2200      	movs	r2, #0
 800449a:	701a      	strb	r2, [r3, #0]
		bseReal = bse2;
 800449c:	4b0e      	ldr	r3, [pc, #56]	@ (80044d8 <BSE+0x12c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	4b0f      	ldr	r3, [pc, #60]	@ (80044e0 <BSE+0x134>)
 80044a4:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80044a6:	2200      	movs	r2, #0
 80044a8:	2102      	movs	r1, #2
 80044aa:	480f      	ldr	r0, [pc, #60]	@ (80044e8 <BSE+0x13c>)
 80044ac:	f7fe fc7c 	bl	8002da8 <HAL_GPIO_WritePin>
	}

}
 80044b0:	bf00      	nop
 80044b2:	bf00      	nop
 80044b4:	bd98      	pop	{r3, r4, r7, pc}
 80044b6:	bf00      	nop
 80044b8:	200001ec 	.word	0x200001ec
 80044bc:	200001be 	.word	0x200001be
 80044c0:	20000012 	.word	0x20000012
 80044c4:	447a0000 	.word	0x447a0000
 80044c8:	200001b4 	.word	0x200001b4
 80044cc:	200001ee 	.word	0x200001ee
 80044d0:	20000014 	.word	0x20000014
 80044d4:	20000016 	.word	0x20000016
 80044d8:	200001b8 	.word	0x200001b8
 80044dc:	200001c0 	.word	0x200001c0
 80044e0:	200001bc 	.word	0x200001bc
 80044e4:	2000017c 	.word	0x2000017c
 80044e8:	40010800 	.word	0x40010800

080044ec <mediabse>:
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
//			}
//		}
//}

void mediabse(){
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0

	uint16_t mediaSum1 = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	80fb      	strh	r3, [r7, #6]
	uint16_t mediaSum2 = 0;
 80044f6:	2300      	movs	r3, #0
 80044f8:	80bb      	strh	r3, [r7, #4]

	if(!firstReadBSE)
 80044fa:	4b56      	ldr	r3, [pc, #344]	@ (8004654 <mediabse+0x168>)
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d148      	bne.n	8004594 <mediabse+0xa8>
	{
		for(uint8_t i=0; i<M; i++)
 8004502:	2300      	movs	r3, #0
 8004504:	70fb      	strb	r3, [r7, #3]
 8004506:	e01c      	b.n	8004542 <mediabse+0x56>
		{
			mediabse1[i] = adcRaw[2];
 8004508:	78fb      	ldrb	r3, [r7, #3]
 800450a:	4a53      	ldr	r2, [pc, #332]	@ (8004658 <mediabse+0x16c>)
 800450c:	8891      	ldrh	r1, [r2, #4]
 800450e:	4a53      	ldr	r2, [pc, #332]	@ (800465c <mediabse+0x170>)
 8004510:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			mediabse2[i] = adcRaw[3];
 8004514:	78fb      	ldrb	r3, [r7, #3]
 8004516:	4a50      	ldr	r2, [pc, #320]	@ (8004658 <mediabse+0x16c>)
 8004518:	88d1      	ldrh	r1, [r2, #6]
 800451a:	4a51      	ldr	r2, [pc, #324]	@ (8004660 <mediabse+0x174>)
 800451c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			mediaSum1 += mediabse1[i];
 8004520:	78fb      	ldrb	r3, [r7, #3]
 8004522:	4a4e      	ldr	r2, [pc, #312]	@ (800465c <mediabse+0x170>)
 8004524:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004528:	88fb      	ldrh	r3, [r7, #6]
 800452a:	4413      	add	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
			mediaSum2 += mediabse2[i];
 800452e:	78fb      	ldrb	r3, [r7, #3]
 8004530:	4a4b      	ldr	r2, [pc, #300]	@ (8004660 <mediabse+0x174>)
 8004532:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004536:	88bb      	ldrh	r3, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	80bb      	strh	r3, [r7, #4]
		for(uint8_t i=0; i<M; i++)
 800453c:	78fb      	ldrb	r3, [r7, #3]
 800453e:	3301      	adds	r3, #1
 8004540:	70fb      	strb	r3, [r7, #3]
 8004542:	78fb      	ldrb	r3, [r7, #3]
 8004544:	2b09      	cmp	r3, #9
 8004546:	d9df      	bls.n	8004508 <mediabse+0x1c>
		}
        bse1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	4618      	mov	r0, r3
 800454c:	f7fc f8f8 	bl	8000740 <__aeabi_ui2f>
 8004550:	4603      	mov	r3, r0
 8004552:	4944      	ldr	r1, [pc, #272]	@ (8004664 <mediabse+0x178>)
 8004554:	4618      	mov	r0, r3
 8004556:	f7fc f9ff 	bl	8000958 <__aeabi_fdiv>
 800455a:	4603      	mov	r3, r0
 800455c:	4618      	mov	r0, r3
 800455e:	f7fc fabd 	bl	8000adc <__aeabi_f2uiz>
 8004562:	4603      	mov	r3, r0
 8004564:	b29a      	uxth	r2, r3
 8004566:	4b40      	ldr	r3, [pc, #256]	@ (8004668 <mediabse+0x17c>)
 8004568:	801a      	strh	r2, [r3, #0]
        bse2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
 800456a:	88bb      	ldrh	r3, [r7, #4]
 800456c:	4618      	mov	r0, r3
 800456e:	f7fc f8e7 	bl	8000740 <__aeabi_ui2f>
 8004572:	4603      	mov	r3, r0
 8004574:	493b      	ldr	r1, [pc, #236]	@ (8004664 <mediabse+0x178>)
 8004576:	4618      	mov	r0, r3
 8004578:	f7fc f9ee 	bl	8000958 <__aeabi_fdiv>
 800457c:	4603      	mov	r3, r0
 800457e:	4618      	mov	r0, r3
 8004580:	f7fc faac 	bl	8000adc <__aeabi_f2uiz>
 8004584:	4603      	mov	r3, r0
 8004586:	b29a      	uxth	r2, r3
 8004588:	4b38      	ldr	r3, [pc, #224]	@ (800466c <mediabse+0x180>)
 800458a:	801a      	strh	r2, [r3, #0]
		firstReadBSE = 1;
 800458c:	4b31      	ldr	r3, [pc, #196]	@ (8004654 <mediabse+0x168>)
 800458e:	2201      	movs	r2, #1
 8004590:	701a      	strb	r2, [r3, #0]
			mediaSum2 = mediaSum2 + mediabse2[i];
		}
        bse1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
        bse2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
	}
}
 8004592:	e05b      	b.n	800464c <mediabse+0x160>
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 8004594:	2300      	movs	r3, #0
 8004596:	70bb      	strb	r3, [r7, #2]
 8004598:	e014      	b.n	80045c4 <mediabse+0xd8>
			mediabse1[i] = mediabse1[i+1];
 800459a:	78bb      	ldrb	r3, [r7, #2]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	78bb      	ldrb	r3, [r7, #2]
 80045a0:	492e      	ldr	r1, [pc, #184]	@ (800465c <mediabse+0x170>)
 80045a2:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80045a6:	4a2d      	ldr	r2, [pc, #180]	@ (800465c <mediabse+0x170>)
 80045a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			mediabse2[i] = mediabse2[i+1];
 80045ac:	78bb      	ldrb	r3, [r7, #2]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	78bb      	ldrb	r3, [r7, #2]
 80045b2:	492b      	ldr	r1, [pc, #172]	@ (8004660 <mediabse+0x174>)
 80045b4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80045b8:	4a29      	ldr	r2, [pc, #164]	@ (8004660 <mediabse+0x174>)
 80045ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 80045be:	78bb      	ldrb	r3, [r7, #2]
 80045c0:	3301      	adds	r3, #1
 80045c2:	70bb      	strb	r3, [r7, #2]
 80045c4:	78bb      	ldrb	r3, [r7, #2]
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d9e7      	bls.n	800459a <mediabse+0xae>
		mediabse1[M-1] = adcRaw[2]; //atualiza o ultimo espao do vetor
 80045ca:	4b23      	ldr	r3, [pc, #140]	@ (8004658 <mediabse+0x16c>)
 80045cc:	889a      	ldrh	r2, [r3, #4]
 80045ce:	4b23      	ldr	r3, [pc, #140]	@ (800465c <mediabse+0x170>)
 80045d0:	825a      	strh	r2, [r3, #18]
		mediabse2[M-1] = adcRaw[3];
 80045d2:	4b21      	ldr	r3, [pc, #132]	@ (8004658 <mediabse+0x16c>)
 80045d4:	88da      	ldrh	r2, [r3, #6]
 80045d6:	4b22      	ldr	r3, [pc, #136]	@ (8004660 <mediabse+0x174>)
 80045d8:	825a      	strh	r2, [r3, #18]
		for(uint8_t i=0; i<M; i++)
 80045da:	2300      	movs	r3, #0
 80045dc:	707b      	strb	r3, [r7, #1]
 80045de:	e010      	b.n	8004602 <mediabse+0x116>
			mediaSum1 = mediaSum1 + mediabse1[i];
 80045e0:	787b      	ldrb	r3, [r7, #1]
 80045e2:	4a1e      	ldr	r2, [pc, #120]	@ (800465c <mediabse+0x170>)
 80045e4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80045e8:	88fb      	ldrh	r3, [r7, #6]
 80045ea:	4413      	add	r3, r2
 80045ec:	80fb      	strh	r3, [r7, #6]
			mediaSum2 = mediaSum2 + mediabse2[i];
 80045ee:	787b      	ldrb	r3, [r7, #1]
 80045f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004660 <mediabse+0x174>)
 80045f2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80045f6:	88bb      	ldrh	r3, [r7, #4]
 80045f8:	4413      	add	r3, r2
 80045fa:	80bb      	strh	r3, [r7, #4]
		for(uint8_t i=0; i<M; i++)
 80045fc:	787b      	ldrb	r3, [r7, #1]
 80045fe:	3301      	adds	r3, #1
 8004600:	707b      	strb	r3, [r7, #1]
 8004602:	787b      	ldrb	r3, [r7, #1]
 8004604:	2b09      	cmp	r3, #9
 8004606:	d9eb      	bls.n	80045e0 <mediabse+0xf4>
        bse1Raw = (uint16_t)((float)mediaSum1 / 10.0f);
 8004608:	88fb      	ldrh	r3, [r7, #6]
 800460a:	4618      	mov	r0, r3
 800460c:	f7fc f898 	bl	8000740 <__aeabi_ui2f>
 8004610:	4603      	mov	r3, r0
 8004612:	4914      	ldr	r1, [pc, #80]	@ (8004664 <mediabse+0x178>)
 8004614:	4618      	mov	r0, r3
 8004616:	f7fc f99f 	bl	8000958 <__aeabi_fdiv>
 800461a:	4603      	mov	r3, r0
 800461c:	4618      	mov	r0, r3
 800461e:	f7fc fa5d 	bl	8000adc <__aeabi_f2uiz>
 8004622:	4603      	mov	r3, r0
 8004624:	b29a      	uxth	r2, r3
 8004626:	4b10      	ldr	r3, [pc, #64]	@ (8004668 <mediabse+0x17c>)
 8004628:	801a      	strh	r2, [r3, #0]
        bse2Raw = (uint16_t)((float)mediaSum2 / 10.0f);
 800462a:	88bb      	ldrh	r3, [r7, #4]
 800462c:	4618      	mov	r0, r3
 800462e:	f7fc f887 	bl	8000740 <__aeabi_ui2f>
 8004632:	4603      	mov	r3, r0
 8004634:	490b      	ldr	r1, [pc, #44]	@ (8004664 <mediabse+0x178>)
 8004636:	4618      	mov	r0, r3
 8004638:	f7fc f98e 	bl	8000958 <__aeabi_fdiv>
 800463c:	4603      	mov	r3, r0
 800463e:	4618      	mov	r0, r3
 8004640:	f7fc fa4c 	bl	8000adc <__aeabi_f2uiz>
 8004644:	4603      	mov	r3, r0
 8004646:	b29a      	uxth	r2, r3
 8004648:	4b08      	ldr	r3, [pc, #32]	@ (800466c <mediabse+0x180>)
 800464a:	801a      	strh	r2, [r3, #0]
}
 800464c:	bf00      	nop
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	200001f0 	.word	0x200001f0
 8004658:	200000d4 	.word	0x200000d4
 800465c:	200001c4 	.word	0x200001c4
 8004660:	200001d8 	.word	0x200001d8
 8004664:	41200000 	.word	0x41200000
 8004668:	200001ec 	.word	0x200001ec
 800466c:	200001ee 	.word	0x200001ee

08004670 <mediavolante>:
uint16_t volReal;




void mediavolante(){
 8004670:	b590      	push	{r4, r7, lr}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0

	volatile uint16_t mediaSum1 = 0;
 8004676:	2300      	movs	r3, #0
 8004678:	807b      	strh	r3, [r7, #2]
	volatile uint16_t volBuffer;

	if(!firstReadVol)
 800467a:	4b50      	ldr	r3, [pc, #320]	@ (80047bc <mediavolante+0x14c>)
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d12e      	bne.n	80046e0 <mediavolante+0x70>
	{
		for(uint8_t i=0; i<M; i++)
 8004682:	2300      	movs	r3, #0
 8004684:	71fb      	strb	r3, [r7, #7]
 8004686:	e011      	b.n	80046ac <mediavolante+0x3c>
		{
			mediavol[i] = adcRaw[4];
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	4a4d      	ldr	r2, [pc, #308]	@ (80047c0 <mediavolante+0x150>)
 800468c:	8911      	ldrh	r1, [r2, #8]
 800468e:	4a4d      	ldr	r2, [pc, #308]	@ (80047c4 <mediavolante+0x154>)
 8004690:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			mediaSum1 += mediavol[i];
 8004694:	79fb      	ldrb	r3, [r7, #7]
 8004696:	4a4b      	ldr	r2, [pc, #300]	@ (80047c4 <mediavolante+0x154>)
 8004698:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800469c:	887b      	ldrh	r3, [r7, #2]
 800469e:	b29b      	uxth	r3, r3
 80046a0:	4413      	add	r3, r2
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	807b      	strh	r3, [r7, #2]
		for(uint8_t i=0; i<M; i++)
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	3301      	adds	r3, #1
 80046aa:	71fb      	strb	r3, [r7, #7]
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	2b09      	cmp	r3, #9
 80046b0:	d9ea      	bls.n	8004688 <mediavolante+0x18>

		}
        volRaw = (uint16_t)((float)mediaSum1 / 10.0f);
 80046b2:	887b      	ldrh	r3, [r7, #2]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc f842 	bl	8000740 <__aeabi_ui2f>
 80046bc:	4603      	mov	r3, r0
 80046be:	4942      	ldr	r1, [pc, #264]	@ (80047c8 <mediavolante+0x158>)
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7fc f949 	bl	8000958 <__aeabi_fdiv>
 80046c6:	4603      	mov	r3, r0
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fc fa07 	bl	8000adc <__aeabi_f2uiz>
 80046ce:	4603      	mov	r3, r0
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	461a      	mov	r2, r3
 80046d4:	4b3d      	ldr	r3, [pc, #244]	@ (80047cc <mediavolante+0x15c>)
 80046d6:	601a      	str	r2, [r3, #0]
		firstReadVol = 1;
 80046d8:	4b38      	ldr	r3, [pc, #224]	@ (80047bc <mediavolante+0x14c>)
 80046da:	2201      	movs	r2, #1
 80046dc:	701a      	strb	r2, [r3, #0]
 80046de:	e038      	b.n	8004752 <mediavolante+0xe2>
	}

	else
	{
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 80046e0:	2300      	movs	r3, #0
 80046e2:	71bb      	strb	r3, [r7, #6]
 80046e4:	e00b      	b.n	80046fe <mediavolante+0x8e>
		{
			mediavol[i] = mediavol[i+1];
 80046e6:	79bb      	ldrb	r3, [r7, #6]
 80046e8:	1c5a      	adds	r2, r3, #1
 80046ea:	79bb      	ldrb	r3, [r7, #6]
 80046ec:	4935      	ldr	r1, [pc, #212]	@ (80047c4 <mediavolante+0x154>)
 80046ee:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80046f2:	4a34      	ldr	r2, [pc, #208]	@ (80047c4 <mediavolante+0x154>)
 80046f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint8_t i=0; i< (M-1); i++) //move cada valor uma posio para trs no vetor
 80046f8:	79bb      	ldrb	r3, [r7, #6]
 80046fa:	3301      	adds	r3, #1
 80046fc:	71bb      	strb	r3, [r7, #6]
 80046fe:	79bb      	ldrb	r3, [r7, #6]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d9f0      	bls.n	80046e6 <mediavolante+0x76>

		}
		mediavol[M-1] = adcRaw[4]; //atualiza o ultimo espao do vetor
 8004704:	4b2e      	ldr	r3, [pc, #184]	@ (80047c0 <mediavolante+0x150>)
 8004706:	891a      	ldrh	r2, [r3, #8]
 8004708:	4b2e      	ldr	r3, [pc, #184]	@ (80047c4 <mediavolante+0x154>)
 800470a:	825a      	strh	r2, [r3, #18]

		for(uint8_t i=0; i<M; i++)
 800470c:	2300      	movs	r3, #0
 800470e:	717b      	strb	r3, [r7, #5]
 8004710:	e00b      	b.n	800472a <mediavolante+0xba>
		{
			mediaSum1 = mediaSum1 + mediavol[i];
 8004712:	797b      	ldrb	r3, [r7, #5]
 8004714:	4a2b      	ldr	r2, [pc, #172]	@ (80047c4 <mediavolante+0x154>)
 8004716:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800471a:	887b      	ldrh	r3, [r7, #2]
 800471c:	b29b      	uxth	r3, r3
 800471e:	4413      	add	r3, r2
 8004720:	b29b      	uxth	r3, r3
 8004722:	807b      	strh	r3, [r7, #2]
		for(uint8_t i=0; i<M; i++)
 8004724:	797b      	ldrb	r3, [r7, #5]
 8004726:	3301      	adds	r3, #1
 8004728:	717b      	strb	r3, [r7, #5]
 800472a:	797b      	ldrb	r3, [r7, #5]
 800472c:	2b09      	cmp	r3, #9
 800472e:	d9f0      	bls.n	8004712 <mediavolante+0xa2>

		}
        volRaw = (int)((float)mediaSum1 / 10.0f);
 8004730:	887b      	ldrh	r3, [r7, #2]
 8004732:	b29b      	uxth	r3, r3
 8004734:	4618      	mov	r0, r3
 8004736:	f7fc f803 	bl	8000740 <__aeabi_ui2f>
 800473a:	4603      	mov	r3, r0
 800473c:	4922      	ldr	r1, [pc, #136]	@ (80047c8 <mediavolante+0x158>)
 800473e:	4618      	mov	r0, r3
 8004740:	f7fc f90a 	bl	8000958 <__aeabi_fdiv>
 8004744:	4603      	mov	r3, r0
 8004746:	4618      	mov	r0, r3
 8004748:	f7fc f9a2 	bl	8000a90 <__aeabi_f2iz>
 800474c:	4603      	mov	r3, r0
 800474e:	4a1f      	ldr	r2, [pc, #124]	@ (80047cc <mediavolante+0x15c>)
 8004750:	6013      	str	r3, [r2, #0]
	}

	volBuffer = (int)(((float)(volRaw - volMin)/(float)(volMax - volMin))*1800.0f);
 8004752:	4b1e      	ldr	r3, [pc, #120]	@ (80047cc <mediavolante+0x15c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a1e      	ldr	r2, [pc, #120]	@ (80047d0 <mediavolante+0x160>)
 8004758:	8812      	ldrh	r2, [r2, #0]
 800475a:	1a9b      	subs	r3, r3, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f7fb fff3 	bl	8000748 <__aeabi_i2f>
 8004762:	4604      	mov	r4, r0
 8004764:	4b1b      	ldr	r3, [pc, #108]	@ (80047d4 <mediavolante+0x164>)
 8004766:	881b      	ldrh	r3, [r3, #0]
 8004768:	461a      	mov	r2, r3
 800476a:	4b19      	ldr	r3, [pc, #100]	@ (80047d0 <mediavolante+0x160>)
 800476c:	881b      	ldrh	r3, [r3, #0]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	4618      	mov	r0, r3
 8004772:	f7fb ffe9 	bl	8000748 <__aeabi_i2f>
 8004776:	4603      	mov	r3, r0
 8004778:	4619      	mov	r1, r3
 800477a:	4620      	mov	r0, r4
 800477c:	f7fc f8ec 	bl	8000958 <__aeabi_fdiv>
 8004780:	4603      	mov	r3, r0
 8004782:	4915      	ldr	r1, [pc, #84]	@ (80047d8 <mediavolante+0x168>)
 8004784:	4618      	mov	r0, r3
 8004786:	f7fc f833 	bl	80007f0 <__aeabi_fmul>
 800478a:	4603      	mov	r3, r0
 800478c:	4618      	mov	r0, r3
 800478e:	f7fc f97f 	bl	8000a90 <__aeabi_f2iz>
 8004792:	4603      	mov	r3, r0
 8004794:	b29b      	uxth	r3, r3
 8004796:	803b      	strh	r3, [r7, #0]
	if(volBuffer>1800){
 8004798:	883b      	ldrh	r3, [r7, #0]
 800479a:	b29b      	uxth	r3, r3
 800479c:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80047a0:	d902      	bls.n	80047a8 <mediavolante+0x138>
		volBuffer = 1800;
 80047a2:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 80047a6:	803b      	strh	r3, [r7, #0]
	}
	if(volBuffer<0){
 80047a8:	883b      	ldrh	r3, [r7, #0]
		volBuffer = 0;
	}
	volReal = volBuffer;
 80047aa:	883b      	ldrh	r3, [r7, #0]
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <mediavolante+0x16c>)
 80047b0:	801a      	strh	r2, [r3, #0]
}
 80047b2:	bf00      	nop
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd90      	pop	{r4, r7, pc}
 80047ba:	bf00      	nop
 80047bc:	2000020c 	.word	0x2000020c
 80047c0:	200000d4 	.word	0x200000d4
 80047c4:	200001f4 	.word	0x200001f4
 80047c8:	41200000 	.word	0x41200000
 80047cc:	20000208 	.word	0x20000208
 80047d0:	20000018 	.word	0x20000018
 80047d4:	2000001a 	.word	0x2000001a
 80047d8:	44e10000 	.word	0x44e10000
 80047dc:	2000020e 	.word	0x2000020e

080047e0 <HAL_GPIO_EXTI_Callback>:

extern TIM_HandleTypeDef htim3;
uint8_t exti8Flag;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	4603      	mov	r3, r0
 80047e8:	80fb      	strh	r3, [r7, #6]


	if (GPIO_Pin == GPIO_PIN_8 && bseReal > 50) {
 80047ea:	88fb      	ldrh	r3, [r7, #6]
 80047ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f0:	d119      	bne.n	8004826 <HAL_GPIO_EXTI_Callback+0x46>
 80047f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004830 <HAL_GPIO_EXTI_Callback+0x50>)
 80047f4:	881b      	ldrh	r3, [r3, #0]
 80047f6:	2b32      	cmp	r3, #50	@ 0x32
 80047f8:	d915      	bls.n	8004826 <HAL_GPIO_EXTI_Callback+0x46>

		can_boto();
 80047fa:	f000 f97f 	bl	8004afc <can_boto>

		/*desliga a interrupo no pino PA8 pra evitar multiplas interrupes dentro de 0.5s:
		 * isso salva do efeito de bouncing, lgica bem foda, so genial*/

		EXTI->IMR &= ~EXTI_IMR_IM8; //desliga as interrupes da linha EXTI8
 80047fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004834 <HAL_GPIO_EXTI_Callback+0x54>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a0c      	ldr	r2, [pc, #48]	@ (8004834 <HAL_GPIO_EXTI_Callback+0x54>)
 8004804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004808:	6013      	str	r3, [r2, #0]

		__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
 800480a:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <HAL_GPIO_EXTI_Callback+0x58>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f06f 0201 	mvn.w	r2, #1
 8004812:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&htim3); //0.5s
 8004814:	4808      	ldr	r0, [pc, #32]	@ (8004838 <HAL_GPIO_EXTI_Callback+0x58>)
 8004816:	f7fe fff5 	bl	8003804 <HAL_TIM_Base_Start_IT>

		exti8Flag++; //so pra ver em debug
 800481a:	4b08      	ldr	r3, [pc, #32]	@ (800483c <HAL_GPIO_EXTI_Callback+0x5c>)
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	3301      	adds	r3, #1
 8004820:	b2da      	uxtb	r2, r3
 8004822:	4b06      	ldr	r3, [pc, #24]	@ (800483c <HAL_GPIO_EXTI_Callback+0x5c>)
 8004824:	701a      	strb	r2, [r3, #0]

	}

}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	200001bc 	.word	0x200001bc
 8004834:	40010400 	.word	0x40010400
 8004838:	20000128 	.word	0x20000128
 800483c:	20000210 	.word	0x20000210

08004840 <can_enviar>:
uint8_t txData0[8], txData1[6], txData2[7], txBotao[1], canFlag[3];
uint8_t count[3] = {0, 0, 0};



void can_enviar(){
 8004840:	b580      	push	{r7, lr}
 8004842:	b090      	sub	sp, #64	@ 0x40
 8004844:	af00      	add	r7, sp, #0
	 * bit 4, 5: volReal
	 * bit 6: erros
	 * bit 7: contagem
	 */

	txHeader.StdId = 0x080;
 8004846:	2380      	movs	r3, #128	@ 0x80
 8004848:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.IDE = CAN_ID_STD;
 800484a:	2300      	movs	r3, #0
 800484c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	txHeader.RTR = CAN_RTR_DATA;
 800484e:	2300      	movs	r3, #0
 8004850:	633b      	str	r3, [r7, #48]	@ 0x30
	txHeader.DLC = 8;
 8004852:	2308      	movs	r3, #8
 8004854:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t txMailbox0;

	uint16_t data0[3] = {appsReal, bseReal, volReal};
 8004856:	4b98      	ldr	r3, [pc, #608]	@ (8004ab8 <can_enviar+0x278>)
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	833b      	strh	r3, [r7, #24]
 800485c:	4b97      	ldr	r3, [pc, #604]	@ (8004abc <can_enviar+0x27c>)
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	837b      	strh	r3, [r7, #26]
 8004862:	4b97      	ldr	r3, [pc, #604]	@ (8004ac0 <can_enviar+0x280>)
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	83bb      	strh	r3, [r7, #28]
	for(uint8_t i = 0; i < 3; i++){
 8004868:	2300      	movs	r3, #0
 800486a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800486e:	e021      	b.n	80048b4 <can_enviar+0x74>
		txData0[i*2] = (data0[i] >> 8) & 0xFF;
 8004870:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	3340      	adds	r3, #64	@ 0x40
 8004878:	443b      	add	r3, r7
 800487a:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 800487e:	0a1b      	lsrs	r3, r3, #8
 8004880:	b29a      	uxth	r2, r3
 8004882:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	b2d1      	uxtb	r1, r2
 800488a:	4a8e      	ldr	r2, [pc, #568]	@ (8004ac4 <can_enviar+0x284>)
 800488c:	54d1      	strb	r1, [r2, r3]
		txData0[i*2 + 1] = data0[i] & 0xFF;
 800488e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	3340      	adds	r3, #64	@ 0x40
 8004896:	443b      	add	r3, r7
 8004898:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 800489c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	3301      	adds	r3, #1
 80048a4:	b2d1      	uxtb	r1, r2
 80048a6:	4a87      	ldr	r2, [pc, #540]	@ (8004ac4 <can_enviar+0x284>)
 80048a8:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 3; i++){
 80048aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80048ae:	3301      	adds	r3, #1
 80048b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80048b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d9d9      	bls.n	8004870 <can_enviar+0x30>
	}

	uint8_t erros = 0;
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	erros |= (appsError & 0x01) << 2;
 80048c2:	4b81      	ldr	r3, [pc, #516]	@ (8004ac8 <can_enviar+0x288>)
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	b25b      	sxtb	r3, r3
 80048ca:	f003 0304 	and.w	r3, r3, #4
 80048ce:	b25a      	sxtb	r2, r3
 80048d0:	f997 303c 	ldrsb.w	r3, [r7, #60]	@ 0x3c
 80048d4:	4313      	orrs	r3, r2
 80048d6:	b25b      	sxtb	r3, r3
 80048d8:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	erros |= (bseError & 0x01) << 1;
 80048dc:	4b7b      	ldr	r3, [pc, #492]	@ (8004acc <can_enviar+0x28c>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	b25b      	sxtb	r3, r3
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	b25a      	sxtb	r2, r3
 80048ea:	f997 303c 	ldrsb.w	r3, [r7, #60]	@ 0x3c
 80048ee:	4313      	orrs	r3, r2
 80048f0:	b25b      	sxtb	r3, r3
 80048f2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	erros |= (bppcError & 0x01);
 80048f6:	4b76      	ldr	r3, [pc, #472]	@ (8004ad0 <can_enviar+0x290>)
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	b25b      	sxtb	r3, r3
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	b25a      	sxtb	r2, r3
 8004902:	f997 303c 	ldrsb.w	r3, [r7, #60]	@ 0x3c
 8004906:	4313      	orrs	r3, r2
 8004908:	b25b      	sxtb	r3, r3
 800490a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

	txData0[6] = erros;
 800490e:	4a6d      	ldr	r2, [pc, #436]	@ (8004ac4 <can_enviar+0x284>)
 8004910:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004914:	7193      	strb	r3, [r2, #6]

	txData0[7] = count[0];
 8004916:	4b6f      	ldr	r3, [pc, #444]	@ (8004ad4 <can_enviar+0x294>)
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac4 <can_enviar+0x284>)
 800491c:	71da      	strb	r2, [r3, #7]
	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData0, &txMailbox0) != HAL_OK){
 800491e:	f107 0320 	add.w	r3, r7, #32
 8004922:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004926:	4a67      	ldr	r2, [pc, #412]	@ (8004ac4 <can_enviar+0x284>)
 8004928:	486b      	ldr	r0, [pc, #428]	@ (8004ad8 <can_enviar+0x298>)
 800492a:	f7fd fac1 	bl	8001eb0 <HAL_CAN_AddTxMessage>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <can_enviar+0xfc>
		canFlag[0] = 1;
 8004934:	4b69      	ldr	r3, [pc, #420]	@ (8004adc <can_enviar+0x29c>)
 8004936:	2201      	movs	r2, #1
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e002      	b.n	8004942 <can_enviar+0x102>
	}
	else{
		canFlag[0] = 0;
 800493c:	4b67      	ldr	r3, [pc, #412]	@ (8004adc <can_enviar+0x29c>)
 800493e:	2200      	movs	r2, #0
 8004940:	701a      	strb	r2, [r3, #0]
	}
	count[0]++;
 8004942:	4b64      	ldr	r3, [pc, #400]	@ (8004ad4 <can_enviar+0x294>)
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	3301      	adds	r3, #1
 8004948:	b2da      	uxtb	r2, r3
 800494a:	4b62      	ldr	r3, [pc, #392]	@ (8004ad4 <can_enviar+0x294>)
 800494c:	701a      	strb	r2, [r3, #0]
	 * bit 2, 3: apps2Raw
	 * bit 4: flags de erro
	 * bit 5: contagem de mensagem
	 */

	txHeader.StdId = 0x090;
 800494e:	2390      	movs	r3, #144	@ 0x90
 8004950:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.IDE = CAN_ID_STD;
 8004952:	2300      	movs	r3, #0
 8004954:	62fb      	str	r3, [r7, #44]	@ 0x2c
	txHeader.RTR = CAN_RTR_DATA;
 8004956:	2300      	movs	r3, #0
 8004958:	633b      	str	r3, [r7, #48]	@ 0x30
	txHeader.DLC = 6;
 800495a:	2306      	movs	r3, #6
 800495c:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t txMailbox1;

	uint16_t data1[2] = {apps1Raw, apps2Raw};
 800495e:	4b60      	ldr	r3, [pc, #384]	@ (8004ae0 <can_enviar+0x2a0>)
 8004960:	881b      	ldrh	r3, [r3, #0]
 8004962:	823b      	strh	r3, [r7, #16]
 8004964:	4b5f      	ldr	r3, [pc, #380]	@ (8004ae4 <can_enviar+0x2a4>)
 8004966:	881b      	ldrh	r3, [r3, #0]
 8004968:	827b      	strh	r3, [r7, #18]
	for (uint8_t i =0; i < 2; i++){
 800496a:	2300      	movs	r3, #0
 800496c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8004970:	e021      	b.n	80049b6 <can_enviar+0x176>
		txData1[i*2] = (data1[i] >> 8) & 0xFF;
 8004972:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	3340      	adds	r3, #64	@ 0x40
 800497a:	443b      	add	r3, r7
 800497c:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8004980:	0a1b      	lsrs	r3, r3, #8
 8004982:	b29a      	uxth	r2, r3
 8004984:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	b2d1      	uxtb	r1, r2
 800498c:	4a56      	ldr	r2, [pc, #344]	@ (8004ae8 <can_enviar+0x2a8>)
 800498e:	54d1      	strb	r1, [r2, r3]
		txData1[i*2 + 1] = data1[i] & 0xFF;
 8004990:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	3340      	adds	r3, #64	@ 0x40
 8004998:	443b      	add	r3, r7
 800499a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800499e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	3301      	adds	r3, #1
 80049a6:	b2d1      	uxtb	r1, r2
 80049a8:	4a4f      	ldr	r2, [pc, #316]	@ (8004ae8 <can_enviar+0x2a8>)
 80049aa:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i =0; i < 2; i++){
 80049ac:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80049b0:	3301      	adds	r3, #1
 80049b2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80049b6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d9d9      	bls.n	8004972 <can_enviar+0x132>
	/*
	 * Junta os valores binrios das 3 flags de erro em uma unica mensagem
	 * (ela ser traduzida para decimal na can, depois  so desconverter)
	 */

	txData1[4]= erros;
 80049be:	4a4a      	ldr	r2, [pc, #296]	@ (8004ae8 <can_enviar+0x2a8>)
 80049c0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80049c4:	7113      	strb	r3, [r2, #4]

	txData1[5] = count[1];
 80049c6:	4b43      	ldr	r3, [pc, #268]	@ (8004ad4 <can_enviar+0x294>)
 80049c8:	785a      	ldrb	r2, [r3, #1]
 80049ca:	4b47      	ldr	r3, [pc, #284]	@ (8004ae8 <can_enviar+0x2a8>)
 80049cc:	715a      	strb	r2, [r3, #5]

	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData1, &txMailbox1) != HAL_OK){
 80049ce:	f107 0314 	add.w	r3, r7, #20
 80049d2:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80049d6:	4a44      	ldr	r2, [pc, #272]	@ (8004ae8 <can_enviar+0x2a8>)
 80049d8:	483f      	ldr	r0, [pc, #252]	@ (8004ad8 <can_enviar+0x298>)
 80049da:	f7fd fa69 	bl	8001eb0 <HAL_CAN_AddTxMessage>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <can_enviar+0x1ac>
		canFlag[1] = 1;
 80049e4:	4b3d      	ldr	r3, [pc, #244]	@ (8004adc <can_enviar+0x29c>)
 80049e6:	2201      	movs	r2, #1
 80049e8:	705a      	strb	r2, [r3, #1]
 80049ea:	e002      	b.n	80049f2 <can_enviar+0x1b2>
	}
	else{
		canFlag[1] = 0;
 80049ec:	4b3b      	ldr	r3, [pc, #236]	@ (8004adc <can_enviar+0x29c>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	705a      	strb	r2, [r3, #1]
	}
	count[1]++;
 80049f2:	4b38      	ldr	r3, [pc, #224]	@ (8004ad4 <can_enviar+0x294>)
 80049f4:	785b      	ldrb	r3, [r3, #1]
 80049f6:	3301      	adds	r3, #1
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	4b36      	ldr	r3, [pc, #216]	@ (8004ad4 <can_enviar+0x294>)
 80049fc:	705a      	strb	r2, [r3, #1]
	 * bit 0, 1: bse1Raw
	 * bit 2, 3: bse2Raw
	 * bit 4, 5: volRaw
	 * bit 6: contagem de mensagem
	 */
	txHeader.StdId = 0x091;
 80049fe:	2391      	movs	r3, #145	@ 0x91
 8004a00:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.IDE = CAN_ID_STD;
 8004a02:	2300      	movs	r3, #0
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
	txHeader.RTR = CAN_RTR_DATA;
 8004a06:	2300      	movs	r3, #0
 8004a08:	633b      	str	r3, [r7, #48]	@ 0x30
	txHeader.DLC = 7;
 8004a0a:	2307      	movs	r3, #7
 8004a0c:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t txMailbox2;

	uint16_t data2[3] = {bse1Raw, bse2Raw, volRaw};
 8004a0e:	4b37      	ldr	r3, [pc, #220]	@ (8004aec <can_enviar+0x2ac>)
 8004a10:	881b      	ldrh	r3, [r3, #0]
 8004a12:	80bb      	strh	r3, [r7, #4]
 8004a14:	4b36      	ldr	r3, [pc, #216]	@ (8004af0 <can_enviar+0x2b0>)
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	80fb      	strh	r3, [r7, #6]
 8004a1a:	4b36      	ldr	r3, [pc, #216]	@ (8004af4 <can_enviar+0x2b4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	813b      	strh	r3, [r7, #8]
	for(uint8_t i = 0; i < 3; i++){
 8004a22:	2300      	movs	r3, #0
 8004a24:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004a28:	e021      	b.n	8004a6e <can_enviar+0x22e>
		txData2[i*2] = (data2[i] >> 8) & 0xFF;
 8004a2a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	3340      	adds	r3, #64	@ 0x40
 8004a32:	443b      	add	r3, r7
 8004a34:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8004a38:	0a1b      	lsrs	r3, r3, #8
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	b2d1      	uxtb	r1, r2
 8004a44:	4a2c      	ldr	r2, [pc, #176]	@ (8004af8 <can_enviar+0x2b8>)
 8004a46:	54d1      	strb	r1, [r2, r3]
		txData2[i*2 + 1] = data2[i] & 0xFF;
 8004a48:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	3340      	adds	r3, #64	@ 0x40
 8004a50:	443b      	add	r3, r7
 8004a52:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004a56:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	b2d1      	uxtb	r1, r2
 8004a60:	4a25      	ldr	r2, [pc, #148]	@ (8004af8 <can_enviar+0x2b8>)
 8004a62:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 3; i++){
 8004a64:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a68:	3301      	adds	r3, #1
 8004a6a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004a6e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d9d9      	bls.n	8004a2a <can_enviar+0x1ea>
	}
	txData2[6] = count[2];
 8004a76:	4b17      	ldr	r3, [pc, #92]	@ (8004ad4 <can_enviar+0x294>)
 8004a78:	789a      	ldrb	r2, [r3, #2]
 8004a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8004af8 <can_enviar+0x2b8>)
 8004a7c:	719a      	strb	r2, [r3, #6]
	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData2, &txMailbox2) != HAL_OK){
 8004a7e:	f107 030c 	add.w	r3, r7, #12
 8004a82:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004a86:	4a1c      	ldr	r2, [pc, #112]	@ (8004af8 <can_enviar+0x2b8>)
 8004a88:	4813      	ldr	r0, [pc, #76]	@ (8004ad8 <can_enviar+0x298>)
 8004a8a:	f7fd fa11 	bl	8001eb0 <HAL_CAN_AddTxMessage>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <can_enviar+0x25c>
		canFlag[2] = 1;
 8004a94:	4b11      	ldr	r3, [pc, #68]	@ (8004adc <can_enviar+0x29c>)
 8004a96:	2201      	movs	r2, #1
 8004a98:	709a      	strb	r2, [r3, #2]
 8004a9a:	e002      	b.n	8004aa2 <can_enviar+0x262>
	}
	else{
		canFlag[2] = 0;
 8004a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004adc <can_enviar+0x29c>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	709a      	strb	r2, [r3, #2]
	}
	count[2]++;
 8004aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <can_enviar+0x294>)
 8004aa4:	789b      	ldrb	r3, [r3, #2]
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <can_enviar+0x294>)
 8004aac:	709a      	strb	r2, [r3, #2]

}
 8004aae:	bf00      	nop
 8004ab0:	3740      	adds	r7, #64	@ 0x40
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	2000017c 	.word	0x2000017c
 8004abc:	200001bc 	.word	0x200001bc
 8004ac0:	2000020e 	.word	0x2000020e
 8004ac4:	20000214 	.word	0x20000214
 8004ac8:	2000017f 	.word	0x2000017f
 8004acc:	200001c0 	.word	0x200001c0
 8004ad0:	200001b1 	.word	0x200001b1
 8004ad4:	20000230 	.word	0x20000230
 8004ad8:	200000ac 	.word	0x200000ac
 8004adc:	2000022c 	.word	0x2000022c
 8004ae0:	200001ac 	.word	0x200001ac
 8004ae4:	200001ae 	.word	0x200001ae
 8004ae8:	2000021c 	.word	0x2000021c
 8004aec:	200001ec 	.word	0x200001ec
 8004af0:	200001ee 	.word	0x200001ee
 8004af4:	20000208 	.word	0x20000208
 8004af8:	20000224 	.word	0x20000224

08004afc <can_boto>:



void can_boto(){
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;

	txHeader.StdId = 0x0B0;
 8004b02:	23b0      	movs	r3, #176	@ 0xb0
 8004b04:	60bb      	str	r3, [r7, #8]
	txHeader.IDE = CAN_ID_STD;
 8004b06:	2300      	movs	r3, #0
 8004b08:	613b      	str	r3, [r7, #16]
	txHeader.RTR = CAN_RTR_DATA;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
	txHeader.DLC = 1;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	61bb      	str	r3, [r7, #24]
	uint32_t txMailbox;
	uint8_t botao[1] = {0};
 8004b12:	2300      	movs	r3, #0
 8004b14:	703b      	strb	r3, [r7, #0]
	HAL_CAN_AddTxMessage(&hcan, &txHeader, botao, &txMailbox);
 8004b16:	1d3b      	adds	r3, r7, #4
 8004b18:	463a      	mov	r2, r7
 8004b1a:	f107 0108 	add.w	r1, r7, #8
 8004b1e:	4803      	ldr	r0, [pc, #12]	@ (8004b2c <can_boto+0x30>)
 8004b20:	f7fd f9c6 	bl	8001eb0 <HAL_CAN_AddTxMessage>
}
 8004b24:	bf00      	nop
 8004b26:	3720      	adds	r7, #32
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	200000ac 	.word	0x200000ac

08004b30 <memset>:
 8004b30:	4603      	mov	r3, r0
 8004b32:	4402      	add	r2, r0
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d100      	bne.n	8004b3a <memset+0xa>
 8004b38:	4770      	bx	lr
 8004b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004b3e:	e7f9      	b.n	8004b34 <memset+0x4>

08004b40 <__libc_init_array>:
 8004b40:	b570      	push	{r4, r5, r6, lr}
 8004b42:	2600      	movs	r6, #0
 8004b44:	4d0c      	ldr	r5, [pc, #48]	@ (8004b78 <__libc_init_array+0x38>)
 8004b46:	4c0d      	ldr	r4, [pc, #52]	@ (8004b7c <__libc_init_array+0x3c>)
 8004b48:	1b64      	subs	r4, r4, r5
 8004b4a:	10a4      	asrs	r4, r4, #2
 8004b4c:	42a6      	cmp	r6, r4
 8004b4e:	d109      	bne.n	8004b64 <__libc_init_array+0x24>
 8004b50:	f000 f81a 	bl	8004b88 <_init>
 8004b54:	2600      	movs	r6, #0
 8004b56:	4d0a      	ldr	r5, [pc, #40]	@ (8004b80 <__libc_init_array+0x40>)
 8004b58:	4c0a      	ldr	r4, [pc, #40]	@ (8004b84 <__libc_init_array+0x44>)
 8004b5a:	1b64      	subs	r4, r4, r5
 8004b5c:	10a4      	asrs	r4, r4, #2
 8004b5e:	42a6      	cmp	r6, r4
 8004b60:	d105      	bne.n	8004b6e <__libc_init_array+0x2e>
 8004b62:	bd70      	pop	{r4, r5, r6, pc}
 8004b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b68:	4798      	blx	r3
 8004b6a:	3601      	adds	r6, #1
 8004b6c:	e7ee      	b.n	8004b4c <__libc_init_array+0xc>
 8004b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b72:	4798      	blx	r3
 8004b74:	3601      	adds	r6, #1
 8004b76:	e7f2      	b.n	8004b5e <__libc_init_array+0x1e>
 8004b78:	08004bc4 	.word	0x08004bc4
 8004b7c:	08004bc4 	.word	0x08004bc4
 8004b80:	08004bc4 	.word	0x08004bc4
 8004b84:	08004bc8 	.word	0x08004bc8

08004b88 <_init>:
 8004b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8a:	bf00      	nop
 8004b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b8e:	bc08      	pop	{r3}
 8004b90:	469e      	mov	lr, r3
 8004b92:	4770      	bx	lr

08004b94 <_fini>:
 8004b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b96:	bf00      	nop
 8004b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9a:	bc08      	pop	{r3}
 8004b9c:	469e      	mov	lr, r3
 8004b9e:	4770      	bx	lr
