# Loading project Projeto final
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl failed with 1 errors.
# 6 compiles, 4 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 8 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 11 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 7 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 10 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 6 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 9 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 18 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 21 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 16 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 19 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 11 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 14 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 13 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 16 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 14 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 17 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 8 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 11 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 6 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 9 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 5 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 8 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 3 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 2 failed with 3 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl failed with 2 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 2 failed with 3 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of mem_rv.vhdl failed with 1 errors.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim work.ent
# vsim work.ent 
# Start time: 15:02:42 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
add wave -position insertpoint sim:/ent/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
quit -sim
# End time: 15:55:11 on Sep 15,2024, Elapsed time: 0:52:29
# Errors: 0, Warnings: 31
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful with warnings.
# 6 compiles, 0 failed with no errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful with warnings.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim work.gerador_imediatos
# vsim work.gerador_imediatos 
# Start time: 16:00:13 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.gerador_imediatos(main)
quit -sim
# End time: 16:00:22 on Sep 15,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 3
vsim work.ent
# vsim work.ent 
# Start time: 16:00:28 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/ent/PC1/datain".
#    Time: 0 ps  Iteration: 0  Instance: /ent/PC1 File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /ContadorDePRograma.vhdl Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 16:00:28 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl was successful with warnings.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 0 failed with no errors.
vsim work.ent
# vsim work.ent 
# Start time: 16:01:28 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/ent/PC1/datain".
#    Time: 0 ps  Iteration: 0  Instance: /ent/PC1 File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /ContadorDePRograma.vhdl Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 16:01:28 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 1
# Compile of index.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 2 errors.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of index.vhdl failed with 2 errors.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# 6 compiles, 1 failed with 2 errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 2, Warnings: 1
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 2, Warnings: 1
# Errors: 2, Warnings: 1
# Compile of index.vhdl failed.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 2 errors.
# 6 compiles, 1 failed with 2 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# 6 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# 6 compiles, 0 failed with no errors.
vsim work.ent
# vsim work.ent 
# Start time: 16:24:51 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# 6 compiles, 0 failed with no errors.
vsim work.ent
# End time: 16:28:55 on Sep 15,2024, Elapsed time: 0:04:04
# Errors: 0, Warnings: 17
# vsim work.ent 
# Start time: 16:28:55 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent/XREGS1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# End time: 16:32:35 on Sep 15,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 6
# vsim work.ent_tb 
# Start time: 16:32:35 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/*
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 16:43:26 on Sep 15,2024, Elapsed time: 0:10:51
# Errors: 0, Warnings: 6
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful with warnings.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 3
# Compile of index.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 16:55:44 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
quit -sim
# End time: 16:56:34 on Sep 15,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 8
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 16:57:02 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# End time: 16:58:58 on Sep 15,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 6
# vsim work.ent_tb 
# Start time: 16:58:58 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 16:59:12 on Sep 15,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 8
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 16:59:17 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(main)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 17:05:27 on Sep 15,2024, Elapsed time: 0:06:10
# Errors: 0, Warnings: 8
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 1 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 1 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 4 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 4 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 1 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 1 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 20 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 20 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl failed with 17 errors.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 17 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:11:33 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Error: (vsim-3732) No default binding for component instance 'ULA1'.
#    The following component port is not on the entity:
#           cond
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/ULA1 File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl Line: 114
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
# Error loading design
# End time: 17:11:33 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:12:12 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Error: (vsim-3732) No default binding for component instance 'ULA1'.
#    The following component port is not on the entity:
#           cond
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/ULA1 File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl Line: 114
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
# Error loading design
# End time: 17:12:12 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:13:26 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
vsim work.ent_tb
# End time: 17:16:45 on Sep 15,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 9
# vsim work.ent_tb 
# Start time: 17:16:45 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
quit -sim
# End time: 17:16:56 on Sep 15,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 2
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:17:26 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 17:18:55 on Sep 15,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 9
# Load canceled
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:31:51 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# Load canceled
quit -sim
# End time: 17:33:53 on Sep 15,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 6
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:34:00 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
quit -sim
# End time: 17:38:06 on Sep 15,2024, Elapsed time: 0:04:06
# Errors: 0, Warnings: 6
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:38:12 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 17:43:22 on Sep 15,2024, Elapsed time: 0:05:10
# Errors: 0, Warnings: 5
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 6 errors.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 6 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 5 errors.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:47:55 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
quit -sim
# End time: 17:57:26 on Sep 15,2024, Elapsed time: 0:09:31
# Errors: 0, Warnings: 8
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 6 errors.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 6 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 17:58:13 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# End time: 17:59:24 on Sep 15,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 8
# vsim work.ent_tb 
# Start time: 17:59:24 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 2  Instance: /ent_tb/uut/mem_rv1
run
quit -sim
# End time: 18:03:24 on Sep 15,2024, Elapsed time: 0:04:00
# Errors: 0, Warnings: 5
# Load canceled
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 18:03:54 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
quit -sim
# End time: 18:08:44 on Sep 15,2024, Elapsed time: 0:04:50
# Errors: 0, Warnings: 3
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 18:08:52 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
vsim work.ent_tb
# End time: 18:22:21 on Sep 15,2024, Elapsed time: 0:13:29
# Errors: 0, Warnings: 4
# vsim work.ent_tb 
# Start time: 18:22:21 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
quit -sim
# End time: 18:28:03 on Sep 15,2024, Elapsed time: 0:05:42
# Errors: 0, Warnings: 2
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl failed with 5 errors.
# Compile of TestBench.vhd was successful.
# 7 compiles, 1 failed with 5 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 18:33:21 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
run
quit -sim
# End time: 18:33:31 on Sep 15,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 4
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 18:33:37 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
quit -sim
# End time: 18:52:40 on Sep 15,2024, Elapsed time: 0:19:03
# Errors: 0, Warnings: 2
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of index.vhdl was successful.
# Compile of TestBench.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 18:52:51 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# Load canceled
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 4, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 4, Warnings: 0
# Compile of index.vhdl failed.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 4 errors.
# 7 compiles, 1 failed with 4 errors.
quit -sim
# End time: 19:00:21 on Sep 15,2024, Elapsed time: 0:07:30
# Errors: 0, Warnings: 5
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 4 errors.
# 7 compiles, 1 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:01:48 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
quit -sim
# End time: 19:04:52 on Sep 15,2024, Elapsed time: 0:03:04
# Errors: 0, Warnings: 7
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 4 errors.
# 7 compiles, 1 failed with 4 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:05:53 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
quit -sim
# End time: 19:13:10 on Sep 15,2024, Elapsed time: 0:07:17
# Errors: 0, Warnings: 4
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:13:47 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
quit -sim
# End time: 19:14:15 on Sep 15,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 4
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:14:38 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 2  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
quit -sim
# End time: 19:17:29 on Sep 15,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 7
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:17:35 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 2  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
quit -sim
# End time: 19:22:10 on Sep 15,2024, Elapsed time: 0:04:35
# Errors: 0, Warnings: 7
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:23:25 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
quit -sim
# End time: 19:23:56 on Sep 15,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 3
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:24:18 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 2  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 390 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd failed with 1 errors.
# Compile of index.vhdl was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
quit -sim
# End time: 19:39:22 on Sep 15,2024, Elapsed time: 0:15:04
# Errors: 0, Warnings: 10
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:39:28 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# Loading work.pc(arch)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
quit -sim
# End time: 19:39:39 on Sep 15,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 2
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:40:34 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
quit -sim
# End time: 19:42:58 on Sep 15,2024, Elapsed time: 0:02:24
# Errors: 0, Warnings: 4
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 19:43:04 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 290 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
quit -sim
# End time: 19:45:16 on Sep 15,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 4
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of Banco_de_Registradores.vhdl was successful.
# Compile of gerador_imediatos.vhdl was successful.
# Compile of mem_rv.vhdl was successful.
# Compile of ULA.vhdl was successful.
# Compile of ContadorDePRograma.vhdl was successful.
# Compile of TestBench.vhd was successful.
# Compile of index.vhdl was successful.
# 7 compiles, 0 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of Banco_de_Registradores.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of gerador_imediatos.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of mem_rv.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ULA.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of ContadorDePRograma.vhdl was successful.
# Errors: 0, Warnings: 0
# Compile of TestBench.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of index.vhdl was successful.
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 20:01:00 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /ent_tb/uut/XREGS1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 3  Instance: /ent_tb/uut/XREGS1
quit -sim
# End time: 20:05:17 on Sep 15,2024, Elapsed time: 0:04:17
# Errors: 0, Warnings: 10
vsim work.ent_tb
# vsim work.ent_tb 
# Start time: 20:05:24 on Sep 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ent_tb(behavior)
# Loading ieee.numeric_std(body)
# Loading work.ent(arch)
# Loading work.xregs(main)
# Loading work.gerador_imediatos(main)
# Loading ieee.std_logic_textio(body)
# Loading work.mem_rv(rtl)
# Loading work.ula(behavioral)
# ** Warning: (vsim-3473) Component instance "ALUControl1 : ALUControl" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ent_tb/uut File: /home/victor-costa/Documentos/OAC/Trabalho Final OAC/Model SIm /index.vhdl
add wave -position insertpoint sim:/ent_tb/uut/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /ent_tb/uut/XREGS1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /ent_tb/uut/XREGS1
