Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Fri Aug 14 13:45:24 2020
| Host             : VERITY-1171 running 64-bit Ubuntu 20.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.238        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.174        |
| Device Static (W)        | 0.064        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        7 |       --- |             --- |
| Slice Logic              |     0.010 |    15968 |       --- |             --- |
|   LUT as Logic           |     0.008 |     5572 |     14600 |           38.16 |
|   CARRY4                 |    <0.001 |      288 |      3650 |            7.89 |
|   Register               |    <0.001 |     6729 |     29200 |           23.04 |
|   LUT as Distributed RAM |    <0.001 |      124 |      5000 |            2.48 |
|   F7/F8 Muxes            |    <0.001 |       93 |     14600 |            0.64 |
|   LUT as Shift Register  |    <0.001 |      367 |      5000 |            7.34 |
|   Others                 |    <0.001 |     1209 |       --- |             --- |
| Signals                  |     0.014 |    11267 |       --- |             --- |
| Block RAM                |     0.017 |     38.5 |        45 |           85.56 |
| MMCM                     |     0.105 |        1 |         3 |           33.33 |
| DSPs                     |     0.003 |        3 |        80 |            3.75 |
| I/O                      |     0.002 |        6 |       150 |            4.00 |
| Static Power             |     0.064 |          |           |                 |
| Total                    |     0.238 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.066 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.058 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                              | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             8.3 |
| clkfbout_design_1_clk_wiz_0_0                              | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            83.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                 |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE      |            33.3 |
| sys_clock                                                  | sys_clock                                               |            83.3 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     0.174 |
|   design_1_i                  |     0.173 |
|     axi_bram_ctrl_0           |     0.002 |
|       U0                      |     0.002 |
|     axi_bram_ctrl_0_bram      |     0.001 |
|       U0                      |     0.001 |
|     axi_dma_0                 |     0.008 |
|       U0                      |     0.008 |
|     axi_timer_0               |     0.005 |
|       U0                      |     0.005 |
|     clk_wiz_0                 |     0.105 |
|       inst                    |     0.105 |
|     microblaze_0              |     0.033 |
|       U0                      |     0.033 |
|     microblaze_0_axi_intc     |     0.002 |
|       U0                      |     0.002 |
|     microblaze_0_axi_periph   |     0.011 |
|       m00_couplers            |     0.003 |
|       m01_couplers            |     0.001 |
|       m02_couplers            |     0.002 |
|       m03_couplers            |     0.003 |
|       xbar                    |     0.003 |
|     microblaze_0_local_memory |     0.003 |
|       lmb_bram                |     0.003 |
+-------------------------------+-----------+


