// Seed: 3646883680
module module_0 (
    input wor id_0
);
  logic id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    input wire id_0,
    input tri  _id_1
);
  logic id_3 [-1 'b0 : id_1];
  logic id_4;
  ;
  assign id_4 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  logic [-1 : 1 'b0] id_5 = 1;
  wire [1 'b0 &  -1 : 1] id_6;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    input  supply1 id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  wor id_4;
  assign id_4 = -1;
  assign id_3[1] = id_1;
endmodule
