Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/tb_clk_pulse_shift_isim_beh.exe" -prj "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/tb_clk_pulse_shift_beh.prj" "work.tb_clk_pulse_shift" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/../implementation/clk_pulse_shift.v" into library work
Analyzing Verilog file "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/../simulation/tb_clk_pulse_shift.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_pulse_shift
Compiling module tb_clk_pulse_shift
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/tb_clk_pulse_shift_isim_beh.exe
Fuse Memory Usage: 28764 KB
Fuse CPU Usage: 656 ms
