################################################################################
#
# Created by fc compare_floorplans on Thu Sep 12 11:29:50 2024
#
# DO NOT EDIT - automatically generated file
#
################################################################################

START nanosoc_chip_pads
 MACROS
  u_nanosoc_chip/u_system/u_ss_cpu/u_region_bootrom_0/u_bootrom_cpu_0/u_bootrom/u_sl_rom { {140.0000 944.1350} {235.0500 970.7000} }
  u_nanosoc_chip/u_system/u_ss_cpu/u_region_imem_0/u_imem_0/u_sram/genblk1.u_sram { {282.3200 781.1650} {454.5000 970.7000} }
  u_nanosoc_chip/u_system/u_ss_cpu/u_region_dmem_0/u_dmem_0/u_sram/genblk1.u_sram { {454.5000 781.1650} {626.6800 970.7000} }
  u_nanosoc_chip/u_system/u_ss_expansion/u_region_expram_l/u_expram_l/u_sram/genblk1.u_sram { {798.8600 781.1650} {971.0400 970.7000} }
  u_nanosoc_chip/u_system/u_ss_expansion/u_region_expram_h/u_expram_h/u_sram/genblk1.u_sram { {626.6800 781.1650} {798.8600 970.7000} }
 PINS
  SE { {555.5200 555.3500} {555.5201 555.3501} }
  CLK { {555.5200 555.3500} {555.5201 555.3501} }
  TEST { {555.5200 555.3500} {555.5201 555.3501} }
  NRST { {555.5200 555.3500} {555.5201 555.3501} }
  P0[15] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[14] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[13] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[12] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[11] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[10] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[9] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[8] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[7] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[6] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[5] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[4] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[3] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[2] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[1] { {555.5200 555.3500} {555.5201 555.3501} }
  P0[0] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[15] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[14] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[13] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[12] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[11] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[10] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[9] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[8] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[7] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[6] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[5] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[4] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[3] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[2] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[1] { {555.5200 555.3500} {555.5201 555.3501} }
  P1[0] { {555.5200 555.3500} {555.5201 555.3501} }
  SWDIO { {555.5200 555.3500} {555.5201 555.3501} }
  SWDCK { {555.5200 555.3500} {555.5201 555.3501} }
END nanosoc_chip_pads
