

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5'
================================================================
* Date:           Sun Jan 28 21:02:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.516 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20482|    20482|  0.410 ms|  0.410 ms|  20482|  20482|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    20480|    20480|         5|          5|          1|  4096|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten36"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten13"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i10 %indvar_flatten13" [fw_no_taffo.c:39]   --->   Operation 20 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [fw_no_taffo.c:38]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i13 %indvar_flatten36" [fw_no_taffo.c:38]   --->   Operation 22 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %k_1" [fw_no_taffo.c:38]   --->   Operation 23 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0"   --->   Operation 25 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "%empty_7 = add i8 %tmp_5, i8 %zext_ln38" [fw_no_taffo.c:38]   --->   Operation 26 'add' 'empty_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.06ns)   --->   "%icmp_ln38 = icmp_eq  i13 %indvar_flatten36_load, i13 4096" [fw_no_taffo.c:38]   --->   Operation 28 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%add_ln38 = add i13 %indvar_flatten36_load, i13 1" [fw_no_taffo.c:38]   --->   Operation 29 'add' 'add_ln38' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc79, void %VITIS_LOOP_53_6.exitStub" [fw_no_taffo.c:38]   --->   Operation 30 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [fw_no_taffo.c:40]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.94ns)   --->   "%icmp_ln39 = icmp_eq  i10 %indvar_flatten13_load, i10 256" [fw_no_taffo.c:39]   --->   Operation 32 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i5 0, i5 %i_1" [fw_no_taffo.c:38]   --->   Operation 33 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.09ns)   --->   "%add_ln38_1 = add i5 %k_1, i5 1" [fw_no_taffo.c:38]   --->   Operation 34 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i5 %add_ln38_1, i5 %k_1" [fw_no_taffo.c:38]   --->   Operation 35 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %select_ln38_1" [fw_no_taffo.c:38]   --->   Operation 36 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i5 %select_ln38_1" [fw_no_taffo.c:38]   --->   Operation 37 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln38, i4 0" [fw_no_taffo.c:38]   --->   Operation 38 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln38_2 = select i1 %icmp_ln39, i8 0, i8 %tmp_5" [fw_no_taffo.c:38]   --->   Operation 39 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%zext_ln38_2 = zext i5 %add_ln38_1" [fw_no_taffo.c:38]   --->   Operation 40 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%select_ln38_3 = select i1 %icmp_ln39, i8 %zext_ln38_2, i8 %empty_7" [fw_no_taffo.c:38]   --->   Operation 41 'select' 'select_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln39, i1 1" [fw_no_taffo.c:38]   --->   Operation 42 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i5 %j_load, i5 16" [fw_no_taffo.c:40]   --->   Operation 43 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln40, i1 %xor_ln38" [fw_no_taffo.c:38]   --->   Operation 44 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.09ns)   --->   "%add_ln39 = add i5 %select_ln38, i5 1" [fw_no_taffo.c:39]   --->   Operation 45 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln38, i1 %icmp_ln39" [fw_no_taffo.c:39]   --->   Operation 46 'or' 'or_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i5 0, i5 %j_load" [fw_no_taffo.c:39]   --->   Operation 47 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = trunc i5 %add_ln39" [fw_no_taffo.c:39]   --->   Operation 48 'trunc' 'empty_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_9, i4 0" [fw_no_taffo.c:39]   --->   Operation 49 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln39_1 = select i1 %and_ln38, i8 %p_mid1, i8 %select_ln38_2" [fw_no_taffo.c:39]   --->   Operation 50 'select' 'select_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.35ns)   --->   "%p_mid111 = add i8 %p_mid1, i8 %zext_ln38_1" [fw_no_taffo.c:39]   --->   Operation 51 'add' 'p_mid111' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln39_2 = select i1 %and_ln38, i8 %p_mid111, i8 %select_ln38_3" [fw_no_taffo.c:39]   --->   Operation 52 'select' 'select_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln39_2_cast = zext i8 %select_ln39_2" [fw_no_taffo.c:39]   --->   Operation 53 'zext' 'select_ln39_2_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.62ns)   --->   "%select_ln39_3 = select i1 %and_ln38, i5 %add_ln39, i5 %select_ln38" [fw_no_taffo.c:39]   --->   Operation 54 'select' 'select_ln39_3' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %select_ln39" [fw_no_taffo.c:39]   --->   Operation 55 'zext' 'j_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i32 %path, i64 0, i64 %select_ln39_2_cast" [fw_no_taffo.c:39]   --->   Operation 56 'getelementptr' 'path_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.26ns)   --->   "%tmpa = load i8 %path_addr" [fw_no_taffo.c:41]   --->   Operation 57 'load' 'tmpa' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "%add_ln42 = add i8 %j_1_cast, i8 %p_mid" [fw_no_taffo.c:42]   --->   Operation 58 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %add_ln42" [fw_no_taffo.c:42]   --->   Operation 59 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i32 %path, i64 0, i64 %zext_ln42" [fw_no_taffo.c:42]   --->   Operation 60 'getelementptr' 'path_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.26ns)   --->   "%tmpb = load i8 %path_addr_1" [fw_no_taffo.c:42]   --->   Operation 61 'load' 'tmpb' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (1.35ns) (out node of the LUT)   --->   "%add_ln43 = add i8 %j_1_cast, i8 %select_ln39_1" [fw_no_taffo.c:43]   --->   Operation 62 'add' 'add_ln43' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%tmpa = load i8 %path_addr" [fw_no_taffo.c:41]   --->   Operation 63 'load' 'tmpa' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/2] (2.26ns)   --->   "%tmpb = load i8 %path_addr_1" [fw_no_taffo.c:42]   --->   Operation 64 'load' 'tmpb' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %add_ln43" [fw_no_taffo.c:43]   --->   Operation 65 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%path_addr_2 = getelementptr i32 %path, i64 0, i64 %zext_ln43" [fw_no_taffo.c:43]   --->   Operation 66 'getelementptr' 'path_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.26ns)   --->   "%path_load = load i8 %path_addr_2" [fw_no_taffo.c:43]   --->   Operation 67 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 68 [1/2] (2.26ns)   --->   "%path_load = load i8 %path_addr_2" [fw_no_taffo.c:43]   --->   Operation 68 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 69 [2/2] (13.1ns)   --->   "%add = fadd i32 %tmpa, i32 %tmpb" [fw_no_taffo.c:43]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 70 [1/2] (13.1ns)   --->   "%add = fadd i32 %tmpa, i32 %tmpb" [fw_no_taffo.c:43]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.5>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [fw_no_taffo.c:25]   --->   Operation 76 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %path_load" [fw_no_taffo.c:43]   --->   Operation 77 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [fw_no_taffo.c:43]   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [fw_no_taffo.c:43]   --->   Operation 79 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %add" [fw_no_taffo.c:43]   --->   Operation 80 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_1, i32 23, i32 30" [fw_no_taffo.c:43]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43_1" [fw_no_taffo.c:43]   --->   Operation 82 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp, i8 255" [fw_no_taffo.c:43]   --->   Operation 83 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.21ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0" [fw_no_taffo.c:43]   --->   Operation 84 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [fw_no_taffo.c:43]   --->   Operation 85 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.86ns)   --->   "%icmp_ln43_2 = icmp_ne  i8 %tmp_1, i8 255" [fw_no_taffo.c:43]   --->   Operation 86 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.21ns)   --->   "%icmp_ln43_3 = icmp_eq  i23 %trunc_ln43_1, i23 0" [fw_no_taffo.c:43]   --->   Operation 87 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, i1 %icmp_ln43_2" [fw_no_taffo.c:43]   --->   Operation 88 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (11.7ns)   --->   "%tmp_2 = fcmp_olt  i32 %path_load, i32 %add" [fw_no_taffo.c:43]   --->   Operation 89 'fcmp' 'tmp_2' <Predicate = true> <Delay = 11.7> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43_1, i1 %or_ln43" [fw_no_taffo.c:43]   --->   Operation 90 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln43, i1 %tmp_2" [fw_no_taffo.c:43]   --->   Operation 91 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln43_1, void %if.else, void %for.inc73" [fw_no_taffo.c:44]   --->   Operation 92 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.26ns)   --->   "%store_ln47 = store i32 %add, i8 %path_addr_2" [fw_no_taffo.c:47]   --->   Operation 93 'store' 'store_ln47' <Predicate = (!and_ln43_1)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc73"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!and_ln43_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.09ns)   --->   "%add_ln40 = add i5 %select_ln39, i5 1" [fw_no_taffo.c:40]   --->   Operation 95 'add' 'add_ln40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.34ns)   --->   "%add_ln39_1 = add i10 %indvar_flatten13_load, i10 1" [fw_no_taffo.c:39]   --->   Operation 96 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.51ns)   --->   "%select_ln39_4 = select i1 %icmp_ln39, i10 1, i10 %add_ln39_1" [fw_no_taffo.c:39]   --->   Operation 97 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.84ns)   --->   "%store_ln40 = store i13 %add_ln38, i13 %indvar_flatten36" [fw_no_taffo.c:40]   --->   Operation 98 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 99 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %select_ln38_1, i5 %k" [fw_no_taffo.c:40]   --->   Operation 99 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 100 [1/1] (0.84ns)   --->   "%store_ln40 = store i10 %select_ln39_4, i10 %indvar_flatten13" [fw_no_taffo.c:40]   --->   Operation 100 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 101 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %select_ln39_3, i5 %i" [fw_no_taffo.c:40]   --->   Operation 101 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 102 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %add_ln40, i5 %j" [fw_no_taffo.c:40]   --->   Operation 102 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body34" [fw_no_taffo.c:40]   --->   Operation 103 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten36') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten36' [7]  (0.844 ns)

 <State 2>: 6.66ns
The critical path consists of the following:
	'load' operation ('indvar_flatten13_load', fw_no_taffo.c:39) on local variable 'indvar_flatten13' [15]  (0 ns)
	'icmp' operation ('icmp_ln39', fw_no_taffo.c:39) [30]  (0.941 ns)
	'select' operation ('select_ln38', fw_no_taffo.c:38) [31]  (0.625 ns)
	'add' operation ('add_ln39', fw_no_taffo.c:39) [44]  (1.1 ns)
	'add' operation ('p_mid111', fw_no_taffo.c:39) [51]  (1.36 ns)
	'select' operation ('select_ln39_2', fw_no_taffo.c:39) [52]  (0.372 ns)
	'getelementptr' operation ('path_addr', fw_no_taffo.c:39) [58]  (0 ns)
	'load' operation ('tmpa', fw_no_taffo.c:41) on array 'path' [59]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('tmpa', fw_no_taffo.c:41) on array 'path' [59]  (2.27 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add', fw_no_taffo.c:43) [68]  (13.1 ns)

 <State 5>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add', fw_no_taffo.c:43) [68]  (13.1 ns)

 <State 6>: 14.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', fw_no_taffo.c:43) [81]  (11.8 ns)
	'and' operation ('and_ln43_1', fw_no_taffo.c:43) [83]  (0.485 ns)
	blocking operation 2.27 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
