# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mini_gpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/2025_summer/SOC_Mini_GPU/Mini_GPU {C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:58 on Jul 04,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/2025_summer/SOC_Mini_GPU/Mini_GPU" C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv 
# -- Compiling module alu
# ** Error: C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv(15): (vlog-2892) Net type of 'core_state' must be explicitly declared.
# ** Error: C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv(17): (vlog-2892) Net type of 'decoded_alu_arithmetic_mux' must be explicitly declared.
# ** Error: C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv(18): (vlog-2892) Net type of 'decoded_alu_output_mux' must be explicitly declared.
# ** Error: C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv(20): (vlog-2892) Net type of 'rs' must be explicitly declared.
# ** Error: C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv(21): (vlog-2892) Net type of 'rt' must be explicitly declared.
# End time: 22:34:58 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mini_gpu_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/2025_summer/SOC_Mini_GPU/Mini_GPU {C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv}"
