
#---------------------------------------------------------
# This is just a safety item: Write out the design before
# fixing hold violations
#---------------------------------------------------------
 write -hierarchy -f verilog -o ${modname}_init.v

#---------------------------------------------------------
# Now trace the critical (slowest) path and see if
# the timing works.
# If the slack is NOT met, you HAVE A PROBLEM and
# need to redesign or try some other minimization
# tricks that Synopsys can do
#---------------------------------------------------------

 report_timing  > timing_max_slow.rpt

#---------------------------------------------------------
# This is your section to do different things to
# improve timing or area - RTFM (Read The Manual) :)
# also this is where you can squeeze down the clock period if you want
#---------------------------------------------------------



#---------------------------------------------------------
# Now resynthesize the design for the fastest corner
# making sure that hold time conditions are met
#---------------------------------------------------------

#---------------------------------------------------------
# Specify the fastest process corner and lowest temp
# and highest (fastest) Vcc
#---------------------------------------------------------

 set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm.db
 set link_library   NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
 set link_library   [concat  $link_library dw_foundation.sldb]
 translate

#---------------------------------------------------------
# Set the design rule to 'fix hold time violations'
# Then compile the design again, telling Synopsys to
# only change the design if there are hold time
# violations.
#---------------------------------------------------------

 set_fix_hold $clkname
 compile -only_design_rule -incremental
 #compile -prioritize_min_paths -only_hold_time
# report_timing -delay min -nworst 30 > timing_report_${modname}_min_postfix.rpt
# report_timing -delay min -nworst 30 > timing_report_${modname}_min_postfix.rpt

#---------------------------------------------------------
# Report the fastest path.  Make sure the hold
# is actually met.
#---------------------------------------------------------
# report_timing  > timing_max_fast_${type}.rpt
 report_timing -delay min  > timing_min_fast_holdcheck_${type}.rpt

#---------------------------------------------------------
# Write out the 'fastest' (minimum) timing file
# in Standard Delay Format.  We might use this in
# later verification.
#---------------------------------------------------------

 write_sdf counter_min.sdf

#---------------------------------------------------------
# Since Synopsys has to insert logic to meet hold
# violations, we might find that we have setup
# violations now.  So lets recheck with the slowest
# corner, etc.
#  YOU have problems if the slack is NOT MET
# 'translate' means 'translate to new library'
#---------------------------------------------------------

 set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
 set link_library   NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
 set link_library   [concat  $link_library dw_foundation.sldb]
 translate
 report_timing  > timing_max_slow_holdfixed_${type}.rpt
# report_timing -delay min  > timing_min_slow_holdfixed_${type}.rpt

#---------------------------------------------------------
# Sanity checks to see if the libraries are characterized
# correctly
#---------------------------------------------------------
# set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm.db
# set link_library   NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm.db
# set link_library   [concat  $link_library dw_foundation.sldb]
# translate
# report_timing  > timing_max_fast_holdfixed_${type}.rpt
# report_timing -delay min  > timing_min_fast_holdfixed_${type}.rpt

# set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_typical_nldm.db
# set link_library   NangateOpenCellLibrary_PDKv1_2_v2008_10_typical_nldm.db
# set link_library   [concat  $link_library dw_foundation.sldb]
# translate
# report_timing  > timing_max_typ_holdfixed_${type}.rpt
# report_timing -delay min  > timing_min_typ_holdfixed_${type}.rpt


#---------------------------------------------------------
# Write out area distribution for the final design
#---------------------------------------------------------
 report_cell > cell_report_final.rpt

#---------------------------------------------------------
# Write out the resulting netlist in Verliog format
#---------------------------------------------------------
 change_names -rules verilog -hierarchy > fixed_names_init
 write -hierarchy -f verilog -o ${modname}_final.v
# write -hierarchy -format verilog -output ${modname}_netlist_holdfixed_${type}.v #RAVI

#---------------------------------------------------------
# Write out the 'slowest' (maximum) timing file
# in Standard Delay Format.  We might use this in
# later verification.
#---------------------------------------------------------

 write_sdf counter_max.sdf


write -f ddc -output synth_final.ddc
