/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [10:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_5z[6] ? in_data[136] : in_data[180];
  assign celloutsig_0_70z = ~(in_data[22] & celloutsig_0_13z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z & celloutsig_0_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_6z & celloutsig_0_6z);
  assign celloutsig_1_11z = !(in_data[132] ? celloutsig_1_2z[3] : celloutsig_1_3z);
  assign celloutsig_1_16z = !(celloutsig_1_3z ? celloutsig_1_6z : celloutsig_1_5z[4]);
  assign celloutsig_0_23z = !(celloutsig_0_8z ? celloutsig_0_7z : celloutsig_0_5z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[3] | celloutsig_0_2z) & (celloutsig_0_1z | in_data[50]));
  assign celloutsig_0_6z = celloutsig_0_3z[0] | ~(celloutsig_0_5z[9]);
  assign celloutsig_1_13z = celloutsig_1_10z[4] | ~(celloutsig_1_5z[0]);
  assign celloutsig_1_4z = { celloutsig_1_2z[4:0], celloutsig_1_3z } + { in_data[131:127], celloutsig_1_0z };
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_0z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z };
  assign _00_[21:15] = _12_;
  assign celloutsig_1_19z = { celloutsig_1_4z[4:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_4z } >= { in_data[181:174], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[137:134] <= celloutsig_1_1z;
  assign celloutsig_0_33z = ! { celloutsig_0_5z[11:10], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_14z = ! { celloutsig_1_10z[18], celloutsig_1_7z };
  assign celloutsig_1_3z = celloutsig_1_2z[3:0] < celloutsig_1_2z[5:2];
  assign celloutsig_0_7z = celloutsig_0_2z & ~(celloutsig_0_3z[2]);
  assign celloutsig_0_1z = in_data[79] & ~(in_data[49]);
  assign celloutsig_0_38z = celloutsig_0_9z ? { celloutsig_0_1z, 2'h3, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_27z } : { celloutsig_0_10z[3:0], _00_[21:15] };
  assign celloutsig_1_7z = celloutsig_1_1z[1] ? { celloutsig_1_0z, celloutsig_1_1z[3:2], 1'h1, celloutsig_1_1z[0] } : celloutsig_1_5z[4:0];
  assign celloutsig_0_10z = celloutsig_0_5z[0] ? { celloutsig_0_0z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_5z[11:9] != celloutsig_0_0z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_10z[20:0], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z } !== { celloutsig_1_7z[2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_36z = celloutsig_0_3z[5:2] | { celloutsig_0_15z[4:2], celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_10z[6:1] | { in_data[56:53], celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_82z = | { celloutsig_0_38z[9:2], _00_[21:15] };
  assign celloutsig_0_81z = celloutsig_0_36z[2] & celloutsig_0_70z;
  assign celloutsig_1_0z = in_data[113] & in_data[128];
  assign celloutsig_1_9z = celloutsig_1_2z[3] & celloutsig_1_1z[1];
  assign celloutsig_0_14z = celloutsig_0_2z & celloutsig_0_6z;
  assign celloutsig_0_21z = celloutsig_0_1z & _00_[16];
  assign celloutsig_0_8z = ^ celloutsig_0_5z[17:9];
  assign celloutsig_0_2z = ^ { in_data[41:34], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[44:40] <<< in_data[41:37];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z } <<< { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[3:1], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z } <<< { in_data[104:103], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_7z[3:2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_12z } <<< in_data[119:104];
  assign celloutsig_0_3z = { in_data[43:40], celloutsig_0_2z, celloutsig_0_1z } <<< { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[154:148], celloutsig_1_0z } - { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[120:117] ~^ { in_data[119:117], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_3z[5:1] ~^ in_data[53:49];
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 7'h00;
    else if (!clkin_data[160]) celloutsig_1_5z = celloutsig_1_2z[7:1];
  assign { _00_[14:8], _00_[5:2], _00_[0] } = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_13z };
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
