{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653190826282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653190826283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:40:26 2022 " "Processing started: Sun May 22 11:40:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653190826283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653190826283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELA -c ELA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653190826283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653190826651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE ELA.v(13) " "Verilog HDL Declaration information at ELA.v(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653190826735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ela.v 1 1 " "Found 1 design units, including 1 entities, in source file ela.v" { { "Info" "ISGN_ENTITY_NAME" "1 ELA " "Found entity 1: ELA" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653190826740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653190826740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELA " "Elaborating entity \"ELA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653190826770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ELA.v(80) " "Verilog HDL assignment warning at ELA.v(80): truncated value with size 32 to match size of target (1)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826777 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ELA.v(108) " "Verilog HDL assignment warning at ELA.v(108): truncated value with size 32 to match size of target (2)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826779 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(182) " "Verilog HDL assignment warning at ELA.v(182): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826781 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(183) " "Verilog HDL assignment warning at ELA.v(183): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826781 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(187) " "Verilog HDL assignment warning at ELA.v(187): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826781 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ELA.v(189) " "Verilog HDL assignment warning at ELA.v(189): truncated value with size 32 to match size of target (5)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826781 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row ELA.v(175) " "Verilog HDL Always Construct warning at ELA.v(175): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 175 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653190826781 "|ELA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ELA.v(192) " "Verilog HDL assignment warning at ELA.v(192): truncated value with size 32 to match size of target (1)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653190826782 "|ELA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] ELA.v(175) " "Inferred latch for \"row\[0\]\" at ELA.v(175)" {  } { { "ELA.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/ELA.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653190826785 "|ELA"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653190827344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/output_files/ELA.map.smsg " "Generated suppressed messages file C:/Users/bob90/verilog/IC_design_Homework/HW4_/file/output_files/ELA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653190827379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653190827478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653190827478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653190827547 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653190827547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653190827547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653190827547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653190827563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:40:27 2022 " "Processing ended: Sun May 22 11:40:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653190827563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653190827563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653190827563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653190827563 ""}
