Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.data_packet_pkg
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Simple_Adder
Compiling module xil_defaultlib.Accordian_Buffer_default
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Buffer_Port(ADD_COUNT=4,MOD_MASK...
Compiling module xil_defaultlib.Output_Buffer_default
Compiling module xil_defaultlib.Uart_Top_Mod
Compiling module xil_defaultlib.Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bench_behav
