<profile>

<section name = "Vitis HLS Report for 'Loop_realfft_be_descramble_proc2'" level="0">
<item name = "Date">Sat Mar 26 21:16:48 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">be_vhls_prj</item>
<item name = "Solution">IPXACTExport (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.912 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">277, 277, 1.108 us, 1.108 us, 277, 277, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60">Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, 273, 273, 1.092 us, 1.092 us, 273, 273, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 1432, 1154, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60">Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, 0, 4, 1432, 1154, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="descramble_buf_M_imag_V_1_address0">14, 3, 8, 24</column>
<column name="descramble_buf_M_imag_V_1_ce0">14, 3, 1, 3</column>
<column name="descramble_buf_M_real_V_1_address0">14, 3, 8, 24</column>
<column name="descramble_buf_M_real_V_1_ce0">14, 3, 1, 3</column>
<column name="real_spectrum_lo_i_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="descramble_buf_M_imag_V_1_load_reg_99">16, 0, 16, 0</column>
<column name="descramble_buf_M_real_V_1_load_reg_94">16, 0, 16, 0</column>
<column name="grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc2, return value</column>
<column name="descramble_buf_M_real_V_1_address0">out, 8, ap_memory, descramble_buf_M_real_V_1, array</column>
<column name="descramble_buf_M_real_V_1_ce0">out, 1, ap_memory, descramble_buf_M_real_V_1, array</column>
<column name="descramble_buf_M_real_V_1_q0">in, 16, ap_memory, descramble_buf_M_real_V_1, array</column>
<column name="descramble_buf_M_imag_V_1_address0">out, 8, ap_memory, descramble_buf_M_imag_V_1, array</column>
<column name="descramble_buf_M_imag_V_1_ce0">out, 1, ap_memory, descramble_buf_M_imag_V_1, array</column>
<column name="descramble_buf_M_imag_V_1_q0">in, 16, ap_memory, descramble_buf_M_imag_V_1, array</column>
<column name="real_spectrum_lo_i_din">out, 32, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_lo_i_full_n">in, 1, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_lo_i_write">out, 1, ap_fifo, real_spectrum_lo_i, pointer</column>
<column name="real_spectrum_hi_buf_M_real_V_address0">out, 8, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_ce0">out, 1, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_we0">out, 1, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_d0">out, 16, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_address0">out, 8, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_ce0">out, 1, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_we0">out, 1, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_d0">out, 16, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="descramble_buf_M_real_V_address0">out, 8, ap_memory, descramble_buf_M_real_V, array</column>
<column name="descramble_buf_M_real_V_ce0">out, 1, ap_memory, descramble_buf_M_real_V, array</column>
<column name="descramble_buf_M_real_V_q0">in, 16, ap_memory, descramble_buf_M_real_V, array</column>
<column name="descramble_buf_M_imag_V_address0">out, 8, ap_memory, descramble_buf_M_imag_V, array</column>
<column name="descramble_buf_M_imag_V_ce0">out, 1, ap_memory, descramble_buf_M_imag_V, array</column>
<column name="descramble_buf_M_imag_V_q0">in, 16, ap_memory, descramble_buf_M_imag_V, array</column>
<column name="twid_rom_M_real_V_address0">out, 8, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_ce0">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_q0">in, 15, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_imag_V_address0">out, 8, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_ce0">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_q0">in, 16, ap_memory, twid_rom_M_imag_V, array</column>
</table>
</item>
</section>
</profile>
