// Seed: 2346363540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_9 = 0;
  parameter id_9 = 1;
  logic [1  ==  -1 : 1] id_10;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    inout tri1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    output uwire id_10,
    output uwire id_11,
    output wire id_12,
    input wand id_13,
    input tri id_14,
    output uwire id_15
);
  wire id_17 = id_17, id_18;
  assign id_15 = -1'b0;
  wire ["" : 1] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17
  );
endmodule
