<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ddrclk_sim/altera_gpio_lite/altera_gpio_lite.sv"
   type="SYSTEM_VERILOG"
   library="ddrclk" />
 <file
   path="ddrclk_sim/altera_gpio_lite/mentor/altera_gpio_lite.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ddrclk"
   simulator="modelsim" />
 <file path="ddrclk_sim/ddrclk.vhd" type="VHDL" />
 <topLevel name="ddrclk" />
 <deviceFamily name="max10" />
</simPackage>
