Analysis & Elaboration report for simd
Mon Apr  1 22:55:51 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated
  6. Source assignments for ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated
  7. Parameter Settings for User Entity Instance: new_clk:frec_mem
  8. Parameter Settings for User Entity Instance: new_clk:frec_clk
  9. Parameter Settings for User Entity Instance: mux_2to1:mux_inst
 10. Parameter Settings for User Entity Instance: adder:adder_if
 11. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: mux_4to1:mux_RS1_id
 13. Parameter Settings for User Entity Instance: mux_2to1:mux_RS2_id
 14. Parameter Settings for User Entity Instance: mux_4to1:mux_RS3_id
 15. Parameter Settings for User Entity Instance: scalar_rf:scalar_rf_id
 16. Parameter Settings for User Entity Instance: vectorial_rf:vectorial_rf_id
 17. Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_ex
 18. Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_ex_vec
 19. Parameter Settings for User Entity Instance: adder:adder_ex
 20. Parameter Settings for User Entity Instance: alu_scalar:alu_ex
 21. Parameter Settings for User Entity Instance: alu_vec:alu_instance
 22. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance0
 23. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance0
 24. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance1
 25. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance1
 26. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance2
 27. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance2
 28. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance3
 29. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance3
 30. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance4
 31. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance4
 32. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance5
 33. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance5
 34. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance6
 35. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance6
 36. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance7
 37. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance7
 38. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance8
 39. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance8
 40. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance9
 41. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance9
 42. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance10
 43. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance10
 44. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance11
 45. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance11
 46. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance12
 47. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance12
 48. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance13
 49. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance13
 50. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance14
 51. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance14
 52. Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance15
 53. Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance15
 54. Parameter Settings for User Entity Instance: compare:compare_wb_inst
 55. Parameter Settings for User Entity Instance: mux_2to1:mux_WD_mem
 56. Parameter Settings for User Entity Instance: ram1:mem|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: mux_2to1:mux_data_mem
 58. Parameter Settings for User Entity Instance: mux_2to1:mux_WD_wb
 59. Parameter Settings for User Entity Instance: mux_2to1:mux_RD_wb
 60. altsyncram Parameter Settings by Entity Instance
 61. Analysis & Elaboration Settings
 62. Port Connectivity Checks: "ram1:mem"
 63. Port Connectivity Checks: "mux_2to1:mux_WD_mem"
 64. Port Connectivity Checks: "compare:compare_wb_inst"
 65. Port Connectivity Checks: "segment_ex_mem:ex_mem_inst"
 66. Port Connectivity Checks: "adder:adder_ex"
 67. Port Connectivity Checks: "mux_2to1:mux_2to1_ex_vec"
 68. Port Connectivity Checks: "mux_4to1:mux_RS3_id"
 69. Port Connectivity Checks: "adder:adder_if"
 70. Port Connectivity Checks: "pc:pc_if"
 71. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Apr  1 22:55:51 2024          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; simd                                           ;
; Top-level Entity Name         ; datapath                                       ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |datapath|ram1:mem     ; ram1.v          ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |datapath|rom:rom_inst ; rom.v           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_clk ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 113   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_if ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; element        ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; instruction.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_v1g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:mux_RS1_id ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_RS2_id ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:mux_RS3_id ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scalar_rf:scalar_rf_id ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectorial_rf:vectorial_rf_id ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_ex ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 19    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_ex_vec ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 19    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; element        ; 19    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_scalar:alu_ex ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 19    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; element        ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance3 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance4 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance5 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance6 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance7 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance8 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance8 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance9 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance10 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance10 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance11 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance11 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance12 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance12 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance13 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance13 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance14 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance14 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|mux_2to1:mux_alu_instance15 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_vec:alu_instance|alu_element_vec:alu_instance15 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: compare:compare_wb_inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_WD_mem ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 18                   ; Signed Integer            ;
; NUMWORDS_A                         ; 257604               ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; memory.mif           ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_kvn1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_data_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 256   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_WD_wb ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 256   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_RD_wb ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram1:mem|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 257604                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; datapath           ; simd               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram1:mem"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1:mux_WD_mem"                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "compare:compare_wb_inst"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; b[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_ex_mem:ex_mem_inst"                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead_mem      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RD3S_mem[18..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:adder_ex"                                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C    ; Output ; Warning  ; Output or bidir port (19 bits) is smaller than the port expression (32 bits) it drives.  The 13 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1:mux_2to1_ex_vec"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; C[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_4to1:mux_RS3_id" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; D    ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:adder_if" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; B[31..1] ; Input ; Info     ; Stuck at GND ;
; B[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "pc:pc_if"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; load ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon Apr  1 22:55:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simd -c simd --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_element_vec.sv
    Info (12023): Found entity 1: alu_element_vec File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_element_vec_tb.sv
    Info (12023): Found entity 1: alu_element_vec_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_scalar.sv
    Info (12023): Found entity 1: alu_scalar File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_scalar_tb.sv
    Info (12023): Found entity 1: alu_scalar_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_vec.sv
    Info (12023): Found entity 1: alu_vec File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 1
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(31): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 31
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(32): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 32
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(37): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file alu_vec_tb.sv
    Info (12023): Found entity 1: alu_vec_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: jump_unit File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/branch_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.sv
    Info (12023): Found entity 1: compare File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: datapath_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_vector_size.sv
    Info (12023): Found entity 1: extend_vector_size File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_vector_size.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_addr_manager.sv
    Info (12023): Found entity 1: mem_addr_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_addr_manager_tb.sv
    Info (12023): Found entity 1: mem_addr_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_input_manager.sv
    Info (12023): Found entity 1: mem_input_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_input_manager_tb.sv
    Info (12023): Found entity 1: mem_input_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_output_manager.sv
    Info (12023): Found entity 1: mem_output_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_output_manager_tb.sv
    Info (12023): Found entity 1: mem_output_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_clk.sv
    Info (12023): Found entity 1: new_clk File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/new_clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scalar_rf.sv
    Info (12023): Found entity 1: scalar_rf File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scalar_rf_tb.sv
    Info (12023): Found entity 1: scalar_rf_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vectorial_rf.sv
    Info (12023): Found entity 1: vectorial_rf File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vectorial_rf_tb.sv
    Info (12023): Found entity 1: vectorial_rf_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file flags/synthesis/flags.v
    Info (12023): Found entity 1: flags File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file flags/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(58): created implicit net for "clk_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 58
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(59): created implicit net for "clk" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 59
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 58
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_clk" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 59
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 66
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_if" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at pc.sv(10): object "pc_temp" assigned a value but never read File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv Line: 10
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_if" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 78
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1g1.tdf
    Info (12023): Found entity 1: altsyncram_v1g1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_v1g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v1g1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (41) in the Memory Initialization File "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/instruction.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12128): Elaborating entity "segment_if_id" for hierarchy "segment_if_id:if_id_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 104
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 138
Warning (10230): Verilog HDL assignment warning at control_unit.sv(58): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 58
Warning (10230): Verilog HDL assignment warning at control_unit.sv(90): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 90
Warning (10230): Verilog HDL assignment warning at control_unit.sv(97): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 97
Warning (10230): Verilog HDL assignment warning at control_unit.sv(105): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 105
Warning (10230): Verilog HDL assignment warning at control_unit.sv(112): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 112
Warning (10230): Verilog HDL assignment warning at control_unit.sv(119): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 119
Warning (10230): Verilog HDL assignment warning at control_unit.sv(146): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 146
Warning (10230): Verilog HDL assignment warning at control_unit.sv(175): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 175
Warning (10230): Verilog HDL assignment warning at control_unit.sv(203): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 203
Warning (10230): Verilog HDL assignment warning at control_unit.sv(212): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 212
Warning (10230): Verilog HDL assignment warning at control_unit.sv(240): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 240
Warning (10230): Verilog HDL assignment warning at control_unit.sv(288): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 288
Warning (10230): Verilog HDL assignment warning at control_unit.sv(352): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 352
Warning (10230): Verilog HDL assignment warning at control_unit.sv(369): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 369
Warning (10230): Verilog HDL assignment warning at control_unit.sv(450): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 450
Warning (10230): Verilog HDL assignment warning at control_unit.sv(479): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 479
Warning (10230): Verilog HDL assignment warning at control_unit.sv(496): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 496
Warning (10230): Verilog HDL assignment warning at control_unit.sv(525): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 525
Warning (10230): Verilog HDL assignment warning at control_unit.sv(543): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 543
Warning (10230): Verilog HDL assignment warning at control_unit.sv(572): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 572
Info (10041): Inferred latch for "ALUOpV[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "ALUOpV[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "ALUOpV[2]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[2]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[3]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[4]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[5]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[6]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[7]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[8]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[9]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[10]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[11]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[12]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[13]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[14]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[15]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[16]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[17]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count[18]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[2]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[3]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[4]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[5]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[6]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[7]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[8]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[9]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[10]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[11]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[12]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[13]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[14]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[15]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[16]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[17]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "aritmetric_count_temp[18]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegDest[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegDest[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegSrc1[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegSrc1[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "ImmSrc[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "ImmSrc[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "operand_flag" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "ALUSrc" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "FlagRDSrc" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "MemToReg" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegWriteV" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegWriteS" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "WriteDataSrc" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "EnableWrite" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "EnableRead" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "MemWrite" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "MemRead" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "AluData" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "LessEqual" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "GreaterEqual" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "Equal" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "Brinco" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[2]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[3]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[4]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[5]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[6]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[7]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[8]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[9]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[10]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[11]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[12]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[13]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[14]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[15]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[16]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[17]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count[18]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[0]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[1]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[2]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[3]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[4]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[5]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[6]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[7]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[8]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[9]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[10]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[11]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[12]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[13]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[14]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[15]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[16]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[17]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "instruction_count_temp[18]" at control_unit.sv(541) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 541
Info (10041): Inferred latch for "RegSrc2" at control_unit.sv(494) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 494
Info (10041): Inferred latch for "ALUOpS[0]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "ALUOpS[1]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "ALUOpS[2]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[0]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[1]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[2]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[3]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[4]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[5]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[6]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[7]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[8]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[9]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[10]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[11]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[12]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[13]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[14]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[15]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[16]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[17]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count[18]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[0]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[1]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[2]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[3]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[4]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[5]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[6]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[7]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[8]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[9]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[10]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[11]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[12]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[13]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[14]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[15]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[16]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[17]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "memory_count_temp[18]" at control_unit.sv(350) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 350
Info (10041): Inferred latch for "stall_count[0]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[1]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[2]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[3]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[4]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[5]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[6]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[7]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[8]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[9]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[10]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[11]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[12]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[13]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[14]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[15]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[16]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[17]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count[18]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[0]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[1]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[2]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[3]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[4]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[5]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[6]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[7]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[8]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[9]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[10]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[11]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[12]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[13]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[14]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[15]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[16]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[17]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (10041): Inferred latch for "stall_count_temp[18]" at control_unit.sv(56) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 56
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:mux_RS1_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 147
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_RS2_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 154
Info (12128): Elaborating entity "extend" for hierarchy "extend:extend_id_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 169
Info (12128): Elaborating entity "scalar_rf" for hierarchy "scalar_rf:scalar_rf_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 191
Warning (10230): Verilog HDL assignment warning at scalar_rf.sv(169): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 169
Warning (10230): Verilog HDL assignment warning at scalar_rf.sv(209): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 209
Info (12128): Elaborating entity "vectorial_rf" for hierarchy "vectorial_rf:vectorial_rf_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 205
Info (12128): Elaborating entity "segment_id_ex" for hierarchy "segment_id_ex:id_ex_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 266
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_2to1_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 269
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 272
Info (12128): Elaborating entity "alu_scalar" for hierarchy "alu_scalar:alu_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 274
Info (12128): Elaborating entity "alu_vec" for hierarchy "alu_vec:alu_instance" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 283
Info (12128): Elaborating entity "mux_2to1" for hierarchy "alu_vec:alu_instance|mux_2to1:mux_alu_instance0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 32
Info (12128): Elaborating entity "alu_element_vec" for hierarchy "alu_vec:alu_instance|alu_element_vec:alu_instance0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 39
Info (12128): Elaborating entity "jump_unit" for hierarchy "jump_unit:jump_unit_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 285
Info (12128): Elaborating entity "segment_ex_mem" for hierarchy "segment_ex_mem:ex_mem_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 321
Info (12128): Elaborating entity "mem_addr_manager" for hierarchy "mem_addr_manager:mem_addr_manager_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 331
Warning (10230): Verilog HDL assignment warning at mem_addr_manager.sv(28): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv Line: 28
Info (12128): Elaborating entity "compare" for hierarchy "compare:compare_wb_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 336
Warning (10230): Verilog HDL assignment warning at compare.sv(6): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv Line: 6
Info (12128): Elaborating entity "mem_input_manager" for hierarchy "mem_input_manager:mem_input_manager_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 344
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 357
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:mem|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram1:mem|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v Line: 86
Info (12133): Instantiated megafunction "ram1:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "257604"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvn1.tdf
    Info (12023): Found entity 1: altsyncram_kvn1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kvn1" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_sma.tdf Line: 23
Info (12128): Elaborating entity "decode_sma" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated|decode_sma:decode3" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_l2a.tdf Line: 23
Info (12128): Elaborating entity "decode_l2a" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated|decode_l2a:rden_decode" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rib.tdf
    Info (12023): Found entity 1: mux_rib File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/mux_rib.tdf Line: 23
Info (12128): Elaborating entity "mux_rib" for hierarchy "ram1:mem|altsyncram:altsyncram_component|altsyncram_kvn1:auto_generated|mux_rib:mux2" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_kvn1.tdf Line: 47
Info (12128): Elaborating entity "extend_vector_size" for hierarchy "extend_vector_size:extend_vector_size_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 362
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_data_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 369
Info (12128): Elaborating entity "mem_output_manager" for hierarchy "mem_output_manager:instance_name" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 379
Warning (10036): Verilog HDL or VHDL warning at mem_output_manager.sv(13): object "temp_input_data" assigned a value but never read File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv Line: 13
Info (12128): Elaborating entity "segment_mem_wb" for hierarchy "segment_mem_wb:segment_mem_wb_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 401
Info (12128): Elaborating entity "decode" for hierarchy "decode:decode_scalar_WD_wb" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 417
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_plus_imm_ex[31]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[30]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[29]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[28]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[27]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[26]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[25]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[24]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[23]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[22]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[21]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[20]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[19]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_plus_imm_ex[31]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[30]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[29]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[28]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[27]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[26]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[25]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[24]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[23]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[22]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[21]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[20]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[19]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pc_plus_imm_ex[31]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[30]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[29]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[28]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[27]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[26]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[25]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[24]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[23]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[22]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[21]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[20]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
    Warning (12110): Net "pc_plus_imm_ex[19]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 26
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 19 assignments for entity "altsource_probe_top" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "flags" -- entity does not exist in design
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Mon Apr  1 22:55:51 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:19


