// Seed: 1092319542
module module_0 (
    output tri1 id_0,
    output supply1 id_1
);
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1
    , id_13,
    output wand id_2,
    output tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11
);
  wire id_14;
  and (id_8, id_9, id_5, id_14, id_7, id_0, id_1, id_11);
  module_0(
      id_8, id_8
  );
endmodule
