INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/cam_capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/cam_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/cam_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/cam_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/cam_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/cnn_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/cnn_to_seven.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_to_seven
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/custom_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/grayscale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grayscale
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/maxpooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/mem_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/padding_zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding_zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/rescaling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rescaling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/sccb_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/segmentation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/seven_seg_display_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/size_trim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module size_trim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/imports/rtl/vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_pixel
INFO: [VRFC 10-311] analyzing module mult8x8
INFO: [VRFC 10-311] analyzing module reg32p32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/dense_layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/dense_layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sim_1/new/test_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
