// Generated by CIRCT unknown git version
module bcd(	// file.cleaned.mlir:2:3
  input        a,	// file.cleaned.mlir:2:21
               b,	// file.cleaned.mlir:2:33
               c,	// file.cleaned.mlir:2:45
               d,	// file.cleaned.mlir:2:57
               inv,	// file.cleaned.mlir:2:69
               en,	// file.cleaned.mlir:2:83
  output [7:0] digit	// file.cleaned.mlir:2:97
);

  wire _GEN = ~a & ~b;	// file.cleaned.mlir:5:10, :6:10, :7:10
  wire _GEN_0 = _GEN & ~c;	// file.cleaned.mlir:7:10, :8:10, :9:10
  wire _GEN_1 = ~a & b;	// file.cleaned.mlir:5:10, :11:10
  wire _GEN_2 = _GEN_1 & ~c;	// file.cleaned.mlir:8:10, :11:10, :12:10
  wire a_wire = _GEN_0 & d | _GEN_2 & ~d;	// file.cleaned.mlir:9:10, :10:10, :12:10, :13:10, :14:10, :15:11
  wire _GEN_3 = _GEN_1 & c;	// file.cleaned.mlir:11:10, :17:11
  wire b_wire = _GEN_2 & d | _GEN_3 & ~d;	// file.cleaned.mlir:12:10, :13:10, :16:11, :17:11, :18:11, :19:11
  wire _GEN_4 = _GEN & c;	// file.cleaned.mlir:7:10, :20:11
  wire c_wire = _GEN_4 & ~d;	// file.cleaned.mlir:13:10, :20:11, :21:11
  wire _GEN_5 = _GEN_3 & d;	// file.cleaned.mlir:17:11, :22:11
  wire d_wire = a_wire | _GEN_5;	// file.cleaned.mlir:15:11, :22:11, :23:11
  wire e_wire = d | b & ~c | a & c;	// file.cleaned.mlir:8:10, :24:11, :25:11, :26:11
  wire f_wire = _GEN & d | _GEN_4 | ~a & c & d;	// file.cleaned.mlir:5:10, :7:10, :20:11, :27:11, :28:11, :29:11
  wire g_wire = _GEN_0 | _GEN_5;	// file.cleaned.mlir:9:10, :22:11, :30:11
  assign digit =
    en
      ? (inv
           ? {1'h1, g_wire, f_wire, e_wire, d_wire, c_wire, b_wire, a_wire}
           : {1'h0, ~g_wire, ~f_wire, ~e_wire, ~d_wire, ~c_wire, ~b_wire, ~a_wire})
      : {8{inv}};	// file.cleaned.mlir:3:14, :4:13, :15:11, :19:11, :21:11, :23:11, :26:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:5
endmodule

