{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559220283638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220283645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:44:43 2019 " "Processing started: Thu May 30 09:44:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220283645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220283645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220283645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559220284363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/outputexecuting.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/outputexecuting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputExecuting " "Found entity 1: outputExecuting" {  } { { "cores/executing/outputExecuting.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/outputExecuting.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/mdlu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/mdlu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdlu " "Found entity 1: mdlu" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/hiloregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/hiloregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hiLoRegister " "Found entity 1: hiLoRegister" {  } { { "cores/executing/hiLoRegister.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/hiLoRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/infochooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/infochooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infoChooser " "Found entity 1: infoChooser" {  } { { "fpgaIntegration/fpgaController/infoChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/infoChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/clockchooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/clockchooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockChooser " "Found entity 1: clockChooser" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/clockChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/displaysevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/displaysevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaySevSegm " "Found entity 1: displaySevSegm" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/binarytohexsevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/binarytohexsevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToHexSevSegm " "Found entity 1: binaryToHexSevSegm" {  } { { "fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeBack " "Found entity 1: writeBack" {  } { { "cores/writeBack/writeBack.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/writeBack/writeBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memorydatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memorydatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDatabase " "Found entity 1: memoryDatabase" {  } { { "cores/memory/memoryDatabase.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memoryDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "cores/memory/memory.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "cores/instructionFetch/programCounter.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/programCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "cores/instructionFetch/instructionMemory.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "cores/instructionFetch/instructionFetch.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/branchcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/branchcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchController " "Found entity 1: branchController" {  } { { "cores/instructionFetch/branchController.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/branchController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/adderprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/adderprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderProgramCounter " "Found entity 1: adderProgramCounter" {  } { { "cores/instructionFetch/adderProgramCounter.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/adderProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/registerdatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/registerdatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerDatabase " "Found entity 1: registerDatabase" {  } { { "cores/instructionDecode/registerDatabase.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/registerDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "cores/instructionDecode/instructionDecode.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/executing.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/executing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 executing " "Found entity 1: executing" {  } { { "cores/executing/executing.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/aritimeticalcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/aritimeticalcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritimeticalControl " "Found entity 1: aritimeticalControl" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cores/executing/alu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemips.v 1 1 " "Found 1 design units, including 1 entities, in source file simplemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleMips " "Found entity 1: simpleMips" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libmips.sv 5 0 " "Found 5 design units, including 0 entities, in source file libmips.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 libMdlu (SystemVerilog) " "Found design unit 1: libMdlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 libAlu (SystemVerilog) " "Found design unit 2: libAlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 libInstructions (SystemVerilog) " "Found design unit 3: libInstructions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 libFunctions (SystemVerilog) " "Found design unit 4: libFunctions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 libAritimeticalControl (SystemVerilog) " "Found design unit 5: libAritimeticalControl (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmodules.sv 6 6 " "Found 6 design units, including 6 entities, in source file auxmodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5bits " "Found entity 1: mux2_1_5bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftLef_2_32bits " "Found entity 2: shiftLef_2_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftLeft_2_26_28_bits " "Found entity 3: shiftLeft_2_26_28_bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_32bits " "Found entity 4: adder_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_1_32bits " "Found entity 5: mux2_1_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""} { "Info" "ISGN_ENTITY_NAME" "6 signalExtender16_32bits " "Found entity 6: signalExtender16_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220294873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220294873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleMips " "Elaborating entity \"simpleMips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559220294949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockChooser clockChooser:clockChooser0 " "Elaborating entity \"clockChooser\" for hierarchy \"clockChooser:clockChooser0\"" {  } { { "simpleMips.v" "clockChooser0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220294951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips0 " "Elaborating entity \"mips\" for hierarchy \"mips:mips0\"" {  } { { "simpleMips.v" "mips0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220294952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips0\|controller:controller0 " "Elaborating entity \"controller\" for hierarchy \"mips:mips0\|controller:controller0\"" {  } { { "mips.sv" "controller0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(26) " "Verilog HDL assignment warning at controller.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(42) " "Verilog HDL assignment warning at controller.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(54) " "Verilog HDL assignment warning at controller.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(66) " "Verilog HDL assignment warning at controller.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(78) " "Verilog HDL assignment warning at controller.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(90) " "Verilog HDL assignment warning at controller.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(102) " "Verilog HDL assignment warning at controller.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295008 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(114) " "Verilog HDL assignment warning at controller.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(126) " "Verilog HDL assignment warning at controller.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(138) " "Verilog HDL assignment warning at controller.sv(138): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(150) " "Verilog HDL assignment warning at controller.sv(150): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(162) " "Verilog HDL assignment warning at controller.sv(162): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(174) " "Verilog HDL assignment warning at controller.sv(174): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(186) " "Verilog HDL assignment warning at controller.sv(186): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295009 "|simpleMips|mips:mips0|controller:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetch mips:mips0\|instructionFetch:instructionFetch0 " "Elaborating entity \"instructionFetch\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\"" {  } { { "mips.sv" "instructionFetch0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0 " "Elaborating entity \"instructionMemory\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "instructionMemory0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0 " "Elaborating entity \"programCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "programCounter0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderProgramCounter mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0 " "Elaborating entity \"adderProgramCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adderProgramCounter0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLef_2_32bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch " "Elaborating entity \"shiftLef_2_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLef_2_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bits mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0 " "Elaborating entity \"adder_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adder_32bits0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchController mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0 " "Elaborating entity \"branchController\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "branchController0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32bits mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch " "Elaborating entity \"mux2_1_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "mux2_1_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_2_26_28_bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0 " "Elaborating entity \"shiftLeft_2_26_28_bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLeft_2_26_28_bits0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode mips:mips0\|instructionDecode:instructionDecode0 " "Elaborating entity \"instructionDecode\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\"" {  } { { "mips.sv" "instructionDecode0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerDatabase mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0 " "Elaborating entity \"registerDatabase\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "registerDatabase0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalExtender16_32bits mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch " "Elaborating entity \"signalExtender16_32bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "signalExtender16_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_5bits mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister " "Elaborating entity \"mux2_1_5bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "muxWriteRegister" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executing mips:mips0\|executing:executing0 " "Elaborating entity \"executing\" for hierarchy \"mips:mips0\|executing:executing0\"" {  } { { "mips.sv" "executing0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritimeticalControl mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0 " "Elaborating entity \"aritimeticalControl\" for hierarchy \"mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0\"" {  } { { "cores/executing/executing.sv" "aritimeticalControl0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(16) " "Verilog HDL assignment warning at aritimeticalControl.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295118 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(28) " "Verilog HDL assignment warning at aritimeticalControl.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295118 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(33) " "Verilog HDL assignment warning at aritimeticalControl.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295118 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(38) " "Verilog HDL assignment warning at aritimeticalControl.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295118 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(43) " "Verilog HDL assignment warning at aritimeticalControl.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295118 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(48) " "Verilog HDL assignment warning at aritimeticalControl.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(53) " "Verilog HDL assignment warning at aritimeticalControl.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(58) " "Verilog HDL assignment warning at aritimeticalControl.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(63) " "Verilog HDL assignment warning at aritimeticalControl.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(68) " "Verilog HDL assignment warning at aritimeticalControl.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(73) " "Verilog HDL assignment warning at aritimeticalControl.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(78) " "Verilog HDL assignment warning at aritimeticalControl.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(83) " "Verilog HDL assignment warning at aritimeticalControl.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(88) " "Verilog HDL assignment warning at aritimeticalControl.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(93) " "Verilog HDL assignment warning at aritimeticalControl.sv(93): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(102) " "Verilog HDL assignment warning at aritimeticalControl.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(107) " "Verilog HDL assignment warning at aritimeticalControl.sv(107): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(112) " "Verilog HDL assignment warning at aritimeticalControl.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(117) " "Verilog HDL assignment warning at aritimeticalControl.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(122) " "Verilog HDL assignment warning at aritimeticalControl.sv(122): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(127) " "Verilog HDL assignment warning at aritimeticalControl.sv(127): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(132) " "Verilog HDL assignment warning at aritimeticalControl.sv(132): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(137) " "Verilog HDL assignment warning at aritimeticalControl.sv(137): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559220295119 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips0\|executing:executing0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"mips:mips0\|executing:executing0\|alu:alu0\"" {  } { { "cores/executing/executing.sv" "alu0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdlu mips:mips0\|executing:executing0\|mdlu:mdlu0 " "Elaborating entity \"mdlu\" for hierarchy \"mips:mips0\|executing:executing0\|mdlu:mdlu0\"" {  } { { "cores/executing/executing.sv" "mdlu0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hiLoRegister mips:mips0\|executing:executing0\|hiLoRegister:hiLoRegister0 " "Elaborating entity \"hiLoRegister\" for hierarchy \"mips:mips0\|executing:executing0\|hiLoRegister:hiLoRegister0\"" {  } { { "cores/executing/executing.sv" "hiLoRegister0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputExecuting mips:mips0\|executing:executing0\|outputExecuting:outputExecuting0 " "Elaborating entity \"outputExecuting\" for hierarchy \"mips:mips0\|executing:executing0\|outputExecuting:outputExecuting0\"" {  } { { "cores/executing/executing.sv" "outputExecuting0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory mips:mips0\|memory:memory0 " "Elaborating entity \"memory\" for hierarchy \"mips:mips0\|memory:memory0\"" {  } { { "mips.sv" "memory0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryDatabase mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0 " "Elaborating entity \"memoryDatabase\" for hierarchy \"mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0\"" {  } { { "cores/memory/memory.sv" "memoryDatabase0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memory.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeBack mips:mips0\|writeBack:writeBack0 " "Elaborating entity \"writeBack\" for hierarchy \"mips:mips0\|writeBack:writeBack0\"" {  } { { "mips.sv" "writeBack0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infoChooser mips:mips0\|infoChooser:infoChooser0 " "Elaborating entity \"infoChooser\" for hierarchy \"mips:mips0\|infoChooser:infoChooser0\"" {  } { { "mips.sv" "infoChooser0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySevSegm displaySevSegm:displaySevSegm0 " "Elaborating entity \"displaySevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\"" {  } { { "simpleMips.v" "displaySevSegm0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToHexSevSegm displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0 " "Elaborating entity \"binaryToHexSevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0\"" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "binaryToHexSevSegm0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220295602 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockChooser:clockChooser0\|clk " "Found clock multiplexer clockChooser:clockChooser0\|clk" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/clockChooser.sv" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1559220489030 "|simpleMips|clockChooser:clockChooser0|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1559220489030 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mult0\"" {  } { { "cores/executing/mdlu.sv" "Mult0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220508503 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Div0\"" {  } { { "cores/executing/mdlu.sv" "Div0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220508503 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mod0\"" {  } { { "cores/executing/mdlu.sv" "Mod0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220508503 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559220508503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220508561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508561 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559220508561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220508654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508655 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559220508655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220508926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559220508926 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559220508926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559220508972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220508972 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559220509788 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559220509788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559220512412 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559220521721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559220522693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559220522693 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559220523594 "|simpleMips|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559220523594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3554 " "Implemented 3554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559220523594 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559220523594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3465 " "Implemented 3465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559220523594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559220523594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559220523594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6019 " "Peak virtual memory: 6019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220523661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:48:43 2019 " "Processing ended: Thu May 30 09:48:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220523661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:00 " "Elapsed time: 00:04:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220523661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220523661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559220523661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559220525046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220525052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:48:44 2019 " "Processing started: Thu May 30 09:48:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220525052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559220525052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559220525053 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559220525212 ""}
{ "Info" "0" "" "Project  = simpleMips" {  } {  } 0 0 "Project  = simpleMips" 0 0 "Fitter" 0 0 1559220525212 ""}
{ "Info" "0" "" "Revision = simpleMips" {  } {  } 0 0 "Revision = simpleMips" 0 0 "Fitter" 0 0 1559220525212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559220525344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simpleMips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"simpleMips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559220525376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559220525438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559220525438 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559220525852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559220525861 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559220526162 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559220526162 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 7877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559220526172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 7879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559220526172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 7881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559220526172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 7883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559220526172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 7885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559220526172 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559220526172 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559220526177 ""}
{ "Info" "ISTA_SDC_FOUND" "simpleMips.SDC " "Reading SDC File: 'simpleMips.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559220528028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559220528040 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1559220528070 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559220528072 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559220528072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559220528072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559220528072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559220528072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559220528072 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559220528072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockChooser:clockChooser0\|clk  " "Automatically promoted node clockChooser:clockChooser0\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559220528420 ""}  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/clockChooser.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559220528420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559220528943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559220528945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559220528945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559220528948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559220528950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559220528952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559220528952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559220528953 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559220528953 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559220529511 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559220529522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559220532500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559220533224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559220533276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559220545274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559220545274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559220545977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559220551114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559220551114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559220606748 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559220606748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559220606756 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.03 " "Total time spent on timing analysis during the Fitter is 3.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559220607038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559220607065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559220607683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559220607685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559220608255 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559220609116 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559220609947 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559220609947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.fit.smsg " "Generated suppressed messages file D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559220610153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220610989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:50:10 2019 " "Processing ended: Thu May 30 09:50:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220610989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220610989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220610989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559220610989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559220612115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220612122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:50:11 2019 " "Processing started: Thu May 30 09:50:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220612122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559220612122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559220612122 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559220615387 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559220615494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220615837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:50:15 2019 " "Processing ended: Thu May 30 09:50:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220615837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220615837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220615837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559220615837 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559220616511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559220617184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220617191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:50:16 2019 " "Processing started: Thu May 30 09:50:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220617191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559220617191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simpleMips -c simpleMips " "Command: quartus_sta simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559220617191 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559220617342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559220617710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220617767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220617767 ""}
{ "Info" "ISTA_SDC_FOUND" "simpleMips.SDC " "Reading SDC File: 'simpleMips.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1559220618479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1559220618490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559220618516 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559220618516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559220618534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559220619453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559220619453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.967 " "Worst-case setup slack is -115.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.967           -6287.686 CLOCK_50  " " -115.967           -6287.686 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220619459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.799 " "Worst-case hold slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 CLOCK_50  " "    1.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220619487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220619492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220619497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.611 " "Worst-case minimum pulse width slack is 9.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.611               0.000 CLOCK_50  " "    9.611               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220619502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220619502 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559220621919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559220621948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559220622572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559220622758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559220622853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559220622853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -103.732 " "Worst-case setup slack is -103.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -103.732           -5544.196 CLOCK_50  " " -103.732           -5544.196 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220622860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.622 " "Worst-case hold slack is 1.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.622               0.000 CLOCK_50  " "    1.622               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220622896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220622902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220622909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.627 " "Worst-case minimum pulse width slack is 9.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.627               0.000 CLOCK_50  " "    9.627               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220622914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220622914 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559220636444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559220636597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559220636624 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559220636624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.738 " "Worst-case setup slack is -52.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.738           -2382.281 CLOCK_50  " "  -52.738           -2382.281 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220636631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.824 " "Worst-case hold slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 CLOCK_50  " "    0.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220636671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220636680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559220636690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.212 " "Worst-case minimum pulse width slack is 9.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.212               0.000 CLOCK_50  " "    9.212               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559220636698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559220636698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559220649619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559220649627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220649750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:50:49 2019 " "Processing ended: Thu May 30 09:50:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220649750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220649750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220649750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559220649750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559220650870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220650877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:50:50 2019 " "Processing started: Thu May 30 09:50:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220650877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220650877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simpleMips -c simpleMips --netlist_type=sgate " "Command: quartus_npp simpleMips -c simpleMips --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220650877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220686983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:51:26 2019 " "Processing ended: Thu May 30 09:51:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220686983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220686983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220686983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220686983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220688011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220688018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:51:27 2019 " "Processing started: Thu May 30 09:51:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220688018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220688018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simpleMips -c simpleMips --netlist_type=atom_map " "Command: quartus_npp simpleMips -c simpleMips --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220688018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220688613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:51:28 2019 " "Processing ended: Thu May 30 09:51:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220688613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220688613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220688613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220688613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220689591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559220689596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:51:29 2019 " "Processing started: Thu May 30 09:51:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559220689596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220689596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp simpleMips -c simpleMips --netlist_type=atom_fit " "Command: quartus_npp simpleMips -c simpleMips --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220689596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559220690110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:51:30 2019 " "Processing ended: Thu May 30 09:51:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559220690110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559220690110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559220690110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220690110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559220690711 ""}
