Classic Timing Analyzer report for gestion_anemometre
Fri Sep 24 10:37:42 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'in_freq_anemometre'
  7. Clock Setup: 'clk_50M'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+
; Type                              ; Slack ; Required Time ; Actual Time                                    ; From                                      ; To                                        ; From Clock         ; To Clock           ; Failed Paths ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+
; Worst-case tsu                    ; N/A   ; None          ; 1.156 ns                                       ; start_stop                                ; choix_mode:inst4|tmp1[7]                  ; --                 ; clk_50M            ; 0            ;
; Worst-case tco                    ; N/A   ; None          ; 9.156 ns                                       ; choix_mode:inst4|data_valid               ; data_valid                                ; clk_50M            ; --                 ; 0            ;
; Worst-case th                     ; N/A   ; None          ; 0.471 ns                                       ; start_stop                                ; choix_mode:inst4|data_anemometre[3]       ; --                 ; clk_50M            ; 0            ;
; Clock Setup: 'clk_50M'            ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset                   ; choix_mode:inst4|tmp1[7]                  ; clk_50M            ; clk_50M            ; 0            ;
; Clock Setup: 'in_freq_anemometre' ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; 0            ;
; Total number of failed paths      ;       ;               ;                                                ;                                           ;                                           ;                    ;                    ; 0            ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name    ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; in_freq_anemometre ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk_50M            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_freq_anemometre'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                      ; To                                        ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.865 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.635 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[6] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[1] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[7] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[6] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[1] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[0] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[7]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[6]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[5]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[4]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[3]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[2]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[1]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp1[0]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[0] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[7]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[6]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[5]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[4]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[3]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[2]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[1]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|tmp[0]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[7] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[6] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[5] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[4] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[3] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[2] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; choix_mode:inst4|data_anemometre[1] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|clk_1hz           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|clk_1hz           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|clk_1hz ; edge_detect:inst6|etat[1]           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|clk_1hz           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[2]  ; choix_mode:inst4|tmp[2]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|clk_1hz ; div_frq_1hz:inst1|clk_1hz           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[0]   ; choix_mode:inst4|data_anemometre[0] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[3]  ; choix_mode:inst4|tmp[3]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[4]  ; choix_mode:inst4|tmp[4]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[2]   ; choix_mode:inst4|data_anemometre[2] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[5]   ; choix_mode:inst4|data_anemometre[5] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[5]  ; choix_mode:inst4|tmp[5]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[0]  ; choix_mode:inst4|tmp[0]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[6]  ; choix_mode:inst4|tmp[6]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[1]  ; choix_mode:inst4|tmp[1]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[6]   ; choix_mode:inst4|data_anemometre[6] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; edge_detect:inst6|etat[1]           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[7]   ; choix_mode:inst4|data_anemometre[7] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.994 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[4]   ; choix_mode:inst4|data_anemometre[4] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|etat[1] ; edge_detect:inst6|reset             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[2]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[1]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[3]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[3]   ; choix_mode:inst4|data_anemometre[3] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp[1]   ; choix_mode:inst4|data_anemometre[1] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[3]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|clk_1hz           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[1]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; choix_mode:inst4|tmp1[7]  ; choix_mode:inst4|tmp[7]             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[1]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[3]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[2]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|clk_1hz ; edge_detect:inst6|reset             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|reset   ; edge_detect:inst6|reset             ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; edge_detect:inst6|etat[1] ; edge_detect:inst6|etat[1]           ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[3]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[2]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[0]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[1]            ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+------------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                  ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------+----------+
; N/A   ; None         ; 1.156 ns   ; start_stop ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A   ; None         ; 1.094 ns   ; continu    ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A   ; None         ; 1.064 ns   ; continu    ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A   ; None         ; 1.046 ns   ; continu    ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A   ; None         ; 0.944 ns   ; start_stop ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A   ; None         ; 0.918 ns   ; continu    ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A   ; None         ; 0.852 ns   ; continu    ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A   ; None         ; 0.704 ns   ; start_stop ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A   ; None         ; 0.226 ns   ; continu    ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A   ; None         ; 0.221 ns   ; start_stop ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A   ; None         ; 0.020 ns   ; start_stop ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A   ; None         ; -0.234 ns  ; start_stop ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A   ; None         ; -0.234 ns  ; start_stop ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A   ; None         ; -0.235 ns  ; start_stop ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A   ; None         ; -0.235 ns  ; start_stop ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A   ; None         ; -0.239 ns  ; start_stop ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A   ; None         ; -0.240 ns  ; start_stop ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A   ; None         ; -0.241 ns  ; start_stop ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
+-------+--------------+------------+------------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To                 ; From Clock ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+
; N/A   ; None         ; 9.156 ns   ; choix_mode:inst4|data_valid         ; data_valid         ; clk_50M    ;
; N/A   ; None         ; 7.601 ns   ; choix_mode:inst4|data_anemometre[0] ; data_anemometre[0] ; clk_50M    ;
; N/A   ; None         ; 7.564 ns   ; choix_mode:inst4|data_anemometre[1] ; data_anemometre[1] ; clk_50M    ;
; N/A   ; None         ; 7.388 ns   ; choix_mode:inst4|data_anemometre[5] ; data_anemometre[5] ; clk_50M    ;
; N/A   ; None         ; 7.362 ns   ; choix_mode:inst4|data_anemometre[4] ; data_anemometre[4] ; clk_50M    ;
; N/A   ; None         ; 7.354 ns   ; choix_mode:inst4|data_anemometre[2] ; data_anemometre[2] ; clk_50M    ;
; N/A   ; None         ; 7.333 ns   ; choix_mode:inst4|data_anemometre[7] ; data_anemometre[7] ; clk_50M    ;
; N/A   ; None         ; 7.311 ns   ; choix_mode:inst4|data_anemometre[3] ; data_anemometre[3] ; clk_50M    ;
; N/A   ; None         ; 7.287 ns   ; choix_mode:inst4|data_anemometre[6] ; data_anemometre[6] ; clk_50M    ;
; N/A   ; None         ; 6.608 ns   ; edge_detect:inst6|reset             ; internal_reset     ; clk_50M    ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                  ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+
; N/A           ; None        ; 0.471 ns  ; start_stop ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A           ; None        ; 0.470 ns  ; start_stop ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A           ; None        ; 0.469 ns  ; start_stop ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A           ; None        ; 0.465 ns  ; start_stop ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A           ; None        ; 0.465 ns  ; start_stop ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A           ; None        ; 0.464 ns  ; start_stop ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A           ; None        ; 0.464 ns  ; start_stop ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A           ; None        ; 0.445 ns  ; continu    ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A           ; None        ; 0.442 ns  ; continu    ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A           ; None        ; 0.437 ns  ; continu    ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A           ; None        ; 0.434 ns  ; continu    ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A           ; None        ; 0.432 ns  ; continu    ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A           ; None        ; 0.432 ns  ; continu    ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A           ; None        ; 0.431 ns  ; continu    ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A           ; None        ; 0.431 ns  ; continu    ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A           ; None        ; 0.304 ns  ; continu    ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A           ; None        ; 0.295 ns  ; continu    ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A           ; None        ; 0.295 ns  ; continu    ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A           ; None        ; 0.295 ns  ; continu    ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A           ; None        ; 0.295 ns  ; continu    ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A           ; None        ; 0.210 ns  ; start_stop ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A           ; None        ; 0.131 ns  ; continu    ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A           ; None        ; 0.129 ns  ; continu    ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A           ; None        ; 0.009 ns  ; start_stop ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A           ; None        ; 0.009 ns  ; continu    ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A           ; None        ; 0.004 ns  ; continu    ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A           ; None        ; -0.474 ns ; start_stop ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A           ; None        ; -0.622 ns ; continu    ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A           ; None        ; -0.714 ns ; start_stop ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A           ; None        ; -0.834 ns ; continu    ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A           ; None        ; -0.926 ns ; start_stop ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 24 10:37:42 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gestion_anemometre -c gestion_anemometre --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "in_freq_anemometre" is an undefined clock
    Info: Assuming node "clk_50M" is an undefined clock
Info: Clock "in_freq_anemometre" Internal fmax is restricted to 450.05 MHz between source register "counter:inst|\p_asynchronous_reset:cpt[0]" and destination register "counter:inst|\p_asynchronous_reset:cpt[7]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.865 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y14_N27; Fanout = 5; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[0]'
            Info: 2: + IC(0.514 ns) + CELL(0.414 ns) = 0.928 ns; Loc. = LCCOMB_X64_Y14_N4; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[1]~2'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.999 ns; Loc. = LCCOMB_X64_Y14_N6; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[2]~2'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.070 ns; Loc. = LCCOMB_X64_Y14_N8; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[3]~2'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.141 ns; Loc. = LCCOMB_X64_Y14_N10; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[4]~2'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.212 ns; Loc. = LCCOMB_X64_Y14_N12; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[5]~2'
            Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.371 ns; Loc. = LCCOMB_X64_Y14_N14; Fanout = 1; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[6]~2'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.781 ns; Loc. = LCCOMB_X64_Y14_N16; Fanout = 1; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[7]~1'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.865 ns; Loc. = LCFF_X64_Y14_N17; Fanout = 3; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[7]'
            Info: Total cell delay = 1.351 ns ( 72.44 % )
            Info: Total interconnect delay = 0.514 ns ( 27.56 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "in_freq_anemometre" to destination register is 3.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'in_freq_anemometre'
                Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.363 ns; Loc. = LCFF_X64_Y14_N17; Fanout = 3; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[7]'
                Info: Total cell delay = 1.409 ns ( 41.90 % )
                Info: Total interconnect delay = 1.954 ns ( 58.10 % )
            Info: - Longest clock path from clock "in_freq_anemometre" to source register is 3.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'in_freq_anemometre'
                Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.363 ns; Loc. = LCFF_X64_Y14_N27; Fanout = 5; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[0]'
                Info: Total cell delay = 1.409 ns ( 41.90 % )
                Info: Total interconnect delay = 1.954 ns ( 58.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "clk_50M" Internal fmax is restricted to 420.17 MHz between source register "edge_detect:inst6|reset" and destination register "choix_mode:inst4|tmp1[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.951 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y14_N25; Fanout = 6; REG Node = 'edge_detect:inst6|reset'
            Info: 2: + IC(0.701 ns) + CELL(0.150 ns) = 0.851 ns; Loc. = LCCOMB_X64_Y14_N30; Fanout = 8; COMB Node = 'choix_mode:inst4|tmp1[7]~17'
            Info: 3: + IC(0.440 ns) + CELL(0.660 ns) = 1.951 ns; Loc. = LCFF_X63_Y14_N9; Fanout = 1; REG Node = 'choix_mode:inst4|tmp1[7]'
            Info: Total cell delay = 0.810 ns ( 41.52 % )
            Info: Total interconnect delay = 1.141 ns ( 58.48 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_50M" to destination register is 2.679 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk_50M~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N9; Fanout = 1; REG Node = 'choix_mode:inst4|tmp1[7]'
                Info: Total cell delay = 1.536 ns ( 57.33 % )
                Info: Total interconnect delay = 1.143 ns ( 42.67 % )
            Info: - Longest clock path from clock "clk_50M" to source register is 2.679 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk_50M~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X62_Y14_N25; Fanout = 6; REG Node = 'edge_detect:inst6|reset'
                Info: Total cell delay = 1.536 ns ( 57.33 % )
                Info: Total interconnect delay = 1.143 ns ( 42.67 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "choix_mode:inst4|tmp1[7]" (data pin = "start_stop", clock pin = "clk_50M") is 1.156 ns
    Info: + Longest pin to register delay is 3.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 11; PIN Node = 'start_stop'
        Info: 2: + IC(1.396 ns) + CELL(0.376 ns) = 2.771 ns; Loc. = LCCOMB_X64_Y14_N30; Fanout = 8; COMB Node = 'choix_mode:inst4|tmp1[7]~17'
        Info: 3: + IC(0.440 ns) + CELL(0.660 ns) = 3.871 ns; Loc. = LCFF_X63_Y14_N9; Fanout = 1; REG Node = 'choix_mode:inst4|tmp1[7]'
        Info: Total cell delay = 2.035 ns ( 52.57 % )
        Info: Total interconnect delay = 1.836 ns ( 47.43 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50M" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y14_N9; Fanout = 1; REG Node = 'choix_mode:inst4|tmp1[7]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: tco from clock "clk_50M" to destination pin "data_valid" through register "choix_mode:inst4|data_valid" is 9.156 ns
    Info: + Longest clock path from clock "clk_50M" to source register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X61_Y14_N1; Fanout = 1; REG Node = 'choix_mode:inst4|data_valid'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y14_N1; Fanout = 1; REG Node = 'choix_mode:inst4|data_valid'
        Info: 2: + IC(3.429 ns) + CELL(2.798 ns) = 6.227 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'data_valid'
        Info: Total cell delay = 2.798 ns ( 44.93 % )
        Info: Total interconnect delay = 3.429 ns ( 55.07 % )
Info: th for register "choix_mode:inst4|data_anemometre[3]" (data pin = "start_stop", clock pin = "clk_50M") is 0.471 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X62_Y14_N19; Fanout = 1; REG Node = 'choix_mode:inst4|data_anemometre[3]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 11; PIN Node = 'start_stop'
        Info: 2: + IC(1.241 ns) + CELL(0.150 ns) = 2.390 ns; Loc. = LCCOMB_X62_Y14_N18; Fanout = 1; COMB Node = 'choix_mode:inst4|data_anemometre~29'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.474 ns; Loc. = LCFF_X62_Y14_N19; Fanout = 1; REG Node = 'choix_mode:inst4|data_anemometre[3]'
        Info: Total cell delay = 1.233 ns ( 49.84 % )
        Info: Total interconnect delay = 1.241 ns ( 50.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Sep 24 10:37:42 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


