/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:7.1-25.10" *)
(* top =  1  *)
module port_int_types(a, b, c, d, a_ext, b_ext, c_ext, d_ext);
  (* src = "dut.sv:8.29-8.30" *)
  output [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:9.29-9.30" *)
  output [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:10.29-10.30" *)
  output [15:0] c;
  wire [15:0] c;
  (* src = "dut.sv:11.30-11.31" *)
  output [15:0] d;
  wire [15:0] d;
  (* src = "dut.sv:12.29-12.34" *)
  output [31:0] a_ext;
  wire [31:0] a_ext;
  (* src = "dut.sv:13.29-13.34" *)
  output [31:0] b_ext;
  wire [31:0] b_ext;
  (* src = "dut.sv:14.29-14.34" *)
  output [31:0] c_ext;
  wire [31:0] c_ext;
  (* src = "dut.sv:15.29-15.34" *)
  output [31:0] d_ext;
  wire [31:0] d_ext;
  assign d_ext = 32'd65532;
  assign c_ext = 32'd4294967293;
  assign b_ext = 32'd254;
  assign a_ext = 32'd4294967295;
  assign d = 16'hfffc;
  assign c = 16'hfffd;
  assign b = 8'hfe;
  assign a = 8'hff;
endmodule
