

================================================================
== Vivado HLS Report for 'get_centroid_sh'
================================================================
* Date:           Wed Mar 18 11:34:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.456 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1539|     1573| 76.950 us | 78.650 us |  1538|  1538| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_get_centroid_sh_Bloc_fu_124  |get_centroid_sh_Bloc  |        1|       35| 50.000 ns |  1.750 us |     1|    35|   none  |
        |grp_get_centroid_sh_Loop_fu_138  |get_centroid_sh_Loop  |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_read_3 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %c_read)" [./wd_stage_2.h:120]   --->   Operation 5 'read' 'c_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%possible_c_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %possible_c_y)" [./wd_stage_2.h:120]   --->   Operation 6 'read' 'possible_c_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%possible_c_x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %possible_c_x)" [./wd_stage_2.h:120]   --->   Operation 7 'read' 'possible_c_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h_limit_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_limit)" [./wd_stage_2.h:120]   --->   Operation 8 'read' 'h_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v_limit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_limit)" [./wd_stage_2.h:120]   --->   Operation 9 'read' 'v_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_offset_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_offset_read)" [./wd_stage_2.h:120]   --->   Operation 10 'read' 'v_offset_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%h_offset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_offset)" [./wd_stage_2.h:120]   --->   Operation 11 'read' 'h_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_read_c = alloca i48, align 8" [./wd_stage_2.h:120]   --->   Operation 12 'alloca' 'c_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%possible_c_y_c = alloca i32, align 4"   --->   Operation 13 'alloca' 'possible_c_y_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%possible_c_x_c = alloca i8, align 1"   --->   Operation 14 'alloca' 'possible_c_x_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_offset_read_c = alloca i8, align 1" [./wd_stage_2.h:120]   --->   Operation 15 'alloca' 'v_offset_read_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h_offset_c = alloca i16, align 2" [./wd_stage_2.h:120]   --->   Operation 16 'alloca' 'h_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [2/2] (3.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_sh_Loop([736 x i8]* %micro_roi_data_V, i8 %v_limit_read, i16 %h_limit_read, i16 %h_offset_read, i8 %v_offset_read_3, i8 %possible_c_x_read, i32 %possible_c_y_read, i48 %c_read_3, i16* %h_offset_c, i8* %v_offset_read_c, i8* %possible_c_x_c, i32* %possible_c_y_c, i48* %c_read_c)" [./wd_stage_2.h:120]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_sh_Loop([736 x i8]* %micro_roi_data_V, i8 %v_limit_read, i16 %h_limit_read, i16 %h_offset_read, i8 %v_offset_read_3, i8 %possible_c_x_read, i32 %possible_c_y_read, i48 %c_read_3, i16* %h_offset_c, i8* %v_offset_read_c, i8* %possible_c_x_c, i32* %possible_c_y_c, i48* %c_read_c)" [./wd_stage_2.h:120]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%v_sum_0_loc_0_i_loc_s = extractvalue { i32, i32, i32 } %call_ret, 0" [./wd_stage_2.h:120]   --->   Operation 19 'extractvalue' 'v_sum_0_loc_0_i_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h_sum_0_loc_0_i_loc_s = extractvalue { i32, i32, i32 } %call_ret, 1" [./wd_stage_2.h:120]   --->   Operation 20 'extractvalue' 'h_sum_0_loc_0_i_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_sum_0_loc_0_i_loc_c = extractvalue { i32, i32, i32 } %call_ret, 2" [./wd_stage_2.h:120]   --->   Operation 21 'extractvalue' 'p_sum_0_loc_0_i_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 22 [2/2] (4.13ns)   --->   "call fastcc void @get_centroid_sh_Bloc(i32 %p_sum_0_loc_0_i_loc_c, i8* %possible_c_x_c, i48* %c_read_c, i32 %v_sum_0_loc_0_i_loc_s, i8* %v_offset_read_c, i32 %h_sum_0_loc_0_i_loc_s, i16* %h_offset_c, i32* %possible_c_y_c, i48* %c)" [./wd_stage_2.h:120]   --->   Operation 22 'call' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:122]   --->   Operation 23 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @h_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i16* %h_offset_c, i16* %h_offset_c)" [./wd_stage_2.h:120]   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:120]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @v_offset_OC_read_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %v_offset_read_c, i8* %v_offset_read_c)" [./wd_stage_2.h:120]   --->   Operation 26 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:120]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @possible_c_OC_x_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %possible_c_x_c, i8* %possible_c_x_c)"   --->   Operation 28 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %possible_c_x_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @possible_c_OC_y_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %possible_c_y_c, i32* %possible_c_y_c)"   --->   Operation 30 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %possible_c_y_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @c_OC_read_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i48* %c_read_c, i48* %c_read_c)" [./wd_stage_2.h:120]   --->   Operation 32 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %c_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:120]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (8.45ns)   --->   "call fastcc void @get_centroid_sh_Bloc(i32 %p_sum_0_loc_0_i_loc_c, i8* %possible_c_x_c, i48* %c_read_c, i32 %v_sum_0_loc_0_i_loc_s, i8* %v_offset_read_c, i32 %h_sum_0_loc_0_i_loc_s, i16* %h_offset_c, i32* %possible_c_y_c, i48* %c)" [./wd_stage_2.h:120]   --->   Operation 34 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:140]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ micro_roi_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_offset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ possible_c_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ possible_c_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read_3                   (read                ) [ 00100]
possible_c_y_read          (read                ) [ 00100]
possible_c_x_read          (read                ) [ 00100]
h_limit_read               (read                ) [ 00100]
v_limit_read               (read                ) [ 00100]
v_offset_read_3            (read                ) [ 00100]
h_offset_read              (read                ) [ 00100]
c_read_c                   (alloca              ) [ 01111]
possible_c_y_c             (alloca              ) [ 01111]
possible_c_x_c             (alloca              ) [ 01111]
v_offset_read_c            (alloca              ) [ 01111]
h_offset_c                 (alloca              ) [ 01111]
call_ret                   (call                ) [ 00000]
v_sum_0_loc_0_i_loc_s      (extractvalue        ) [ 00011]
h_sum_0_loc_0_i_loc_s      (extractvalue        ) [ 00011]
p_sum_0_loc_0_i_loc_c      (extractvalue        ) [ 00011]
specdataflowpipeline_ln122 (specdataflowpipeline) [ 00000]
empty                      (specchannel         ) [ 00000]
specinterface_ln120        (specinterface       ) [ 00000]
empty_165                  (specchannel         ) [ 00000]
specinterface_ln120        (specinterface       ) [ 00000]
empty_166                  (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_167                  (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_168                  (specchannel         ) [ 00000]
specinterface_ln120        (specinterface       ) [ 00000]
call_ln120                 (call                ) [ 00000]
ret_ln140                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="micro_roi_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="micro_roi_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_offset_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_limit">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_limit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_limit"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="possible_c_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="possible_c_y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_sh_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_sh_Bloc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset_c_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset_OC_read_c_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_OC_x_c_st"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="possible_c_OC_y_c_st"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_OC_read_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="c_read_c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_read_c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="possible_c_y_c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="possible_c_y_c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="possible_c_x_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="possible_c_x_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v_offset_read_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_offset_read_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="h_offset_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_offset_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_read_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="48" slack="0"/>
<pin id="84" dir="0" index="1" bw="48" slack="0"/>
<pin id="85" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="possible_c_y_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="possible_c_y_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="possible_c_x_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="possible_c_x_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="h_limit_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_limit_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_limit_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_limit_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v_offset_read_3_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_offset_read_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="h_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_get_centroid_sh_Bloc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="8" slack="2"/>
<pin id="128" dir="0" index="3" bw="48" slack="2"/>
<pin id="129" dir="0" index="4" bw="32" slack="1"/>
<pin id="130" dir="0" index="5" bw="8" slack="2"/>
<pin id="131" dir="0" index="6" bw="32" slack="1"/>
<pin id="132" dir="0" index="7" bw="16" slack="2"/>
<pin id="133" dir="0" index="8" bw="32" slack="2"/>
<pin id="134" dir="0" index="9" bw="48" slack="0"/>
<pin id="135" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_get_centroid_sh_Loop_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="96" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="16" slack="0"/>
<pin id="143" dir="0" index="4" bw="16" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="0"/>
<pin id="145" dir="0" index="6" bw="8" slack="0"/>
<pin id="146" dir="0" index="7" bw="32" slack="0"/>
<pin id="147" dir="0" index="8" bw="48" slack="0"/>
<pin id="148" dir="0" index="9" bw="16" slack="0"/>
<pin id="149" dir="0" index="10" bw="8" slack="0"/>
<pin id="150" dir="0" index="11" bw="8" slack="0"/>
<pin id="151" dir="0" index="12" bw="32" slack="0"/>
<pin id="152" dir="0" index="13" bw="48" slack="0"/>
<pin id="153" dir="1" index="14" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v_sum_0_loc_0_i_loc_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="96" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v_sum_0_loc_0_i_loc_s/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="h_sum_0_loc_0_i_loc_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="96" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_sum_0_loc_0_i_loc_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_sum_0_loc_0_i_loc_c_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="96" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_sum_0_loc_0_i_loc_c/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_read_3_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="48" slack="1"/>
<pin id="177" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="c_read_3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="possible_c_y_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="possible_c_y_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="possible_c_x_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="possible_c_x_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="h_limit_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_limit_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="v_limit_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_limit_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="v_offset_read_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_offset_read_3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="h_offset_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_offset_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="c_read_c_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="48" slack="0"/>
<pin id="212" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="c_read_c "/>
</bind>
</comp>

<comp id="216" class="1005" name="possible_c_y_c_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="possible_c_y_c "/>
</bind>
</comp>

<comp id="222" class="1005" name="possible_c_x_c_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="possible_c_x_c "/>
</bind>
</comp>

<comp id="228" class="1005" name="v_offset_read_c_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="v_offset_read_c "/>
</bind>
</comp>

<comp id="234" class="1005" name="h_offset_c_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="h_offset_c "/>
</bind>
</comp>

<comp id="240" class="1005" name="v_sum_0_loc_0_i_loc_s_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_sum_0_loc_0_i_loc_s "/>
</bind>
</comp>

<comp id="245" class="1005" name="h_sum_0_loc_0_i_loc_s_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_sum_0_loc_0_i_loc_s "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_sum_0_loc_0_i_loc_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_sum_0_loc_0_i_loc_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="156"><net_src comp="106" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="157"><net_src comp="100" pin="2"/><net_sink comp="138" pin=3"/></net>

<net id="158"><net_src comp="118" pin="2"/><net_sink comp="138" pin=4"/></net>

<net id="159"><net_src comp="112" pin="2"/><net_sink comp="138" pin=5"/></net>

<net id="160"><net_src comp="94" pin="2"/><net_sink comp="138" pin=6"/></net>

<net id="161"><net_src comp="88" pin="2"/><net_sink comp="138" pin=7"/></net>

<net id="162"><net_src comp="82" pin="2"/><net_sink comp="138" pin=8"/></net>

<net id="166"><net_src comp="138" pin="14"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="138" pin="14"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="138" pin="14"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="82" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="183"><net_src comp="88" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="188"><net_src comp="94" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="193"><net_src comp="100" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="198"><net_src comp="106" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="208"><net_src comp="118" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="213"><net_src comp="62" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="138" pin=13"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="219"><net_src comp="66" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="138" pin=12"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="225"><net_src comp="70" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="231"><net_src comp="74" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="237"><net_src comp="78" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="243"><net_src comp="163" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="248"><net_src comp="167" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="253"><net_src comp="171" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 4 }
 - Input state : 
	Port: get_centroid_sh : micro_roi_data_V | {1 2 }
	Port: get_centroid_sh : h_offset | {1 }
	Port: get_centroid_sh : v_offset_read | {1 }
	Port: get_centroid_sh : v_limit | {1 }
	Port: get_centroid_sh : h_limit | {1 }
	Port: get_centroid_sh : possible_c_x | {1 }
	Port: get_centroid_sh : possible_c_y | {1 }
	Port: get_centroid_sh : c_read | {1 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		v_sum_0_loc_0_i_loc_s : 1
		h_sum_0_loc_0_i_loc_s : 1
		p_sum_0_loc_0_i_loc_c : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_get_centroid_sh_Bloc_fu_124 |  7.076  |   1117  |   592   |
|          | grp_get_centroid_sh_Loop_fu_138 |  3.538  |   196   |   432   |
|----------|---------------------------------|---------|---------|---------|
|          |       c_read_3_read_fu_82       |    0    |    0    |    0    |
|          |   possible_c_y_read_read_fu_88  |    0    |    0    |    0    |
|          |   possible_c_x_read_read_fu_94  |    0    |    0    |    0    |
|   read   |     h_limit_read_read_fu_100    |    0    |    0    |    0    |
|          |     v_limit_read_read_fu_106    |    0    |    0    |    0    |
|          |   v_offset_read_3_read_fu_112   |    0    |    0    |    0    |
|          |    h_offset_read_read_fu_118    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |   v_sum_0_loc_0_i_loc_s_fu_163  |    0    |    0    |    0    |
|extractvalue|   h_sum_0_loc_0_i_loc_s_fu_167  |    0    |    0    |    0    |
|          |   p_sum_0_loc_0_i_loc_c_fu_171  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  10.614 |   1313  |   1024  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       c_read_3_reg_175      |   48   |
|       c_read_c_reg_210      |   48   |
|     h_limit_read_reg_190    |   16   |
|      h_offset_c_reg_234     |   16   |
|    h_offset_read_reg_205    |   16   |
|h_sum_0_loc_0_i_loc_s_reg_245|   32   |
|p_sum_0_loc_0_i_loc_c_reg_250|   32   |
|    possible_c_x_c_reg_222   |    8   |
|  possible_c_x_read_reg_185  |    8   |
|    possible_c_y_c_reg_216   |   32   |
|  possible_c_y_read_reg_180  |   32   |
|     v_limit_read_reg_195    |    8   |
|   v_offset_read_3_reg_200   |    8   |
|   v_offset_read_c_reg_228   |    8   |
|v_sum_0_loc_0_i_loc_s_reg_240|   32   |
+-----------------------------+--------+
|            Total            |   344  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_get_centroid_sh_Loop_fu_138 |  p2  |   2  |   8  |   16   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p3  |   2  |  16  |   32   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p4  |   2  |  16  |   32   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p5  |   2  |   8  |   16   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p6  |   2  |   8  |   16   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p7  |   2  |  32  |   64   ||    9    |
| grp_get_centroid_sh_Loop_fu_138 |  p8  |   2  |  48  |   96   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   272  ||  12.383 ||    63   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |  1313  |  1024  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   344  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |  1657  |  1087  |
+-----------+--------+--------+--------+
