{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 10:29:05 2015 " "Info: Processing started: Mon Apr 13 10:29:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Small8_MZ -c Small8_MZ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bhv " "Info: Found design unit 1: decoder-bhv" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Info: Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder7seg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACT-bhv " "Info: Found design unit 1: SUBTRACT-bhv" {  } { { "subtract.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/subtract.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT " "Info: Found entity 1: SUBTRACT" {  } { { "subtract.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/subtract.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-str " "Info: Found design unit 1: top_level-str" {  } { { "top_level.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-bhv " "Info: Found design unit 1: MUX2x1-bhv" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux2x1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Info: Found entity 1: MUX2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux2x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-str " "Info: Found design unit 1: CPU-str" {  } { { "CPU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Info: Found design unit 1: controller-bhv" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-bhv " "Info: Found design unit 1: ADD-bhv" {  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-bhv " "Info: Found design unit 1: REG-bhv" {  } { { "reg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "reg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-TB " "Info: Found design unit 1: alu_tb-TB" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/alu_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Info: Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/alu_tb.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_deliv3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath_deliv3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_deliv3-STR " "Info: Found design unit 1: datapath_deliv3-STR" {  } { { "datapath_deliv3.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath_deliv3 " "Info: Found entity 1: datapath_deliv3" {  } { { "datapath_deliv3.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-bhv " "Info: Found design unit 1: MUX4x1-bhv" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux4x1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Info: Found entity 1: MUX4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux4x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-BHV " "Info: Found design unit 1: tristate-BHV" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_ram-SYN " "Info: Found design unit 1: small8_ram-SYN" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_ram " "Info: Found entity 1: small8_ram" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:U_REG_INPORT0 " "Info: Elaborating entity \"REG\" for hierarchy \"REG:U_REG_INPORT0\"" {  } { { "top_level.vhd" "U_REG_INPORT0" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 MUX2x1:U_INPORT_MUX2x1 " "Info: Elaborating entity \"MUX2x1\" for hierarchy \"MUX2x1:U_INPORT_MUX2x1\"" {  } { { "top_level.vhd" "U_INPORT_MUX2x1" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:U_INPORT_TO_DATABUS " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:U_INPORT_TO_DATABUS\"" {  } { { "top_level.vhd" "U_INPORT_TO_DATABUS" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:U_DECODER_SMALL8 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:U_DECODER_SMALL8\"" {  } { { "top_level.vhd" "U_DECODER_SMALL8" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_switch_sel decoder.vhd(37) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(37): signal \"input_switch_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_switch_sel decoder.vhd(39) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(39): signal \"input_switch_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(47) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(47): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(51) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(51): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(55) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(55): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small8_ram small8_ram:U_RAM " "Info: Elaborating entity \"small8_ram\" for hierarchy \"small8_ram:U_RAM\"" {  } { { "top_level.vhd" "U_RAM" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"small8_ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "small8_ram.vhd" "altsyncram_component" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"small8_ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"small8_ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mult_inports.mif " "Info: Parameter \"init_file\" = \"mult_inports.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Info: Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkh1 " "Info: Found entity 1: altsyncram_mkh1" {  } { { "db/altsyncram_mkh1.tdf" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/db/altsyncram_mkh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkh1 small8_ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_mkh1:auto_generated " "Info: Elaborating entity \"altsyncram_mkh1\" for hierarchy \"small8_ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_mkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U_CPU " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:U_CPU\"" {  } { { "top_level.vhd" "U_CPU" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_deliv3 CPU:U_CPU\|datapath_deliv3:U_datapath " "Info: Elaborating entity \"datapath_deliv3\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\"" {  } { { "CPU.vhd" "U_datapath" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x1 CPU:U_CPU\|datapath_deliv3:U_datapath\|MUX4x1:U_ADDRESS_MUX " "Info: Elaborating entity \"MUX4x1\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|MUX4x1:U_ADDRESS_MUX\"" {  } { { "datapath_deliv3.vhd" "U_ADDRESS_MUX" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:U_CPU\|datapath_deliv3:U_datapath\|alu:U_ALU " "Info: Elaborating entity \"alu\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|alu:U_ALU\"" {  } { { "datapath_deliv3.vhd" "U_ALU" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ALU.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(20): object \"temp\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_sig ALU.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(23): object \"carry_sig\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_STATUS_REG_CARRY " "Info: Elaborating entity \"REG\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_STATUS_REG_CARRY\"" {  } { { "datapath_deliv3.vhd" "U_STATUS_REG_CARRY" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD CPU:U_CPU\|datapath_deliv3:U_datapath\|ADD:U_PC_ADDER " "Info: Elaborating entity \"ADD\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|ADD:U_PC_ADDER\"" {  } { { "datapath_deliv3.vhd" "U_PC_ADDER" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT CPU:U_CPU\|datapath_deliv3:U_datapath\|SUBTRACT:U_SP_SUBTRACT " "Info: Elaborating entity \"SUBTRACT\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|SUBTRACT:U_SP_SUBTRACT\"" {  } { { "datapath_deliv3.vhd" "U_SP_SUBTRACT" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 452 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:U_CPU\|controller:U_controller " "Info: Elaborating entity \"controller\" for hierarchy \"CPU:U_CPU\|controller:U_controller\"" {  } { { "CPU.vhd" "U_controller" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(135) " "Warning (10492): VHDL Process Statement warning at controller.vhd(135): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(137) " "Warning (10492): VHDL Process Statement warning at controller.vhd(137): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(139) " "Warning (10492): VHDL Process Statement warning at controller.vhd(139): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(141) " "Warning (10492): VHDL Process Statement warning at controller.vhd(141): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(143) " "Warning (10492): VHDL Process Statement warning at controller.vhd(143): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(145) " "Warning (10492): VHDL Process Statement warning at controller.vhd(145): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(147) " "Warning (10492): VHDL Process Statement warning at controller.vhd(147): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(149) " "Warning (10492): VHDL Process Statement warning at controller.vhd(149): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(151) " "Warning (10492): VHDL Process Statement warning at controller.vhd(151): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(153) " "Warning (10492): VHDL Process Statement warning at controller.vhd(153): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(155) " "Warning (10492): VHDL Process Statement warning at controller.vhd(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(157) " "Warning (10492): VHDL Process Statement warning at controller.vhd(157): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(159) " "Warning (10492): VHDL Process Statement warning at controller.vhd(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(161) " "Warning (10492): VHDL Process Statement warning at controller.vhd(161): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(163) " "Warning (10492): VHDL Process Statement warning at controller.vhd(163): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(165) " "Warning (10492): VHDL Process Statement warning at controller.vhd(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(167) " "Warning (10492): VHDL Process Statement warning at controller.vhd(167): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(169) " "Warning (10492): VHDL Process Statement warning at controller.vhd(169): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(171) " "Warning (10492): VHDL Process Statement warning at controller.vhd(171): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(173) " "Warning (10492): VHDL Process Statement warning at controller.vhd(173): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(175) " "Warning (10492): VHDL Process Statement warning at controller.vhd(175): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(177) " "Warning (10492): VHDL Process Statement warning at controller.vhd(177): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(179) " "Warning (10492): VHDL Process Statement warning at controller.vhd(179): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(181) " "Warning (10492): VHDL Process Statement warning at controller.vhd(181): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(183) " "Warning (10492): VHDL Process Statement warning at controller.vhd(183): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(185) " "Warning (10492): VHDL Process Statement warning at controller.vhd(185): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(187) " "Warning (10492): VHDL Process Statement warning at controller.vhd(187): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(189) " "Warning (10492): VHDL Process Statement warning at controller.vhd(189): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(191) " "Warning (10492): VHDL Process Statement warning at controller.vhd(191): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(193) " "Warning (10492): VHDL Process Statement warning at controller.vhd(193): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(195) " "Warning (10492): VHDL Process Statement warning at controller.vhd(195): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(197) " "Warning (10492): VHDL Process Statement warning at controller.vhd(197): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(199) " "Warning (10492): VHDL Process Statement warning at controller.vhd(199): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(201) " "Warning (10492): VHDL Process Statement warning at controller.vhd(201): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(203) " "Warning (10492): VHDL Process Statement warning at controller.vhd(203): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_carry controller.vhd(437) " "Warning (10492): VHDL Process Statement warning at controller.vhd(437): signal \"status_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_zero controller.vhd(508) " "Warning (10492): VHDL Process Statement warning at controller.vhd(508): signal \"status_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_zero controller.vhd(578) " "Warning (10492): VHDL Process Statement warning at controller.vhd(578): signal \"status_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_signed controller.vhd(640) " "Warning (10492): VHDL Process Statement warning at controller.vhd(640): signal \"status_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED0 " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED0\"" {  } { { "top_level.vhd" "U_LED0" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[0\] REG:U_REG_OUTPORT1\|output\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[0\]\" to the node \"REG:U_REG_OUTPORT1\|output\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[6\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[5\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[4\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[7\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[1\] REG:U_REG_OUTPORT1\|output\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[1\]\" to the node \"REG:U_REG_OUTPORT1\|output\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[2\] REG:U_REG_OUTPORT1\|output\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[2\]\" to the node \"REG:U_REG_OUTPORT1\|output\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[3\] REG:U_REG_OUTPORT1\|output\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[3\]\" to the node \"REG:U_REG_OUTPORT1\|output\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[4\] REG:U_REG_OUTPORT1\|output\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[4\]\" to the node \"REG:U_REG_OUTPORT1\|output\[4\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[5\] REG:U_REG_OUTPORT1\|output\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[5\]\" to the node \"REG:U_REG_OUTPORT1\|output\[5\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[6\] REG:U_REG_OUTPORT1\|output\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[6\]\" to the node \"REG:U_REG_OUTPORT1\|output\[6\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[7\] REG:U_REG_OUTPORT1\|output\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[7\]\" to the node \"REG:U_REG_OUTPORT1\|output\[7\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "744 " "Info: Implemented 744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Info: Implemented 697 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 10:29:13 2015 " "Info: Processing ended: Mon Apr 13 10:29:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 10:29:19 2015 " "Info: Processing started: Mon Apr 13 10:29:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Small8_MZ EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"Small8_MZ\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Small8_MZ.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Small8_MZ.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~39\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~39\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~39\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~39\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~31\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~31\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~31\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~31\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~38\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~38\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~38\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~38\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~30\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~30\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~30\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~30\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~37\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~37\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~37\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~37\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~29\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~29\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~29\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~29\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } } { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~36\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~36\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~36\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~36\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~28\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~28\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~28\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~28\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } } { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~33\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~33\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~33\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~33\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~25\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~25\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~25\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~25\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } } { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~35\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~35\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~35\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~35\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~27\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~27\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~27\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~27\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~34\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~34\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~34\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~34\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~26\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~26\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~26\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~32\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~32\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~32\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~32\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~24\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~24\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~24\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~24\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top_level.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 10:29:28 2015 " "Info: Processing ended: Mon Apr 13 10:29:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 10:29:31 2015 " "Info: Processing started: Mon Apr 13 10:29:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Small8_MZ -c Small8_MZ " "Info: Command: quartus_sta Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 10:29:32 2015 " "Info: Processing started: Mon Apr 13 10:29:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Small8_MZ.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Small8_MZ.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~25\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~25\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|dataa " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~39\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~33\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~33\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~33\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~33\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[1\]~25\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[1\]~25\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } } { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~26\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|dataa " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[2\]~23\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~34\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~34\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~34\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~34\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[2\]~26\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[2\]~26\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~27\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~27\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|datac " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[3\]~19\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~35\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~35\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~35\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~35\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[3\]~27\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[3\]~27\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~28\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~28\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~35\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~36\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~36\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~36\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~36\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[4\]~28\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[4\]~28\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } } { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~29\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~29\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|datac " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_X_ADDER\|Add0~33\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~37\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~37\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~37\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~37\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[5\]~29\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[5\]~29\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } } { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~30\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~30\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|dataa " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[6\]~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~38\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~38\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~38\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~38\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[6\]~30\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[6\]~30\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~31\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~31\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|datac " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[7\]~30\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~39\|datac " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~39\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~39\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~39\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[7\]~31\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[7\]~31\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|combout " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~32\|dataa " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~32\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~32\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~32\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~24\|datab " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~24\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_RAM_OUTPUT\|output\[0\]~24\|combout " "Warning: Node \"U_RAM_OUTPUT\|output\[0\]~24\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|datab " "Warning: Node \"U_CPU\|U_datapath\|U_BRANCH_TARGET_L_OUT\|output\[0\]~5\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.792 " "Info: Worst-case setup slack is -10.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.792     -1335.930 clk  " "Info:   -10.792     -1335.930 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Info: Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 clk  " "Info:     0.339         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -242.522 clk  " "Info:    -3.000      -242.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.576 " "Info: Worst-case setup slack is -9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.576     -1175.891 clk  " "Info:    -9.576     -1175.891 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Info: Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 clk  " "Info:     0.293         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -242.522 clk  " "Info:    -3.000      -242.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 10:29:34 2015 " "Info: Processing ended: Mon Apr 13 10:29:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.714 " "Info: Worst-case setup slack is -5.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.714      -674.622 clk  " "Info:    -5.714      -674.622 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Info: Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 clk  " "Info:     0.168         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -252.332 clk  " "Info:    -3.000      -252.332 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 10:29:35 2015 " "Info: Processing ended: Mon Apr 13 10:29:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 10:29:40 2015 " "Info: Processing started: Mon Apr 13 10:29:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_6_1200mv_85c_slow.vho C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_6_1200mv_85c_slow.vho in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_6_1200mv_0c_slow.vho C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_6_1200mv_0c_slow.vho in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_min_1200mv_0c_fast.vho C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_min_1200mv_0c_fast.vho in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ.vho C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ.vho in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_6_1200mv_85c_vhd_slow.sdo C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_6_1200mv_0c_vhd_slow.sdo C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_min_1200mv_0c_vhd_fast.sdo C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Small8_MZ_vhd.sdo C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/ simulation " "Info: Generated file Small8_MZ_vhd.sdo in folder \"C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 10:29:42 2015 " "Info: Processing ended: Mon Apr 13 10:29:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Info: Quartus II Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
