

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Tue Feb 21 09:47:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20012|    20012|  0.200 ms|  0.200 ms|  20012|  20012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20010|    20010|        12|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     207|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     369|    378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U61   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_6ns_5_11_1_U60  |urem_7ns_6ns_5_11_1  |        0|   0|  162|  102|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  162|  153|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U62  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_446_p2   |         +|   0|  0|  20|          15|           1|
    |add_ln56_fu_458_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln58_fu_512_p2     |         +|   0|  0|  15|           8|           1|
    |icmp_ln56_fu_440_p2    |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln58_fu_464_p2    |      icmp|   0|  0|  11|           8|           7|
    |j_2_mid2_fu_470_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln56_fu_478_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  89|          56|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_134                                |   9|          2|    7|         14|
    |indvar_flatten13_fu_138                 |   9|          2|   15|         30|
    |j_fu_130                                |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_624                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_40_reg_629                   |   5|   0|    5|          0|
    |i_fu_134                           |   7|   0|    7|          0|
    |indvar_flatten13_fu_138            |  15|   0|   15|          0|
    |j_2_mid2_reg_599                   |   8|   0|    8|          0|
    |j_fu_130                           |   8|   0|    8|          0|
    |tmp_reg_609                        |   3|   0|    3|          0|
    |add_ln60_reg_624                   |  64|  32|   10|          0|
    |j_2_mid2_reg_599                   |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 207|  64|   97|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|MatC_V_address0     |  out|   10|   ap_memory|                                                MatC_V|         array|
|MatC_V_ce0          |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_we0          |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_d0           |  out|   16|   ap_memory|                                                MatC_V|         array|
|MatC_V_1_address0   |  out|   10|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_ce0        |  out|    1|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_we0        |  out|    1|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_1_d0         |  out|   16|   ap_memory|                                              MatC_V_1|         array|
|MatC_V_2_address0   |  out|   10|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_ce0        |  out|    1|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_we0        |  out|    1|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_2_d0         |  out|   16|   ap_memory|                                              MatC_V_2|         array|
|MatC_V_3_address0   |  out|   10|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_ce0        |  out|    1|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_we0        |  out|    1|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_3_d0         |  out|   16|   ap_memory|                                              MatC_V_3|         array|
|MatC_V_4_address0   |  out|   10|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_ce0        |  out|    1|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_we0        |  out|    1|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_4_d0         |  out|   16|   ap_memory|                                              MatC_V_4|         array|
|MatC_V_5_address0   |  out|   10|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_ce0        |  out|    1|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_we0        |  out|    1|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_5_d0         |  out|   16|   ap_memory|                                              MatC_V_5|         array|
|MatC_V_6_address0   |  out|   10|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_ce0        |  out|    1|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_we0        |  out|    1|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_6_d0         |  out|   16|   ap_memory|                                              MatC_V_6|         array|
|MatC_V_7_address0   |  out|   10|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_ce0        |  out|    1|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_we0        |  out|    1|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_7_d0         |  out|   16|   ap_memory|                                              MatC_V_7|         array|
|MatC_V_8_address0   |  out|   10|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_ce0        |  out|    1|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_we0        |  out|    1|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_8_d0         |  out|   16|   ap_memory|                                              MatC_V_8|         array|
|MatC_V_9_address0   |  out|   10|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_ce0        |  out|    1|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_we0        |  out|    1|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_9_d0         |  out|   16|   ap_memory|                                              MatC_V_9|         array|
|MatC_V_10_address0  |  out|   10|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_ce0       |  out|    1|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_we0       |  out|    1|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_10_d0        |  out|   16|   ap_memory|                                             MatC_V_10|         array|
|MatC_V_11_address0  |  out|   10|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_ce0       |  out|    1|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_we0       |  out|    1|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_11_d0        |  out|   16|   ap_memory|                                             MatC_V_11|         array|
|MatC_V_12_address0  |  out|   10|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_ce0       |  out|    1|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_we0       |  out|    1|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_12_d0        |  out|   16|   ap_memory|                                             MatC_V_12|         array|
|MatC_V_13_address0  |  out|   10|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_ce0       |  out|    1|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_we0       |  out|    1|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_13_d0        |  out|   16|   ap_memory|                                             MatC_V_13|         array|
|MatC_V_14_address0  |  out|   10|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_ce0       |  out|    1|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_we0       |  out|    1|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_14_d0        |  out|   16|   ap_memory|                                             MatC_V_14|         array|
|MatC_V_15_address0  |  out|   10|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_ce0       |  out|    1|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_we0       |  out|    1|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_15_d0        |  out|   16|   ap_memory|                                             MatC_V_15|         array|
|MatC_V_16_address0  |  out|   10|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_ce0       |  out|    1|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_we0       |  out|    1|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_16_d0        |  out|   16|   ap_memory|                                             MatC_V_16|         array|
|MatC_V_17_address0  |  out|   10|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_ce0       |  out|    1|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_we0       |  out|    1|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_17_d0        |  out|   16|   ap_memory|                                             MatC_V_17|         array|
|MatC_V_18_address0  |  out|   10|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_ce0       |  out|    1|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_we0       |  out|    1|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_18_d0        |  out|   16|   ap_memory|                                             MatC_V_18|         array|
|MatC_V_19_address0  |  out|   10|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_ce0       |  out|    1|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_we0       |  out|    1|   ap_memory|                                             MatC_V_19|         array|
|MatC_V_19_d0        |  out|   16|   ap_memory|                                             MatC_V_19|         array|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

