$comment
	File created using the following command:
		vcd file processor_16bits.msim.vcd -direction
$end
$date
	Wed Nov 29 10:08:00 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module trinity_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " out_br_regA [15] $end
$var wire 1 # out_br_regA [14] $end
$var wire 1 $ out_br_regA [13] $end
$var wire 1 % out_br_regA [12] $end
$var wire 1 & out_br_regA [11] $end
$var wire 1 ' out_br_regA [10] $end
$var wire 1 ( out_br_regA [9] $end
$var wire 1 ) out_br_regA [8] $end
$var wire 1 * out_br_regA [7] $end
$var wire 1 + out_br_regA [6] $end
$var wire 1 , out_br_regA [5] $end
$var wire 1 - out_br_regA [4] $end
$var wire 1 . out_br_regA [3] $end
$var wire 1 / out_br_regA [2] $end
$var wire 1 0 out_br_regA [1] $end
$var wire 1 1 out_br_regA [0] $end
$var wire 1 2 out_br_regB [15] $end
$var wire 1 3 out_br_regB [14] $end
$var wire 1 4 out_br_regB [13] $end
$var wire 1 5 out_br_regB [12] $end
$var wire 1 6 out_br_regB [11] $end
$var wire 1 7 out_br_regB [10] $end
$var wire 1 8 out_br_regB [9] $end
$var wire 1 9 out_br_regB [8] $end
$var wire 1 : out_br_regB [7] $end
$var wire 1 ; out_br_regB [6] $end
$var wire 1 < out_br_regB [5] $end
$var wire 1 = out_br_regB [4] $end
$var wire 1 > out_br_regB [3] $end
$var wire 1 ? out_br_regB [2] $end
$var wire 1 @ out_br_regB [1] $end
$var wire 1 A out_br_regB [0] $end
$var wire 1 B out_endereco [15] $end
$var wire 1 C out_endereco [14] $end
$var wire 1 D out_endereco [13] $end
$var wire 1 E out_endereco [12] $end
$var wire 1 F out_endereco [11] $end
$var wire 1 G out_endereco [10] $end
$var wire 1 H out_endereco [9] $end
$var wire 1 I out_endereco [8] $end
$var wire 1 J out_endereco [7] $end
$var wire 1 K out_endereco [6] $end
$var wire 1 L out_endereco [5] $end
$var wire 1 M out_endereco [4] $end
$var wire 1 N out_endereco [3] $end
$var wire 1 O out_endereco [2] $end
$var wire 1 P out_endereco [1] $end
$var wire 1 Q out_endereco [0] $end
$var wire 1 R out_opcode [3] $end
$var wire 1 S out_opcode [2] $end
$var wire 1 T out_opcode [1] $end
$var wire 1 U out_opcode [0] $end
$var wire 1 V out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 W out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 X out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 Y out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 Z out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 [ out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 \ out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 ] out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 ^ out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 _ out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 ` out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 a out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 b out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 c out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 d out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 e out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 f out_rd [3] $end
$var wire 1 g out_rd [2] $end
$var wire 1 h out_rd [1] $end
$var wire 1 i out_rd [0] $end
$var wire 1 j out_rs [3] $end
$var wire 1 k out_rs [2] $end
$var wire 1 l out_rs [1] $end
$var wire 1 m out_rs [0] $end
$var wire 1 n out_rt [3] $end
$var wire 1 o out_rt [2] $end
$var wire 1 p out_rt [1] $end
$var wire 1 q out_rt [0] $end
$var wire 1 r outPc [15] $end
$var wire 1 s outPc [14] $end
$var wire 1 t outPc [13] $end
$var wire 1 u outPc [12] $end
$var wire 1 v outPc [11] $end
$var wire 1 w outPc [10] $end
$var wire 1 x outPc [9] $end
$var wire 1 y outPc [8] $end
$var wire 1 z outPc [7] $end
$var wire 1 { outPc [6] $end
$var wire 1 | outPc [5] $end
$var wire 1 } outPc [4] $end
$var wire 1 ~ outPc [3] $end
$var wire 1 !! outPc [2] $end
$var wire 1 "! outPc [1] $end
$var wire 1 #! outPc [0] $end
$var wire 1 $! outRam [15] $end
$var wire 1 %! outRam [14] $end
$var wire 1 &! outRam [13] $end
$var wire 1 '! outRam [12] $end
$var wire 1 (! outRam [11] $end
$var wire 1 )! outRam [10] $end
$var wire 1 *! outRam [9] $end
$var wire 1 +! outRam [8] $end
$var wire 1 ,! outRam [7] $end
$var wire 1 -! outRam [6] $end
$var wire 1 .! outRam [5] $end
$var wire 1 /! outRam [4] $end
$var wire 1 0! outRam [3] $end
$var wire 1 1! outRam [2] $end
$var wire 1 2! outRam [1] $end
$var wire 1 3! outRam [0] $end
$var wire 1 4! outRom [15] $end
$var wire 1 5! outRom [14] $end
$var wire 1 6! outRom [13] $end
$var wire 1 7! outRom [12] $end
$var wire 1 8! outRom [11] $end
$var wire 1 9! outRom [10] $end
$var wire 1 :! outRom [9] $end
$var wire 1 ;! outRom [8] $end
$var wire 1 <! outRom [7] $end
$var wire 1 =! outRom [6] $end
$var wire 1 >! outRom [5] $end
$var wire 1 ?! outRom [4] $end
$var wire 1 @! outRom [3] $end
$var wire 1 A! outRom [2] $end
$var wire 1 B! outRom [1] $end
$var wire 1 C! outRom [0] $end
$var wire 1 D! outUla [15] $end
$var wire 1 E! outUla [14] $end
$var wire 1 F! outUla [13] $end
$var wire 1 G! outUla [12] $end
$var wire 1 H! outUla [11] $end
$var wire 1 I! outUla [10] $end
$var wire 1 J! outUla [9] $end
$var wire 1 K! outUla [8] $end
$var wire 1 L! outUla [7] $end
$var wire 1 M! outUla [6] $end
$var wire 1 N! outUla [5] $end
$var wire 1 O! outUla [4] $end
$var wire 1 P! outUla [3] $end
$var wire 1 Q! outUla [2] $end
$var wire 1 R! outUla [1] $end
$var wire 1 S! outUla [0] $end
$var wire 1 T! ula_overflow_out $end

$scope module i1 $end
$var wire 1 U! gnd $end
$var wire 1 V! vcc $end
$var wire 1 W! unknown $end
$var wire 1 X! devoe $end
$var wire 1 Y! devclrn $end
$var wire 1 Z! devpor $end
$var wire 1 [! ww_devoe $end
$var wire 1 \! ww_devclrn $end
$var wire 1 ]! ww_devpor $end
$var wire 1 ^! ww_clock $end
$var wire 1 _! ww_outPc [15] $end
$var wire 1 `! ww_outPc [14] $end
$var wire 1 a! ww_outPc [13] $end
$var wire 1 b! ww_outPc [12] $end
$var wire 1 c! ww_outPc [11] $end
$var wire 1 d! ww_outPc [10] $end
$var wire 1 e! ww_outPc [9] $end
$var wire 1 f! ww_outPc [8] $end
$var wire 1 g! ww_outPc [7] $end
$var wire 1 h! ww_outPc [6] $end
$var wire 1 i! ww_outPc [5] $end
$var wire 1 j! ww_outPc [4] $end
$var wire 1 k! ww_outPc [3] $end
$var wire 1 l! ww_outPc [2] $end
$var wire 1 m! ww_outPc [1] $end
$var wire 1 n! ww_outPc [0] $end
$var wire 1 o! ww_outRam [15] $end
$var wire 1 p! ww_outRam [14] $end
$var wire 1 q! ww_outRam [13] $end
$var wire 1 r! ww_outRam [12] $end
$var wire 1 s! ww_outRam [11] $end
$var wire 1 t! ww_outRam [10] $end
$var wire 1 u! ww_outRam [9] $end
$var wire 1 v! ww_outRam [8] $end
$var wire 1 w! ww_outRam [7] $end
$var wire 1 x! ww_outRam [6] $end
$var wire 1 y! ww_outRam [5] $end
$var wire 1 z! ww_outRam [4] $end
$var wire 1 {! ww_outRam [3] $end
$var wire 1 |! ww_outRam [2] $end
$var wire 1 }! ww_outRam [1] $end
$var wire 1 ~! ww_outRam [0] $end
$var wire 1 !" ww_outRom [15] $end
$var wire 1 "" ww_outRom [14] $end
$var wire 1 #" ww_outRom [13] $end
$var wire 1 $" ww_outRom [12] $end
$var wire 1 %" ww_outRom [11] $end
$var wire 1 &" ww_outRom [10] $end
$var wire 1 '" ww_outRom [9] $end
$var wire 1 (" ww_outRom [8] $end
$var wire 1 )" ww_outRom [7] $end
$var wire 1 *" ww_outRom [6] $end
$var wire 1 +" ww_outRom [5] $end
$var wire 1 ," ww_outRom [4] $end
$var wire 1 -" ww_outRom [3] $end
$var wire 1 ." ww_outRom [2] $end
$var wire 1 /" ww_outRom [1] $end
$var wire 1 0" ww_outRom [0] $end
$var wire 1 1" ww_outUla [15] $end
$var wire 1 2" ww_outUla [14] $end
$var wire 1 3" ww_outUla [13] $end
$var wire 1 4" ww_outUla [12] $end
$var wire 1 5" ww_outUla [11] $end
$var wire 1 6" ww_outUla [10] $end
$var wire 1 7" ww_outUla [9] $end
$var wire 1 8" ww_outUla [8] $end
$var wire 1 9" ww_outUla [7] $end
$var wire 1 :" ww_outUla [6] $end
$var wire 1 ;" ww_outUla [5] $end
$var wire 1 <" ww_outUla [4] $end
$var wire 1 =" ww_outUla [3] $end
$var wire 1 >" ww_outUla [2] $end
$var wire 1 ?" ww_outUla [1] $end
$var wire 1 @" ww_outUla [0] $end
$var wire 1 A" ww_ula_overflow_out $end
$var wire 1 B" ww_out_br_regA [15] $end
$var wire 1 C" ww_out_br_regA [14] $end
$var wire 1 D" ww_out_br_regA [13] $end
$var wire 1 E" ww_out_br_regA [12] $end
$var wire 1 F" ww_out_br_regA [11] $end
$var wire 1 G" ww_out_br_regA [10] $end
$var wire 1 H" ww_out_br_regA [9] $end
$var wire 1 I" ww_out_br_regA [8] $end
$var wire 1 J" ww_out_br_regA [7] $end
$var wire 1 K" ww_out_br_regA [6] $end
$var wire 1 L" ww_out_br_regA [5] $end
$var wire 1 M" ww_out_br_regA [4] $end
$var wire 1 N" ww_out_br_regA [3] $end
$var wire 1 O" ww_out_br_regA [2] $end
$var wire 1 P" ww_out_br_regA [1] $end
$var wire 1 Q" ww_out_br_regA [0] $end
$var wire 1 R" ww_out_br_regB [15] $end
$var wire 1 S" ww_out_br_regB [14] $end
$var wire 1 T" ww_out_br_regB [13] $end
$var wire 1 U" ww_out_br_regB [12] $end
$var wire 1 V" ww_out_br_regB [11] $end
$var wire 1 W" ww_out_br_regB [10] $end
$var wire 1 X" ww_out_br_regB [9] $end
$var wire 1 Y" ww_out_br_regB [8] $end
$var wire 1 Z" ww_out_br_regB [7] $end
$var wire 1 [" ww_out_br_regB [6] $end
$var wire 1 \" ww_out_br_regB [5] $end
$var wire 1 ]" ww_out_br_regB [4] $end
$var wire 1 ^" ww_out_br_regB [3] $end
$var wire 1 _" ww_out_br_regB [2] $end
$var wire 1 `" ww_out_br_regB [1] $end
$var wire 1 a" ww_out_br_regB [0] $end
$var wire 1 b" ww_out_opcode [3] $end
$var wire 1 c" ww_out_opcode [2] $end
$var wire 1 d" ww_out_opcode [1] $end
$var wire 1 e" ww_out_opcode [0] $end
$var wire 1 f" ww_out_rs [3] $end
$var wire 1 g" ww_out_rs [2] $end
$var wire 1 h" ww_out_rs [1] $end
$var wire 1 i" ww_out_rs [0] $end
$var wire 1 j" ww_out_rt [3] $end
$var wire 1 k" ww_out_rt [2] $end
$var wire 1 l" ww_out_rt [1] $end
$var wire 1 m" ww_out_rt [0] $end
$var wire 1 n" ww_out_rd [3] $end
$var wire 1 o" ww_out_rd [2] $end
$var wire 1 p" ww_out_rd [1] $end
$var wire 1 q" ww_out_rd [0] $end
$var wire 1 r" ww_out_endereco [15] $end
$var wire 1 s" ww_out_endereco [14] $end
$var wire 1 t" ww_out_endereco [13] $end
$var wire 1 u" ww_out_endereco [12] $end
$var wire 1 v" ww_out_endereco [11] $end
$var wire 1 w" ww_out_endereco [10] $end
$var wire 1 x" ww_out_endereco [9] $end
$var wire 1 y" ww_out_endereco [8] $end
$var wire 1 z" ww_out_endereco [7] $end
$var wire 1 {" ww_out_endereco [6] $end
$var wire 1 |" ww_out_endereco [5] $end
$var wire 1 }" ww_out_endereco [4] $end
$var wire 1 ~" ww_out_endereco [3] $end
$var wire 1 !# ww_out_endereco [2] $end
$var wire 1 "# ww_out_endereco [1] $end
$var wire 1 ## ww_out_endereco [0] $end
$var wire 1 $# ww_out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 %# ww_out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 &# ww_out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 '# ww_out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 (# ww_out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 )# ww_out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 *# ww_out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 +# ww_out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 ,# ww_out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 -# ww_out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 .# ww_out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 /# ww_out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 0# ww_out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 1# ww_out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 2# ww_out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 3# ww_out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 4# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 5# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 6# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 7# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 8# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 9# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 :# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 ;# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 <# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 =# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 ># \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 ?# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 @# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 A# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 B# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 C# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 D# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 E# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 F# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 G# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 H# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 I# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 J# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 K# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 L# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 M# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 N# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 O# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 P# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 Q# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 R# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 S# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 T# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 U# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 V# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 W# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 X# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Y# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 Z# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 [# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 \# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ]# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 ^# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 _# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 `# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 a# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 b# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 c# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 d# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 e# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 f# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 g# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 h# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 i# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 j# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 k# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 l# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 m# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 n# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 o# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 p# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 q# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 r# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 s# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 t# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 u# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 v# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 w# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 x# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 y# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 z# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 {# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 |# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 }# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 ~# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 !$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 "$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 #$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 $$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 %$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 &$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 '$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 ($ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 )$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *$ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 +$ \clock~input_o\ $end
$var wire 1 ,$ \clock~inputCLKENA0_outclk\ $end
$var wire 1 -$ \port_map_addr|Add0~1_sumout\ $end
$var wire 1 .$ \port_map_pc|outPort[0]~DUPLICATE_q\ $end
$var wire 1 /$ \port_map_addr|Add0~2\ $end
$var wire 1 0$ \port_map_addr|Add0~5_sumout\ $end
$var wire 1 1$ \port_map_pc|outPort[1]~DUPLICATE_q\ $end
$var wire 1 2$ \port_map_pc|outPort[2]~DUPLICATE_q\ $end
$var wire 1 3$ \port_map_addr|Add0~6\ $end
$var wire 1 4$ \port_map_addr|Add0~9_sumout\ $end
$var wire 1 5$ \port_map_pc|outPort[3]~DUPLICATE_q\ $end
$var wire 1 6$ \port_map_addr|Add0~10\ $end
$var wire 1 7$ \port_map_addr|Add0~13_sumout\ $end
$var wire 1 8$ \port_map_addr|Add0~14\ $end
$var wire 1 9$ \port_map_addr|Add0~17_sumout\ $end
$var wire 1 :$ \port_map_pc|outPort[4]~DUPLICATE_q\ $end
$var wire 1 ;$ \port_map_pc|outPort[5]~DUPLICATE_q\ $end
$var wire 1 <$ \port_map_addr|Add0~18\ $end
$var wire 1 =$ \port_map_addr|Add0~21_sumout\ $end
$var wire 1 >$ \port_map_pc|outPort[6]~DUPLICATE_q\ $end
$var wire 1 ?$ \port_map_addr|Add0~22\ $end
$var wire 1 @$ \port_map_addr|Add0~25_sumout\ $end
$var wire 1 A$ \port_map_pc|outPort[7]~DUPLICATE_q\ $end
$var wire 1 B$ \port_map_addr|Add0~26\ $end
$var wire 1 C$ \port_map_addr|Add0~29_sumout\ $end
$var wire 1 D$ \port_map_pc|outPort[8]~DUPLICATE_q\ $end
$var wire 1 E$ \port_map_addr|Add0~30\ $end
$var wire 1 F$ \port_map_addr|Add0~33_sumout\ $end
$var wire 1 G$ \port_map_addr|Add0~34\ $end
$var wire 1 H$ \port_map_addr|Add0~37_sumout\ $end
$var wire 1 I$ \port_map_addr|Add0~38\ $end
$var wire 1 J$ \port_map_addr|Add0~41_sumout\ $end
$var wire 1 K$ \port_map_addr|Add0~42\ $end
$var wire 1 L$ \port_map_addr|Add0~45_sumout\ $end
$var wire 1 M$ \port_map_addr|Add0~46\ $end
$var wire 1 N$ \port_map_addr|Add0~49_sumout\ $end
$var wire 1 O$ \port_map_pc|outPort[13]~DUPLICATE_q\ $end
$var wire 1 P$ \port_map_addr|Add0~50\ $end
$var wire 1 Q$ \port_map_addr|Add0~53_sumout\ $end
$var wire 1 R$ \port_map_pc|outPort[14]~DUPLICATE_q\ $end
$var wire 1 S$ \port_map_addr|Add0~54\ $end
$var wire 1 T$ \port_map_addr|Add0~57_sumout\ $end
$var wire 1 U$ \port_map_pc|outPort[15]~DUPLICATE_q\ $end
$var wire 1 V$ \port_map_addr|Add0~58\ $end
$var wire 1 W$ \port_map_addr|Add0~61_sumout\ $end
$var wire 1 X$ \port_map_rom|rom_memory~0_combout\ $end
$var wire 1 Y$ \port_map_rom|rom_memory~2_combout\ $end
$var wire 1 Z$ \port_map_banco_de_registradores|registradores~37_q\ $end
$var wire 1 [$ \port_map_banco_de_registradores|registradores~21_q\ $end
$var wire 1 \$ \port_map_banco_de_registradores|registradores~166_combout\ $end
$var wire 1 ]$ \port_map_banco_de_registradores|registradores~165_combout\ $end
$var wire 1 ^$ \port_map_rom|rom_memory~3_combout\ $end
$var wire 1 _$ \port_map_rom|rom_memory~4_combout\ $end
$var wire 1 `$ \port_map_mult1_2x1_br_ula|Sout[0]~0_combout\ $end
$var wire 1 a$ \port_map_ula|Mux19~0_combout\ $end
$var wire 1 b$ \port_map_rom|rom_memory~1_combout\ $end
$var wire 1 c$ \port_map_banco_de_registradores|registradores~22_q\ $end
$var wire 1 d$ \port_map_banco_de_registradores|registradores~38_q\ $end
$var wire 1 e$ \port_map_banco_de_registradores|registradores~167_combout\ $end
$var wire 1 f$ \port_map_mult1_2x1_br_ula|Sout[1]~1_combout\ $end
$var wire 1 g$ \port_map_banco_de_registradores|registradores~168_combout\ $end
$var wire 1 h$ \port_map_rom|rom_memory~5_combout\ $end
$var wire 1 i$ \port_map_ula|Mux18~0_combout\ $end
$var wire 1 j$ \port_map_ula|OP1|C~0_combout\ $end
$var wire 1 k$ \port_map_ula|OP1|C~1_combout\ $end
$var wire 1 l$ \port_map_ula|OP1|C~2_combout\ $end
$var wire 1 m$ \port_map_banco_de_registradores|registradores~39_q\ $end
$var wire 1 n$ \port_map_banco_de_registradores|registradores~23_q\ $end
$var wire 1 o$ \port_map_banco_de_registradores|registradores~169_combout\ $end
$var wire 1 p$ \port_map_mult1_2x1_br_ula|Sout[2]~2_combout\ $end
$var wire 1 q$ \port_map_ula|OP2|RESULTADO|C~0_combout\ $end
$var wire 1 r$ \port_map_ula|OP2|RESULTADO|C~1_combout\ $end
$var wire 1 s$ \port_map_banco_de_registradores|registradores~170_combout\ $end
$var wire 1 t$ \port_map_ula|Mux17~0_combout\ $end
$var wire 1 u$ \port_map_banco_de_registradores|registradores~40_q\ $end
$var wire 1 v$ \port_map_banco_de_registradores|registradores~24_q\ $end
$var wire 1 w$ \port_map_banco_de_registradores|registradores~172_combout\ $end
$var wire 1 x$ \port_map_banco_de_registradores|registradores~171_combout\ $end
$var wire 1 y$ \port_map_ula|OP1|C~3_combout\ $end
$var wire 1 z$ \port_map_ula|Mux16~0_combout\ $end
$var wire 1 {$ \port_map_banco_de_registradores|registradores~25_q\ $end
$var wire 1 |$ \port_map_banco_de_registradores|registradores~41_q\ $end
$var wire 1 }$ \port_map_banco_de_registradores|registradores~174_combout\ $end
$var wire 1 ~$ \port_map_banco_de_registradores|registradores~173_combout\ $end
$var wire 1 !% \port_map_mult1_2x1_br_ula|Sout[4]~3_combout\ $end
$var wire 1 "% \port_map_ula|OP2|RESULTADO|C~2_combout\ $end
$var wire 1 #% \port_map_ula|OP2|RESULTADO|C~3_combout\ $end
$var wire 1 $% \port_map_ula|OP2|RESULTADO|C~4_combout\ $end
$var wire 1 %% \port_map_ula|OP1|C~4_combout\ $end
$var wire 1 &% \port_map_ula|OP1|C~5_combout\ $end
$var wire 1 '% \port_map_ula|OP1|C~6_combout\ $end
$var wire 1 (% \port_map_ula|Mux15~0_combout\ $end
$var wire 1 )% \port_map_banco_de_registradores|registradores~26_q\ $end
$var wire 1 *% \port_map_banco_de_registradores|registradores~42_q\ $end
$var wire 1 +% \port_map_banco_de_registradores|registradores~175_combout\ $end
$var wire 1 ,% \port_map_mult1_2x1_br_ula|Sout[5]~4_combout\ $end
$var wire 1 -% \port_map_banco_de_registradores|registradores~176_combout\ $end
$var wire 1 .% \port_map_ula|Mux14~0_combout\ $end
$var wire 1 /% \port_map_ula|Mux14~1_combout\ $end
$var wire 1 0% \port_map_banco_de_registradores|registradores~43_q\ $end
$var wire 1 1% \port_map_banco_de_registradores|registradores~27feeder_combout\ $end
$var wire 1 2% \port_map_banco_de_registradores|registradores~27DUPLICATE_q\ $end
$var wire 1 3% \port_map_banco_de_registradores|registradores~178_combout\ $end
$var wire 1 4% \port_map_ula|OP2|RESULTADO|C~5_combout\ $end
$var wire 1 5% \port_map_ula|OP1|C~7_combout\ $end
$var wire 1 6% \port_map_banco_de_registradores|registradores~27_q\ $end
$var wire 1 7% \port_map_banco_de_registradores|registradores~177_combout\ $end
$var wire 1 8% \port_map_mult1_2x1_br_ula|Sout[6]~5_combout\ $end
$var wire 1 9% \port_map_ula|Mux13~0_combout\ $end
$var wire 1 :% \port_map_banco_de_registradores|registradores~210_combout\ $end
$var wire 1 ;% \port_map_banco_de_registradores|registradores~44_q\ $end
$var wire 1 <% \port_map_banco_de_registradores|registradores~209_combout\ $end
$var wire 1 =% \port_map_banco_de_registradores|registradores~28DUPLICATE_q\ $end
$var wire 1 >% \port_map_banco_de_registradores|registradores~180_combout\ $end
$var wire 1 ?% \port_map_banco_de_registradores|registradores~44DUPLICATE_q\ $end
$var wire 1 @% \port_map_banco_de_registradores|registradores~28_q\ $end
$var wire 1 A% \port_map_banco_de_registradores|registradores~179_combout\ $end
$var wire 1 B% \port_map_mult1_2x1_br_ula|Sout[7]~6_combout\ $end
$var wire 1 C% \port_map_ula|Mux12~0_combout\ $end
$var wire 1 D% \port_map_ula|Mux12~0_wirecell_combout\ $end
$var wire 1 E% \port_map_banco_de_registradores|registradores~45_q\ $end
$var wire 1 F% \port_map_banco_de_registradores|registradores~29_q\ $end
$var wire 1 G% \port_map_banco_de_registradores|registradores~181_combout\ $end
$var wire 1 H% \port_map_banco_de_registradores|registradores~182_combout\ $end
$var wire 1 I% \port_map_ula|OP1|C~8_combout\ $end
$var wire 1 J% \port_map_ula|OP1|C~9_combout\ $end
$var wire 1 K% \port_map_ula|OP2|RESULTADO|C~6_combout\ $end
$var wire 1 L% \port_map_ula|Mux11~0_combout\ $end
$var wire 1 M% \port_map_banco_de_registradores|registradores~213_combout\ $end
$var wire 1 N% \port_map_banco_de_registradores|registradores~30_q\ $end
$var wire 1 O% \port_map_banco_de_registradores|registradores~214_combout\ $end
$var wire 1 P% \port_map_banco_de_registradores|registradores~46_q\ $end
$var wire 1 Q% \port_map_banco_de_registradores|registradores~183_combout\ $end
$var wire 1 R% \port_map_banco_de_registradores|registradores~184_combout\ $end
$var wire 1 S% \port_map_ula|OP1|C~10_combout\ $end
$var wire 1 T% \port_map_ula|OP1|C~12_combout\ $end
$var wire 1 U% \port_map_ula|Mux10~0_combout\ $end
$var wire 1 V% \port_map_ula|Mux10~0_wirecell_combout\ $end
$var wire 1 W% \port_map_banco_de_registradores|registradores~47_q\ $end
$var wire 1 X% \port_map_banco_de_registradores|registradores~31_q\ $end
$var wire 1 Y% \port_map_banco_de_registradores|registradores~185_combout\ $end
$var wire 1 Z% \port_map_banco_de_registradores|registradores~186_combout\ $end
$var wire 1 [% \port_map_ula|OP1|C~13_combout\ $end
$var wire 1 \% \port_map_ula|OP2|RESULTADO|C~8_combout\ $end
$var wire 1 ]% \port_map_ula|OP2|RESULTADO|C~7_combout\ $end
$var wire 1 ^% \port_map_ula|OP2|RESULTADO|C~9_combout\ $end
$var wire 1 _% \port_map_mult1_2x1_br_ula|Sout[9]~7_combout\ $end
$var wire 1 `% \port_map_ula|OP1|C~11_combout\ $end
$var wire 1 a% \port_map_ula|OP1|C~14_combout\ $end
$var wire 1 b% \port_map_ula|Mux9~0_combout\ $end
$var wire 1 c% \port_map_banco_de_registradores|registradores~48DUPLICATE_q\ $end
$var wire 1 d% \port_map_banco_de_registradores|registradores~32_q\ $end
$var wire 1 e% \port_map_banco_de_registradores|registradores~188_combout\ $end
$var wire 1 f% \port_map_banco_de_registradores|registradores~48_q\ $end
$var wire 1 g% \port_map_banco_de_registradores|registradores~187_combout\ $end
$var wire 1 h% \port_map_ula|OP1|C~15_combout\ $end
$var wire 1 i% \port_map_mult1_2x1_br_ula|Sout[10]~8_combout\ $end
$var wire 1 j% \port_map_ula|Mux8~0_combout\ $end
$var wire 1 k% \port_map_mult1_2x1_br_ula|Sout[11]~9_combout\ $end
$var wire 1 l% \port_map_banco_de_registradores|registradores~33_q\ $end
$var wire 1 m% \port_map_banco_de_registradores|registradores~49_q\ $end
$var wire 1 n% \port_map_banco_de_registradores|registradores~190_combout\ $end
$var wire 1 o% \port_map_banco_de_registradores|registradores~189_combout\ $end
$var wire 1 p% \port_map_mult1_2x1_br_ula|Sout[12]~10_combout\ $end
$var wire 1 q% \port_map_ula|OP1|C~17_combout\ $end
$var wire 1 r% \port_map_ula|OP1|C~16_combout\ $end
$var wire 1 s% \port_map_ula|OP2|RESULTADO|C~10_combout\ $end
$var wire 1 t% \port_map_ula|OP2|RESULTADO|C~11_combout\ $end
$var wire 1 u% \port_map_ula|Mux7~0_combout\ $end
$var wire 1 v% \port_map_banco_de_registradores|registradores~34_q\ $end
$var wire 1 w% \port_map_banco_de_registradores|registradores~50_q\ $end
$var wire 1 x% \port_map_banco_de_registradores|registradores~192_combout\ $end
$var wire 1 y% \port_map_banco_de_registradores|registradores~191_combout\ $end
$var wire 1 z% \port_map_mult1_2x1_br_ula|Sout[13]~11_combout\ $end
$var wire 1 {% \port_map_ula|OP1|C~18_combout\ $end
$var wire 1 |% \port_map_ula|Mux6~0_combout\ $end
$var wire 1 }% \port_map_ula|Mux6~1_combout\ $end
$var wire 1 ~% \port_map_banco_de_registradores|registradores~51_q\ $end
$var wire 1 !& \port_map_banco_de_registradores|registradores~35_q\ $end
$var wire 1 "& \port_map_banco_de_registradores|registradores~194_combout\ $end
$var wire 1 #& \port_map_banco_de_registradores|registradores~193_combout\ $end
$var wire 1 $& \port_map_mult1_2x1_br_ula|Sout[14]~12_combout\ $end
$var wire 1 %& \port_map_ula|OP1|C~19_combout\ $end
$var wire 1 && \port_map_ula|OP2|RESULTADO|C~12_combout\ $end
$var wire 1 '& \port_map_ula|Mux5~0_combout\ $end
$var wire 1 (& \port_map_banco_de_registradores|registradores~52_q\ $end
$var wire 1 )& \port_map_banco_de_registradores|registradores~36_q\ $end
$var wire 1 *& \port_map_banco_de_registradores|registradores~195_combout\ $end
$var wire 1 +& \port_map_banco_de_registradores|registradores~196_combout\ $end
$var wire 1 ,& \port_map_ula|OP1|C~20_combout\ $end
$var wire 1 -& \port_map_ula|OP1|C~21_combout\ $end
$var wire 1 .& \port_map_ula|Mux4~0_combout\ $end
$var wire 1 /& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 0& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 1& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 2& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 3& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 4& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 5& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 6& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 7& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 8& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 9& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 :& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 ;& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 <& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 =& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 >& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 ?& \port_map_ula|Mux20~0_combout\ $end
$var wire 1 @& \port_map_ula|Mux20~1_combout\ $end
$var wire 1 A& \port_map_pc|outPort\ [15] $end
$var wire 1 B& \port_map_pc|outPort\ [14] $end
$var wire 1 C& \port_map_pc|outPort\ [13] $end
$var wire 1 D& \port_map_pc|outPort\ [12] $end
$var wire 1 E& \port_map_pc|outPort\ [11] $end
$var wire 1 F& \port_map_pc|outPort\ [10] $end
$var wire 1 G& \port_map_pc|outPort\ [9] $end
$var wire 1 H& \port_map_pc|outPort\ [8] $end
$var wire 1 I& \port_map_pc|outPort\ [7] $end
$var wire 1 J& \port_map_pc|outPort\ [6] $end
$var wire 1 K& \port_map_pc|outPort\ [5] $end
$var wire 1 L& \port_map_pc|outPort\ [4] $end
$var wire 1 M& \port_map_pc|outPort\ [3] $end
$var wire 1 N& \port_map_pc|outPort\ [2] $end
$var wire 1 O& \port_map_pc|outPort\ [1] $end
$var wire 1 P& \port_map_pc|outPort\ [0] $end
$var wire 1 Q& \port_map_ula|OP1|ALT_INV_C~13_combout\ $end
$var wire 1 R& \port_map_banco_de_registradores|ALT_INV_registradores~186_combout\ $end
$var wire 1 S& \port_map_banco_de_registradores|ALT_INV_registradores~185_combout\ $end
$var wire 1 T& \port_map_banco_de_registradores|ALT_INV_registradores~47_q\ $end
$var wire 1 U& \port_map_banco_de_registradores|ALT_INV_registradores~31_q\ $end
$var wire 1 V& \port_map_ula|OP1|ALT_INV_C~12_combout\ $end
$var wire 1 W& \port_map_ula|OP1|ALT_INV_C~11_combout\ $end
$var wire 1 X& \port_map_ula|OP1|ALT_INV_C~10_combout\ $end
$var wire 1 Y& \port_map_banco_de_registradores|ALT_INV_registradores~184_combout\ $end
$var wire 1 Z& \port_map_banco_de_registradores|ALT_INV_registradores~183_combout\ $end
$var wire 1 [& \port_map_banco_de_registradores|ALT_INV_registradores~46_q\ $end
$var wire 1 \& \port_map_banco_de_registradores|ALT_INV_registradores~30_q\ $end
$var wire 1 ]& \port_map_ula|OP1|ALT_INV_C~9_combout\ $end
$var wire 1 ^& \port_map_ula|OP2|RESULTADO|ALT_INV_C~6_combout\ $end
$var wire 1 _& \port_map_ula|OP1|ALT_INV_C~8_combout\ $end
$var wire 1 `& \port_map_banco_de_registradores|ALT_INV_registradores~182_combout\ $end
$var wire 1 a& \port_map_banco_de_registradores|ALT_INV_registradores~181_combout\ $end
$var wire 1 b& \port_map_banco_de_registradores|ALT_INV_registradores~45_q\ $end
$var wire 1 c& \port_map_banco_de_registradores|ALT_INV_registradores~29_q\ $end
$var wire 1 d& \port_map_banco_de_registradores|ALT_INV_registradores~180_combout\ $end
$var wire 1 e& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[7]~6_combout\ $end
$var wire 1 f& \port_map_banco_de_registradores|ALT_INV_registradores~179_combout\ $end
$var wire 1 g& \port_map_banco_de_registradores|ALT_INV_registradores~44_q\ $end
$var wire 1 h& \port_map_banco_de_registradores|ALT_INV_registradores~28_q\ $end
$var wire 1 i& \port_map_ula|ALT_INV_Mux13~0_combout\ $end
$var wire 1 j& \port_map_ula|OP1|ALT_INV_C~7_combout\ $end
$var wire 1 k& \port_map_ula|OP2|RESULTADO|ALT_INV_C~5_combout\ $end
$var wire 1 l& \port_map_banco_de_registradores|ALT_INV_registradores~178_combout\ $end
$var wire 1 m& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[6]~5_combout\ $end
$var wire 1 n& \port_map_banco_de_registradores|ALT_INV_registradores~177_combout\ $end
$var wire 1 o& \port_map_banco_de_registradores|ALT_INV_registradores~43_q\ $end
$var wire 1 p& \port_map_banco_de_registradores|ALT_INV_registradores~27_q\ $end
$var wire 1 q& \port_map_ula|ALT_INV_Mux14~0_combout\ $end
$var wire 1 r& \port_map_banco_de_registradores|ALT_INV_registradores~176_combout\ $end
$var wire 1 s& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[5]~4_combout\ $end
$var wire 1 t& \port_map_banco_de_registradores|ALT_INV_registradores~175_combout\ $end
$var wire 1 u& \port_map_banco_de_registradores|ALT_INV_registradores~42_q\ $end
$var wire 1 v& \port_map_banco_de_registradores|ALT_INV_registradores~26_q\ $end
$var wire 1 w& \port_map_ula|OP1|ALT_INV_C~6_combout\ $end
$var wire 1 x& \port_map_ula|OP1|ALT_INV_C~5_combout\ $end
$var wire 1 y& \port_map_ula|OP1|ALT_INV_C~4_combout\ $end
$var wire 1 z& \port_map_ula|OP2|RESULTADO|ALT_INV_C~4_combout\ $end
$var wire 1 {& \port_map_ula|OP2|RESULTADO|ALT_INV_C~3_combout\ $end
$var wire 1 |& \port_map_ula|OP2|RESULTADO|ALT_INV_C~2_combout\ $end
$var wire 1 }& \port_map_banco_de_registradores|ALT_INV_registradores~174_combout\ $end
$var wire 1 ~& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[4]~3_combout\ $end
$var wire 1 !' \port_map_banco_de_registradores|ALT_INV_registradores~173_combout\ $end
$var wire 1 "' \port_map_banco_de_registradores|ALT_INV_registradores~41_q\ $end
$var wire 1 #' \port_map_banco_de_registradores|ALT_INV_registradores~25_q\ $end
$var wire 1 $' \port_map_ula|OP1|ALT_INV_C~3_combout\ $end
$var wire 1 %' \port_map_banco_de_registradores|ALT_INV_registradores~172_combout\ $end
$var wire 1 &' \port_map_banco_de_registradores|ALT_INV_registradores~171_combout\ $end
$var wire 1 '' \port_map_banco_de_registradores|ALT_INV_registradores~40_q\ $end
$var wire 1 (' \port_map_banco_de_registradores|ALT_INV_registradores~24_q\ $end
$var wire 1 )' \port_map_ula|OP1|ALT_INV_C~2_combout\ $end
$var wire 1 *' \port_map_ula|OP1|ALT_INV_C~1_combout\ $end
$var wire 1 +' \port_map_ula|OP1|ALT_INV_C~0_combout\ $end
$var wire 1 ,' \port_map_ula|OP2|RESULTADO|ALT_INV_C~1_combout\ $end
$var wire 1 -' \port_map_ula|OP2|RESULTADO|ALT_INV_C~0_combout\ $end
$var wire 1 .' \port_map_banco_de_registradores|ALT_INV_registradores~170_combout\ $end
$var wire 1 /' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[2]~2_combout\ $end
$var wire 1 0' \port_map_banco_de_registradores|ALT_INV_registradores~169_combout\ $end
$var wire 1 1' \port_map_banco_de_registradores|ALT_INV_registradores~39_q\ $end
$var wire 1 2' \port_map_banco_de_registradores|ALT_INV_registradores~23_q\ $end
$var wire 1 3' \port_map_banco_de_registradores|ALT_INV_registradores~168_combout\ $end
$var wire 1 4' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[1]~1_combout\ $end
$var wire 1 5' \port_map_banco_de_registradores|ALT_INV_registradores~167_combout\ $end
$var wire 1 6' \port_map_banco_de_registradores|ALT_INV_registradores~38_q\ $end
$var wire 1 7' \port_map_banco_de_registradores|ALT_INV_registradores~22_q\ $end
$var wire 1 8' \port_map_banco_de_registradores|ALT_INV_registradores~166_combout\ $end
$var wire 1 9' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[0]~0_combout\ $end
$var wire 1 :' \port_map_banco_de_registradores|ALT_INV_registradores~165_combout\ $end
$var wire 1 ;' \port_map_banco_de_registradores|ALT_INV_registradores~37_q\ $end
$var wire 1 <' \port_map_banco_de_registradores|ALT_INV_registradores~21_q\ $end
$var wire 1 =' \port_map_rom|ALT_INV_rom_memory~5_combout\ $end
$var wire 1 >' \port_map_rom|ALT_INV_rom_memory~4_combout\ $end
$var wire 1 ?' \port_map_rom|ALT_INV_rom_memory~3_combout\ $end
$var wire 1 @' \port_map_rom|ALT_INV_rom_memory~2_combout\ $end
$var wire 1 A' \port_map_rom|ALT_INV_rom_memory~1_combout\ $end
$var wire 1 B' \port_map_rom|ALT_INV_rom_memory~0_combout\ $end
$var wire 1 C' \port_map_pc|ALT_INV_outPort\ [12] $end
$var wire 1 D' \port_map_pc|ALT_INV_outPort\ [11] $end
$var wire 1 E' \port_map_pc|ALT_INV_outPort\ [10] $end
$var wire 1 F' \port_map_pc|ALT_INV_outPort\ [9] $end
$var wire 1 G' \port_map_pc|ALT_INV_outPort\ [8] $end
$var wire 1 H' \port_map_pc|ALT_INV_outPort\ [7] $end
$var wire 1 I' \port_map_pc|ALT_INV_outPort\ [6] $end
$var wire 1 J' \port_map_pc|ALT_INV_outPort\ [5] $end
$var wire 1 K' \port_map_pc|ALT_INV_outPort\ [4] $end
$var wire 1 L' \port_map_pc|ALT_INV_outPort\ [3] $end
$var wire 1 M' \port_map_pc|ALT_INV_outPort\ [2] $end
$var wire 1 N' \port_map_pc|ALT_INV_outPort\ [1] $end
$var wire 1 O' \port_map_pc|ALT_INV_outPort\ [0] $end
$var wire 1 P' \port_map_ula|ALT_INV_Mux12~0_combout\ $end
$var wire 1 Q' \port_map_ula|ALT_INV_Mux10~0_combout\ $end
$var wire 1 R' \port_map_banco_de_registradores|ALT_INV_registradores~48DUPLICATE_q\ $end
$var wire 1 S' \port_map_banco_de_registradores|ALT_INV_registradores~44DUPLICATE_q\ $end
$var wire 1 T' \port_map_banco_de_registradores|ALT_INV_registradores~28DUPLICATE_q\ $end
$var wire 1 U' \port_map_banco_de_registradores|ALT_INV_registradores~27DUPLICATE_q\ $end
$var wire 1 V' \port_map_pc|ALT_INV_outPort[15]~DUPLICATE_q\ $end
$var wire 1 W' \port_map_pc|ALT_INV_outPort[14]~DUPLICATE_q\ $end
$var wire 1 X' \port_map_pc|ALT_INV_outPort[13]~DUPLICATE_q\ $end
$var wire 1 Y' \port_map_pc|ALT_INV_outPort[8]~DUPLICATE_q\ $end
$var wire 1 Z' \port_map_pc|ALT_INV_outPort[7]~DUPLICATE_q\ $end
$var wire 1 [' \port_map_pc|ALT_INV_outPort[6]~DUPLICATE_q\ $end
$var wire 1 \' \port_map_pc|ALT_INV_outPort[5]~DUPLICATE_q\ $end
$var wire 1 ]' \port_map_pc|ALT_INV_outPort[4]~DUPLICATE_q\ $end
$var wire 1 ^' \port_map_pc|ALT_INV_outPort[3]~DUPLICATE_q\ $end
$var wire 1 _' \port_map_pc|ALT_INV_outPort[2]~DUPLICATE_q\ $end
$var wire 1 `' \port_map_pc|ALT_INV_outPort[1]~DUPLICATE_q\ $end
$var wire 1 a' \port_map_pc|ALT_INV_outPort[0]~DUPLICATE_q\ $end
$var wire 1 b' \port_map_ula|ALT_INV_Mux20~0_combout\ $end
$var wire 1 c' \port_map_ula|OP1|ALT_INV_C~21_combout\ $end
$var wire 1 d' \port_map_ula|OP1|ALT_INV_C~20_combout\ $end
$var wire 1 e' \port_map_banco_de_registradores|ALT_INV_registradores~196_combout\ $end
$var wire 1 f' \port_map_banco_de_registradores|ALT_INV_registradores~195_combout\ $end
$var wire 1 g' \port_map_banco_de_registradores|ALT_INV_registradores~52_q\ $end
$var wire 1 h' \port_map_banco_de_registradores|ALT_INV_registradores~36_q\ $end
$var wire 1 i' \port_map_ula|OP2|RESULTADO|ALT_INV_C~12_combout\ $end
$var wire 1 j' \port_map_ula|OP1|ALT_INV_C~19_combout\ $end
$var wire 1 k' \port_map_banco_de_registradores|ALT_INV_registradores~194_combout\ $end
$var wire 1 l' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[14]~12_combout\ $end
$var wire 1 m' \port_map_banco_de_registradores|ALT_INV_registradores~193_combout\ $end
$var wire 1 n' \port_map_banco_de_registradores|ALT_INV_registradores~51_q\ $end
$var wire 1 o' \port_map_banco_de_registradores|ALT_INV_registradores~35_q\ $end
$var wire 1 p' \port_map_ula|ALT_INV_Mux6~0_combout\ $end
$var wire 1 q' \port_map_ula|OP1|ALT_INV_C~18_combout\ $end
$var wire 1 r' \port_map_banco_de_registradores|ALT_INV_registradores~192_combout\ $end
$var wire 1 s' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[13]~11_combout\ $end
$var wire 1 t' \port_map_banco_de_registradores|ALT_INV_registradores~191_combout\ $end
$var wire 1 u' \port_map_banco_de_registradores|ALT_INV_registradores~50_q\ $end
$var wire 1 v' \port_map_banco_de_registradores|ALT_INV_registradores~34_q\ $end
$var wire 1 w' \port_map_ula|OP2|RESULTADO|ALT_INV_C~11_combout\ $end
$var wire 1 x' \port_map_ula|OP2|RESULTADO|ALT_INV_C~10_combout\ $end
$var wire 1 y' \port_map_ula|OP1|ALT_INV_C~17_combout\ $end
$var wire 1 z' \port_map_banco_de_registradores|ALT_INV_registradores~190_combout\ $end
$var wire 1 {' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[12]~10_combout\ $end
$var wire 1 |' \port_map_banco_de_registradores|ALT_INV_registradores~189_combout\ $end
$var wire 1 }' \port_map_banco_de_registradores|ALT_INV_registradores~49_q\ $end
$var wire 1 ~' \port_map_banco_de_registradores|ALT_INV_registradores~33_q\ $end
$var wire 1 !( \port_map_ula|OP1|ALT_INV_C~16_combout\ $end
$var wire 1 "( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[11]~9_combout\ $end
$var wire 1 #( \port_map_ula|OP1|ALT_INV_C~15_combout\ $end
$var wire 1 $( \port_map_banco_de_registradores|ALT_INV_registradores~188_combout\ $end
$var wire 1 %( \port_map_banco_de_registradores|ALT_INV_registradores~187_combout\ $end
$var wire 1 &( \port_map_banco_de_registradores|ALT_INV_registradores~48_q\ $end
$var wire 1 '( \port_map_banco_de_registradores|ALT_INV_registradores~32_q\ $end
$var wire 1 (( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[10]~8_combout\ $end
$var wire 1 )( \port_map_ula|OP1|ALT_INV_C~14_combout\ $end
$var wire 1 *( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[9]~7_combout\ $end
$var wire 1 +( \port_map_ula|OP2|RESULTADO|ALT_INV_C~9_combout\ $end
$var wire 1 ,( \port_map_ula|OP2|RESULTADO|ALT_INV_C~8_combout\ $end
$var wire 1 -( \port_map_ula|OP2|RESULTADO|ALT_INV_C~7_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0T!
0U!
1V!
xW!
1X!
1Y!
1Z!
1[!
1\!
1]!
0^!
0A"
x*$
0+$
0,$
1-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
1^$
1_$
1`$
1a$
1b$
0c$
0d$
0e$
1f$
0g$
0h$
1i$
0j$
1k$
1l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
1$%
0%%
0&%
1'%
0(%
0)%
0*%
0+%
0,%
0-%
1.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
1C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
1U%
0V%
0W%
0X%
0Y%
0Z%
0[%
1\%
0]%
1^%
0_%
0`%
1a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1r%
1s%
1t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
0q&
1r&
1s&
1t&
1u&
1v&
0w&
1x&
1y&
0z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
0)'
0*'
1+'
1,'
0-'
1.'
1/'
10'
11'
12'
13'
04'
15'
16'
17'
18'
09'
1:'
1;'
1<'
1='
0>'
0?'
1@'
0A'
0B'
0P'
0Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
0w'
0x'
1y'
1z'
1{'
1|'
1}'
1~'
0!(
1"(
1#(
1$(
1%(
1&(
1'(
1((
0)(
1*(
0+(
0,(
1-(
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
1S!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0R
0S
0T
1U
0j
0k
0l
0m
0n
0o
0p
0q
0f
0g
1h
1i
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
1e
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
13#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
1C'
1D'
1E'
1F'
xG'
xH'
1I'
xJ'
1K'
xL'
1M'
1N'
1O'
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
1[#
1\#
1]#
1^#
1_#
$end
#10000
1!
1^!
1+$
1,$
1P&
1.$
1[$
1c$
07'
0<'
0a'
0O'
0-$
1/$
1Y$
0b$
1A'
0@'
0^#
0\#
1n!
10$
0f$
0k$
1#!
1*'
14'
0/"
0p"
0"#
1,"
1("
1i"
1m"
1}"
1y"
0i$
0B!
1?!
1;!
0h
0P
1M
1I
1m
1q
0Z#
0?"
02#
0R!
0d
#20000
0!
0^!
0+$
0,$
#30000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
1Z$
0;'
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
0Y$
1g$
1h$
1\$
1]$
0:'
08'
0='
03'
1@'
1m!
0n!
14$
10$
03$
1r$
1#%
1t$
1z$
1(%
0.%
19%
0C%
1L%
0U%
1b%
1j%
1u%
1}%
1'&
1.&
0a$
1i$
1k$
0q$
0#!
1"!
04$
1-'
0*'
1Q'
1P'
0i&
1q&
0{&
0,'
0[#
1Z#
1Y#
1X#
1W#
1U#
1S#
1Q#
1P#
1O#
1N#
1M#
1L#
1a"
1Q"
1#"
1d"
1P"
0,"
0("
0i"
0m"
0}"
0y"
0t$
0z$
0$%
14%
1/%
11%
1:%
1<%
1D%
1M%
1O%
1V%
0l$
1A
11
10
0?!
0;!
16!
1T
0m
0q
0M
0I
1)'
0k&
1z&
0Y#
0X#
1V#
1T#
1R#
1?"
12#
0@"
03#
11"
1$#
12"
1%#
13"
1&#
14"
1'#
15"
1(#
16"
1)#
18"
1+#
1:"
1-#
1<"
1/#
1="
10#
1>"
11#
19"
1,#
17"
1*#
0(%
1.%
09%
1C%
1K%
1]%
0S!
1R!
1Q!
1P!
1O!
1M!
1K!
1I!
1H!
1G!
1F!
1E!
1D!
0e
1d
1c
1b
1a
1_
1]
1[
1Z
1Y
1X
1W
1V
0-(
0^&
0P'
1i&
0q&
1L!
1J!
1^
1\
0W#
0U#
1;"
1.#
0="
00#
0>"
01#
0/%
01%
0:%
0<%
0D%
0L%
1U%
0^%
0t%
0Q!
0P!
1N!
0c
0b
1`
1w'
1+(
0Q'
0V#
0T#
0S#
0:"
0-#
0<"
0/#
09"
0,#
0M%
0O%
0V%
0b%
0j%
0u%
1|%
1&&
0O!
0M!
0a
0_
0i'
0p'
0L!
0^
0R#
0Q#
0P#
0O#
08"
0+#
0;"
0.#
07"
0*#
0}%
0'&
0.&
1?&
0N!
0K!
0`
0]
0b'
0J!
0\
0N#
0M#
0L#
04"
0'#
05"
0(#
06"
0)#
1@&
0I!
0H!
0G!
0[
0Z
0Y
01"
0$#
02"
0%#
03"
0&#
0F!
0E!
0D!
0X
0W
0V
1A"
1T!
#40000
0!
0^!
0+$
0,$
#50000
1!
1^!
1+$
1,$
1P&
1.$
0[$
1<'
0a'
0O'
0-$
1/$
0^$
0\$
18'
1?'
1n!
00$
13$
0_$
1a$
0i$
1l$
1q$
1#!
14$
0-'
0)'
1>'
1[#
0Z#
0Q"
01
0?"
02#
1@"
13#
0$"
0e"
1S!
0R!
1e
0d
07!
0U
#60000
0!
0^!
0+$
0,$
#70000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
1[$
0c$
17'
0<'
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
0h$
1b$
04$
16$
0X$
1\$
0]$
0g$
13'
1:'
08'
1B'
0A'
1='
0_#
1^#
0]#
1\#
1l!
0m!
0n!
17$
14$
06$
00$
0@&
1]$
0b$
0a$
0l$
0`$
0q$
1i$
0k$
0r$
0#%
0#!
0"!
1!!
07$
1{&
1,'
1*'
1-'
19'
1)'
1A'
0:'
0^#
0\#
0[#
1Z#
0P"
0a"
1Q"
00"
0q"
0##
1/"
1p"
1"#
0#"
0d"
1`$
1a$
0i$
1r$
1#%
1l$
1t$
1$%
04%
11
00
0A
0C!
1B!
06!
0i
1h
0Q
1P
0T
1k&
0z&
0)'
0{&
0,'
09'
1[#
0Z#
1Y#
1?"
12#
0@"
03#
0/"
0p"
0"#
1a"
0A"
0a$
1i$
0$%
14%
0t$
0K%
0]%
0S!
1R!
0e
1d
0B!
0h
0P
1A
0T!
1-(
1^&
0k&
1z&
0[#
1Z#
0Y#
1>"
11#
0?"
02#
1@"
13#
1K%
1]%
1^%
1t%
1S!
0R!
1Q!
1e
0d
1c
0w'
0+(
0-(
0^&
0>"
01#
1?"
12#
0@"
03#
0^%
0t%
0|%
0&&
0S!
1R!
0Q!
0e
1d
0c
1i'
1p'
1w'
1+(
1|%
1&&
0?&
1b'
0i'
0p'
1?&
0b'
#80000
0!
0^!
0+$
0,$
#90000
1!
1^!
1+$
1,$
1P&
1.$
0[$
1c$
07'
1<'
0a'
0O'
0-$
1/$
0\$
0]$
1e$
1g$
03'
05'
1:'
18'
1n!
10$
1a$
0`$
1f$
1j$
1#!
0+'
04'
19'
1[#
1P"
1`"
0a"
0Q"
0a$
0i$
0l$
01
10
0A
1@
1)'
0[#
0Z#
1@"
13#
1t$
1S!
1e
1Y#
0?"
02#
0@"
03#
0S!
0R!
0e
0d
1>"
11#
1Q!
1c
#100000
0!
0^!
0+$
0,$
#110000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0c$
1n$
02'
17'
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
0e$
0g$
1o$
1s$
0.'
00'
13'
15'
1m!
0n!
04$
16$
10$
03$
0f$
1i$
0j$
0r$
1p$
0t$
1z$
0#!
1"!
14$
06$
17$
0/'
1,'
1+'
14'
1Z#
0Y#
1X#
1O"
1_"
0P"
0`"
0i$
1r$
1l$
1t$
07$
00
1/
0@
1?
0)'
0,'
0Z#
1Y#
1="
10#
0>"
01#
1?"
12#
0t$
1R!
0Q!
1P!
1d
0c
1b
0Y#
1>"
11#
0?"
02#
0R!
1Q!
0d
1c
0>"
01#
0Q!
0c
#120000
0!
0^!
0+$
0,$
#130000
1!
1^!
1+$
1,$
1P&
1.$
0n$
1v$
0('
12'
0a'
0O'
0-$
1/$
0o$
0s$
1w$
1x$
0&'
0%'
1.'
10'
1n!
00$
13$
0p$
1t$
0z$
0#%
1%%
1#!
04$
16$
0y&
1{&
1/'
1Y#
0X#
1^"
1N"
0O"
0_"
0t$
1#%
1$%
04%
0'%
17$
0?
1>
0/
1.
1w&
1k&
0z&
0{&
0Y#
0="
00#
1>"
11#
0$%
14%
0K%
0]%
1(%
1Q!
0P!
1c
0b
1-(
1^&
0k&
1z&
1W#
0>"
01#
1K%
1]%
1^%
1t%
0Q!
0c
0w'
0+(
0-(
0^&
1<"
1/#
0^%
0t%
0|%
0&&
1O!
1a
1i'
1p'
1w'
1+(
1|%
1&&
0?&
1b'
0i'
0p'
1?&
0b'
#140000
0!
0^!
0+$
0,$
#150000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
15$
1M&
0v$
1{$
0#'
1('
0^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
07$
18$
0w$
0x$
1}$
1~$
0!'
0}&
1&'
1%'
1k!
0l!
0m!
0n!
19$
17$
08$
04$
00$
0%%
0(%
0.%
1!%
0#!
0"!
0!!
1~
09$
0~&
1q&
1y&
0W#
1]"
1M"
0^"
0N"
1'%
1/%
1(%
0>
1=
0.
1-
0w&
1W#
1V#
0<"
0/#
0(%
0O!
0a
0W#
1<"
1/#
1;"
1.#
1O!
1N!
1a
1`
0<"
0/#
0O!
0a
#160000
0!
0^!
0+$
0,$
#170000
1!
1^!
1+$
1,$
1P&
1.$
0{$
1)%
0v&
1#'
0a'
0O'
0-$
1/$
0}$
0~$
1+%
1-%
0r&
0t&
1!'
1}&
1n!
10$
1(%
1.%
0!%
1,%
0/%
1#!
0s&
1~&
0q&
1W#
0V#
1L"
1\"
0]"
0M"
0(%
15%
0-
1,
0=
1<
0j&
0W#
0;"
0.#
1<"
1/#
19%
1O!
0N!
1a
0`
0i&
1U#
0<"
0/#
11%
0O!
0a
1:"
1-#
1M!
1_
#180000
0!
0^!
0+$
0,$
#190000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0)%
12%
16%
0p&
0U'
1v&
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
0+%
0-%
13%
17%
0n&
0l&
1r&
1t&
1m!
0n!
14$
10$
03$
0,%
1/%
04%
05%
09%
0C%
18%
0#!
1"!
04$
0m&
1P'
1i&
1j&
1k&
1s&
1V#
0U#
1["
1K"
0L"
0\"
0/%
14%
01%
1:%
1<%
1D%
0K%
0]%
0<
1;
0,
1+
1-(
1^&
0k&
0V#
1T#
0:"
0-#
1;"
1.#
19"
1,#
1K%
1]%
1^%
1t%
1N!
0M!
1`
0_
0w'
0+(
0-(
0^&
1L!
1^
0;"
0.#
0^%
0t%
0|%
0&&
0N!
0`
1i'
1p'
1w'
1+(
1|%
1&&
0?&
1b'
0i'
0p'
1?&
0b'
#200000
0!
0^!
0+$
0,$
#210000
1!
1^!
1+$
1,$
1P&
1.$
02%
06%
1=%
1@%
0h&
0T'
1p&
1U'
0a'
0O'
0-$
1/$
03%
07%
1>%
1A%
0f&
0d&
1n&
1l&
1n!
00$
13$
19%
08%
1B%
1#!
14$
0e&
1m&
0i&
1U#
1Z"
1J"
0["
0K"
11%
09%
1C%
1J%
0;
1:
0+
1*
0]&
0P'
1i&
0U#
1:"
1-#
01%
0:%
0<%
0D%
1L%
1M!
1_
0T#
1S#
0:"
0-#
09"
0,#
0M!
0_
0L!
0^
18"
1+#
1K!
1]
#220000
0!
0^!
0+$
0,$
#230000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
0=%
0@%
1F%
0c&
1h&
1T'
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
04$
16$
0>%
0A%
1G%
1H%
0`&
0a&
1f&
1d&
1l!
0m!
0n!
07$
18$
14$
06$
00$
0C%
0J%
0K%
0]%
0B%
0U%
1`%
0#!
0"!
1!!
17$
08$
19$
0W&
1Q'
1e&
1-(
1^&
1]&
1P'
1I"
1Y"
0Z"
0J"
1:%
1<%
1D%
0L%
1^%
1t%
1C%
1K%
1]%
1M%
1O%
1V%
09$
0*
1)
0:
19
0-(
0^&
0P'
0w'
0+(
1T#
0S#
1R#
19"
1,#
17"
1*#
0|%
0&&
0:%
0<%
0D%
0^%
0t%
1w'
1+(
1i'
1p'
1L!
1J!
1^
1\
0T#
08"
0+#
09"
0,#
0?&
1|%
1&&
0K!
0]
0i'
0p'
1b'
0L!
0^
1?&
0b'
#240000
0!
0^!
0+$
0,$
#250000
1!
1^!
1+$
1,$
1P&
1.$
0F%
1N%
0\&
1c&
0a'
0O'
0-$
1/$
0G%
0H%
1Q%
1R%
0Y&
0Z&
1`&
1a&
1n!
10$
1U%
0`%
1_%
0a%
1#!
1)(
0*(
1W&
0Q'
1H"
1X"
0I"
0Y"
0M%
0O%
0V%
1b%
0)
1(
09
18
0R#
1Q#
07"
0*#
0J!
0\
16"
1)#
1I!
1[
#260000
0!
0^!
0+$
0,$
#270000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0N%
1X%
0U&
1\&
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
0Q%
0R%
1Y%
1Z%
0R&
0S&
1Y&
1Z&
1m!
0n!
04$
16$
10$
03$
0_%
1a%
1i%
1j%
0#!
1"!
14$
06$
07$
18$
0((
0)(
1*(
1P#
1G"
1W"
0H"
0X"
0b%
0r%
19$
17$
08$
0(
1'
08
17
1!(
0Q#
15"
1(#
09$
1H!
1Z
06"
0)#
0I!
0[
#280000
0!
0^!
0+$
0,$
#290000
1!
1^!
1+$
1,$
1P&
1.$
0X%
1d%
0'(
1U&
0a'
0O'
0-$
1/$
0Y%
0Z%
1e%
1g%
0%(
0$(
1R&
1S&
1n!
00$
13$
0i%
0j%
1r%
1u%
1k%
1#!
04$
16$
0"(
0!(
1((
0P#
1O#
1V"
1F"
0G"
0W"
07$
18$
07
16
0'
1&
14"
1'#
05"
0(#
19$
0H!
1G!
0Z
1Y
#300000
0!
0^!
0+$
0,$
#310000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
05$
0M&
1:$
1L&
0d%
1l%
0~'
1'(
0K'
0]'
1^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
17$
08$
1^$
09$
1<$
0e%
0g%
1n%
1o%
0|'
0z'
1%(
1$(
0?'
1j!
0k!
0l!
0m!
0n!
1=$
19$
0<$
07$
04$
00$
0u%
0k%
1q%
1p%
0#!
0"!
0!!
0~
1}
0=$
0{'
0y'
1"(
0O#
1U"
1E"
0V"
0F"
1u%
0q%
1{%
06
15
0&
1%
0q'
1y'
1O#
04"
0'#
0u%
1}%
0G!
0Y
0O#
1N#
14"
1'#
1G!
1Y
13"
1&#
04"
0'#
0G!
1F!
0Y
1X
#320000
0!
0^!
0+$
0,$
#330000
1!
1^!
1+$
1,$
1P&
1.$
0l%
1v%
0v'
1~'
0a'
0O'
0-$
1/$
0n%
0o%
1x%
1y%
0t'
0r'
1|'
1z'
1n!
10$
1q%
0{%
0|%
0p%
0}%
1'&
1z%
1#!
0s'
1{'
1p'
1q'
0y'
0N#
1M#
1T"
1D"
0U"
0E"
1u%
0q%
1|%
05
14
0%
1$
0p'
1y'
1O#
12"
1%#
03"
0&#
0u%
0F!
1E!
0X
1W
0O#
14"
1'#
1G!
1Y
04"
0'#
0G!
0Y
#340000
0!
0^!
0+$
0,$
#350000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0v%
1!&
0o'
1v'
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
0x%
0y%
1"&
1#&
0m'
0k'
1t'
1r'
1m!
0n!
14$
10$
03$
1}%
0&&
0'&
0z%
1%&
1$&
0#!
1"!
04$
0l'
0j'
1s'
1i'
1N#
0M#
1S"
1C"
0T"
0D"
0}%
1&&
1'&
0%&
1-&
0?&
04
13
0$
1#
1b'
0c'
1j'
0i'
0N#
1M#
02"
0%#
13"
1&#
1?&
0'&
1.&
1F!
0E!
1X
0W
0b'
0M#
1L#
12"
1%#
03"
0&#
0F!
1E!
0X
1W
11"
1$#
02"
0%#
0E!
1D!
0W
1V
#360000
0!
0^!
0+$
0,$
#370000
1!
1^!
1+$
1,$
1P&
1.$
0!&
1)&
0h'
1o'
0a'
0O'
0-$
1/$
0^$
0"&
0#&
1*&
1+&
0e'
0f'
1m'
1k'
1?'
1n!
00$
13$
1%&
0-&
0?&
0$&
1@&
1#!
14$
1l'
1b'
1c'
0j'
1B"
1R"
0S"
0C"
1'&
0%&
0.&
1?&
0#
1"
03
12
0b'
1j'
1M#
0L#
1A"
0'&
1T!
0M#
01"
0$#
12"
1%#
1E!
0D!
1W
0V
02"
0%#
0E!
0W
#380000
0!
0^!
0+$
0,$
#390000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
0)&
1h'
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
04$
16$
0*&
0+&
1e'
1f'
1l!
0m!
0n!
17$
14$
06$
00$
0@&
0#!
0"!
1!!
07$
0B"
0R"
0"
02
0A"
0T!
#400000
0!
0^!
0+$
0,$
#410000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#420000
0!
0^!
0+$
0,$
#430000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
04$
16$
10$
03$
0#!
1"!
14$
06$
17$
07$
#440000
0!
0^!
0+$
0,$
#450000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
04$
16$
17$
#460000
0!
0^!
0+$
0,$
#470000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
15$
1M&
0^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
07$
18$
1k!
0l!
0m!
0n!
09$
1<$
17$
08$
04$
00$
0#!
0"!
0!!
1~
19$
0<$
1=$
0=$
#480000
0!
0^!
0+$
0,$
#490000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#500000
0!
0^!
0+$
0,$
#510000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
14$
10$
03$
0#!
1"!
04$
#520000
0!
0^!
0+$
0,$
#530000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
14$
#540000
0!
0^!
0+$
0,$
#550000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
04$
16$
1l!
0m!
0n!
07$
18$
14$
06$
00$
0#!
0"!
1!!
17$
08$
09$
1<$
1=$
19$
0<$
0=$
#560000
0!
0^!
0+$
0,$
#570000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#580000
0!
0^!
0+$
0,$
#590000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
04$
16$
10$
03$
0#!
1"!
14$
06$
07$
18$
09$
1<$
17$
08$
19$
0<$
1=$
0=$
#600000
0!
0^!
0+$
0,$
#610000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
04$
16$
07$
18$
09$
1<$
1=$
#620000
0!
0^!
0+$
0,$
#630000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
05$
0M&
0:$
1;$
1K&
0L&
1K'
0\'
1]'
1^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
17$
08$
1^$
19$
0<$
0=$
1?$
0?'
1i!
0j!
0k!
0l!
0m!
0n!
1@$
1=$
0?$
09$
07$
04$
00$
0#!
0"!
0!!
0~
0}
1|
0@$
#640000
0!
0^!
0+$
0,$
#650000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#660000
0!
0^!
0+$
0,$
#670000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
14$
10$
03$
0#!
1"!
04$
#680000
0!
0^!
0+$
0,$
#690000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
0^$
1?'
1n!
00$
13$
1#!
14$
#700000
0!
0^!
0+$
0,$
#710000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
04$
16$
1l!
0m!
0n!
17$
14$
06$
00$
0#!
0"!
1!!
07$
#720000
0!
0^!
0+$
0,$
#730000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#740000
0!
0^!
0+$
0,$
#750000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
04$
16$
10$
03$
0#!
1"!
14$
06$
17$
07$
#760000
0!
0^!
0+$
0,$
#770000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
04$
16$
17$
#780000
0!
0^!
0+$
0,$
#790000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
15$
1M&
0^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
07$
18$
1k!
0l!
0m!
0n!
19$
17$
08$
04$
00$
0#!
0"!
0!!
1~
09$
#800000
0!
0^!
0+$
0,$
#810000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#820000
0!
0^!
0+$
0,$
#830000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
14$
10$
03$
0#!
1"!
04$
#840000
0!
0^!
0+$
0,$
#850000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
14$
#860000
0!
0^!
0+$
0,$
#870000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
12$
1N&
0M'
0_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
04$
16$
1l!
0m!
0n!
07$
18$
14$
06$
00$
0#!
0"!
1!!
17$
08$
19$
09$
#880000
0!
0^!
0+$
0,$
#890000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#900000
0!
0^!
0+$
0,$
#910000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
04$
16$
10$
03$
0#!
1"!
14$
06$
07$
18$
19$
17$
08$
09$
#920000
0!
0^!
0+$
0,$
#930000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
00$
13$
1#!
04$
16$
07$
18$
19$
#940000
0!
0^!
0+$
0,$
#950000
1!
1^!
1+$
1,$
0P&
0.$
0O&
01$
02$
0N&
05$
0M&
1:$
1L&
0K'
0]'
1^'
1M'
1_'
1`'
1N'
1a'
1O'
1-$
0/$
10$
03$
14$
06$
17$
08$
1^$
09$
1<$
0?'
1j!
0k!
0l!
0m!
0n!
0=$
1?$
19$
0<$
07$
04$
00$
0#!
0"!
0!!
0~
1}
1=$
0?$
1@$
0@$
#960000
0!
0^!
0+$
0,$
#970000
1!
1^!
1+$
1,$
1P&
1.$
0a'
0O'
0-$
1/$
1n!
10$
1#!
#980000
0!
0^!
0+$
0,$
#990000
1!
1^!
1+$
1,$
0P&
0.$
1O&
11$
0`'
0N'
1a'
1O'
1-$
0/$
00$
13$
1m!
0n!
14$
10$
03$
0#!
1"!
04$
#1000000
