@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1:1:1:2|Tristate driver ALU_DATA_BUSX (in view: work.core(verilog)) on net ALU_DATA_BUSX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1:1:1:2|Tristate driver ALU_REGA_DINX (in view: work.core(verilog)) on net ALU_REGA_DINX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":68:7:68:14|Tristate driver WR0N_BUF (in view: work.mcu(verilog)) on net WR0N_BUF (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":69:7:69:14|Tristate driver WR1N_BUF (in view: work.mcu(verilog)) on net WR1N_BUF (in view: work.mcu(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":74:0:74:5|Removing sequential instance DBUS_OEN (in view: work.busController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\mcuresources\source\mcuresources.v":83:4:83:10|Removing instance ROMInst (in view: work.mcuResources(verilog)) of type view:work.rom(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\mcuresources\source\mcuresources.v":88:4:88:10|Removing instance RAMInst (in view: work.mcuResources(verilog)) of type view:work.RAM(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":49:2:49:3|Removing sequential instance DOUT_1[8:0] (in view: work.interruptMaskRegister(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":74:0:74:5|Removing sequential instance DOUT[15:0] (in view: work.UART(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1257:12:1257:15|Removing sequential instance FF_0 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1251:12:1251:15|Removing sequential instance FF_1 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1247:12:1247:15|Removing sequential instance FF_2 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":59:0:59:5|Removing sequential instance PRI_REG[2:0] (in view: work.interruptMaskRegister(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptmaskregister.v":59:0:59:5|Removing sequential instance INTS_REG[7:1] (in view: work.interruptMaskRegister(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1243:12:1243:15|Removing sequential instance FF_3 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1239:12:1239:15|Removing sequential instance FF_4 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\ram\source\ram.v":1235:12:1235:15|Removing sequential instance FF_5 (in view: work.RAM(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[0] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[1] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[2] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[3] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[4] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[5] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[6] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":37:2:37:7|Removing sequential instance r_RX_Byte[7] (in view: work.UART_RX(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":74:0:74:5|Removing sequential instance STATUS[2:0] (in view: work.UART(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":74:0:74:5|Removing sequential instance RX_CLK_DIV[15:0] (in view: work.UART(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":51:8:51:17|Removing instance uartRXInst (in view: work.UART(verilog)) of type view:work.UART_RX(verilog) because it does not drive other instances.
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|Removing sequential instance o_TX_Done (in view: work.UART_TX(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
