// Seed: 3578796549
module module_0 (
    output tri1  id_0
    , id_6,
    output tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  uwire id_4
);
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wand id_3,
    input  wand id_4,
    output tri1 id_5
);
  always @(id_4 or posedge -1) begin : LABEL_0
    deassign id_5;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = -1;
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    inout wire id_9,
    input supply1 id_10,
    output wor id_11,
    input wand id_12
    , id_25,
    input tri0 id_13,
    input wand id_14
    , id_26,
    output supply1 id_15,
    input tri id_16,
    output tri id_17
    , id_27,
    output tri1 id_18,
    output wand id_19,
    output supply0 id_20,
    input wire id_21,
    input tri0 id_22,
    input wire id_23
);
  logic id_28;
  module_0 modCall_1 (
      id_19,
      id_20,
      id_4,
      id_18,
      id_6
  );
endmodule
