# netFPGA_verilog

This codes are done as a part of lab at RWTH related to netFPGA router. Basically, a project is done for the statistic calculation of traffic flow inside the router. This has been done in "Verilog".

Moh Jafari, is also a contributor of this work.

