$comment
	File created using the following command:
		vcd file MagnitudeComparator8Bit.msim.vcd -direction
$end
$date
	Sun Dec 04 20:58:00 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MagnitudeComparator8Bit_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var wire 1 1 AeqB $end
$var wire 1 2 AgtB $end
$var wire 1 3 AltB $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; AgtB~output_o $end
$var wire 1 < AeqB~output_o $end
$var wire 1 = AltB~output_o $end
$var wire 1 > A2~input_o $end
$var wire 1 ? A3~input_o $end
$var wire 1 @ B4~input_o $end
$var wire 1 A A4~input_o $end
$var wire 1 B B3~input_o $end
$var wire 1 C C4|out_eq~0_combout $end
$var wire 1 D B2~input_o $end
$var wire 1 E A1~input_o $end
$var wire 1 F B1~input_o $end
$var wire 1 G B0~input_o $end
$var wire 1 H A0~input_o $end
$var wire 1 I C2|out_lt~0_combout $end
$var wire 1 J C4|out_eq~combout $end
$var wire 1 K C7|out_gt~0_combout $end
$var wire 1 L C7|out_gt~1_combout $end
$var wire 1 M C7|out_gt~2_combout $end
$var wire 1 N B6~input_o $end
$var wire 1 O A6~input_o $end
$var wire 1 P B5~input_o $end
$var wire 1 Q A5~input_o $end
$var wire 1 R C7|out_gt~4_combout $end
$var wire 1 S B7~input_o $end
$var wire 1 T A7~input_o $end
$var wire 1 U C7|out_gt~3_combout $end
$var wire 1 V C7|out_gt~5_combout $end
$var wire 1 W C7|out_gt~6_combout $end
$var wire 1 X C7|out_eq~combout $end
$var wire 1 Y C7|out_lt~1_combout $end
$var wire 1 Z C7|out_lt~2_combout $end
$var wire 1 [ C7|out_lt~3_combout $end
$var wire 1 \ C7|out_lt~4_combout $end
$var wire 1 ] C7|out_lt~0_combout $end
$var wire 1 ^ C7|out_lt~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
11
02
03
x4
05
16
x7
18
19
1:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
$end
#60000
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
1H
1E
1>
1?
1A
1Q
1O
1T
1G
1F
1D
1B
1@
1P
1N
1S
04
#180000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
0H
0E
0>
0?
0A
0Q
0O
0T
0G
0F
0D
0B
0@
0P
0N
0S
14
#300000
1)
1,
1.
1/
1G
1B
1P
1N
04
1]
0I
1Y
1C
1[
0R
1J
1\
1X
1^
0<
1=
01
13
#340000
1"
1&
1'
1E
1Q
1O
14
0[
1R
0\
#400000
1!
1%
0&
0'
1H
1A
0Q
0O
04
0]
1K
1[
0R
1\
0^
1W
0=
1;
03
12
#520000
1$
0"
0%
1&
1'
1?
0E
0A
1Q
1O
14
0Y
0C
0K
1I
0[
1R
0J
0\
0W
0X
0;
02
1<
11
#640000
1#
0!
0$
1"
0'
1>
0H
0?
1E
0O
04
1M
1J
1]
0I
1Y
1C
1[
0R
1X
0M
1\
1W
1^
0<
1;
1=
01
12
13
0W
0;
02
#720000
0)
0,
0.
0/
0G
0B
0P
0N
14
0]
1K
0Y
0C
0[
1U
0\
1V
0^
1W
0=
1;
03
12
#760000
0&
0#
0"
0Q
0>
0E
04
0U
1R
0K
1I
0V
0J
0W
0X
0;
02
1<
11
#1000000
