m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Dan/Desktop/UC Davis Stuff/EEC181/lab2/lab2_3/Simulation
vDE1_SOC_D8M_LB_RTL
!s110 1652926002
!i10b 1
!s100 D`>E^FA8JQ<6OW<:kCUC<0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
I2?^a4bDL=l]ik<4U58j4T0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Dan/Desktop/Senior Design Project/test
w1652919068
8C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v
FC:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v
!i122 22
L0 7 327
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1652926002.000000
!s107 C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@d@e1_@s@o@c_@d8@m_@l@b_@r@t@l
vdiv_step
Z6 !s110 1653092229
!i10b 1
!s100 >^FA1UeG[Q9z@DO^KoLDM2
R0
I<7<4gFXOa4^?XH5CIKh0C2
R1
R2
Z7 w1653090251
Z8 8C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v
Z9 FC:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v
!i122 62
L0 21 19
R3
r1
!s85 0
31
Z10 !s108 1653092229.000000
Z11 !s107 C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/divide.v|
!i113 1
R4
R5
vdivide
R6
!i10b 1
!s100 j[IY6OWI4dbjo0<0Q9f1I2
R0
I@=RkN@IhLGAJ]5JSJO2d:2
R1
R2
R7
R8
R9
!i122 62
L0 1 19
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R5
vhsv_rgb
R6
!i10b 1
!s100 CNc1ZU6[QKIE9RZ>O<BXL0
R0
IFCA==`AJ@zeEMNSS8]mHC1
R1
R2
w1653090273
8C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/hsv_rgb.v
FC:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/hsv_rgb.v
!i122 59
L0 1 75
R3
r1
!s85 0
31
R10
!s107 C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/hsv_rgb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/hsv_rgb.v|
!i113 1
R4
R5
vmod360
R6
!i10b 1
!s100 6XeOB?n^zKhH9f;:K`>Y;1
R0
I2HiNM;gVCM5ZP:J1ic>dG3
R1
R2
w1653092215
8C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/mod360.v
FC:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/mod360.v
!i122 63
L0 1 18
R3
r1
!s85 0
31
R10
!s107 C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/mod360.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/mod360.v|
!i113 1
R4
R5
vowo
R6
!i10b 1
!s100 ;Cc5kkB5NUhHjO5P65GNJ0
R0
IF`8gzZNAz4X_7U_VbHAY]0
R1
R2
w1653091110
8C:/Users/Dan/Desktop/Senior Design Project/test/test.v
FC:/Users/Dan/Desktop/Senior Design Project/test/test.v
!i122 61
L0 1 23
R3
r1
!s85 0
31
R10
!s107 C:/Users/Dan/Desktop/Senior Design Project/test/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/test/test.v|
!i113 1
R4
R5
vrgb_hsv
R6
!i10b 1
!s100 :DMfe:^TOREH7OV:IF^3b1
R0
IWPKT@J^>8mbPf2Il5m1Y[1
R1
R2
Z13 w1653091989
Z14 8C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v
Z15 FC:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v
!i122 60
L0 1 89
R3
r1
!s85 0
31
R10
Z16 !s107 C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rgb_hsv.v|
!i113 1
R4
R5
vrgb_hue
R6
!i10b 1
!s100 IKD[6^TQ3@<BiNZVC<H<E0
R0
IGHkFPkI12KC20@9a`ORMz3
R1
R2
R13
R14
R15
!i122 60
L0 91 36
R3
r1
!s85 0
31
R10
R16
R17
!i113 1
R4
R5
