#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' 'sys_defs.vh' 'testbench/testbench.v' 'testbench/mem.v' 'testbench/pipe_print.c' 'synth/pipeline.vg' '/afs/umich.edu/class/eecs470/lib/verilog/lec25dscc25.v' '-o' 'syn_simv' 2>&1
