// Seed: 1576798708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wire id_14,
    output wire id_15,
    input wor id_16
    , id_42,
    input supply1 id_17,
    output wor id_18,
    input tri id_19,
    input tri0 id_20,
    input tri id_21,
    output wire id_22,
    input tri0 id_23,
    input supply1 id_24,
    input wand id_25,
    output uwire id_26,
    output supply0 id_27,
    input uwire id_28,
    output wire id_29,
    output tri id_30,
    input uwire id_31,
    input wire id_32,
    output wor id_33,
    output uwire id_34,
    input wor id_35,
    output wor id_36,
    input wand id_37,
    input uwire id_38,
    input tri0 id_39,
    input tri0 id_40
);
  assign id_42 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42
  );
endmodule
