# SETTINGS ./simusched ej7/lote7.tsk 6 1 2 SchedRR 10 10 5 5 10 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 0 -1 4
CPU 0 -1 5
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 1 -1 4
CPU 1 -1 5
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
CPU 2 -1 4
CPU 2 -1 5
LOAD 3  2
BLOCK 3  0
BLOCK 3  1
# CONTEXT CPU 0 3
CPU 3 -1 1
CPU 3 -1 2
CPU 3 -1 3
CPU 3 -1 4
CPU 3 -1 5
UNBLOCK 4  0
UNBLOCK 4  1
CPU 4  2 0
# CONTEXT CPU 1 4
# CONTEXT CPU 2 4
CPU 4 -1 3
CPU 4 -1 4
CPU 4 -1 5
LOAD 5  3
CPU 5  2 0
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
# CONTEXT CPU 3 5
CPU 5 -1 4
CPU 5 -1 5
CPU 6  2 0
# CONTEXT CPU 1 6
# CONTEXT CPU 2 6
CPU 6  3 3
CPU 6 -1 4
CPU 6 -1 5
LOAD 7  4
CPU 7  2 0
CPU 7  0 1
CPU 7  1 2
CPU 7  3 3
# CONTEXT CPU 4 7
CPU 7 -1 5
BLOCK 8  3
CPU 8  2 0
CPU 8  0 1
CPU 8  1 2
CPU 8 -1 3
CPU 8  4 4
CPU 8 -1 5
UNBLOCK 9  3
CPU 9  2 0
CPU 9  0 1
CPU 9  1 2
# CONTEXT CPU 3 9
CPU 9  4 4
CPU 9 -1 5
LOAD 10  5
BLOCK 10  4
CPU 10  2 0
CPU 10  0 1
CPU 10  1 2
CPU 10  3 3
# CONTEXT CPU 4 10
CPU 10 -1 5
BLOCK 11  0
BLOCK 11  1
UNBLOCK 11  4
CPU 11  2 0
# CONTEXT CPU 1 11
CPU 11 -1 2
CPU 11  3 3
CPU 11  5 4
CPU 11 -1 5
UNBLOCK 12  0
UNBLOCK 12  1
CPU 12  2 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12  3 3
CPU 12  5 4
# CONTEXT CPU 5 12
BLOCK 13  5
CPU 13  2 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13  3 3
CPU 13 -1 4
# CONTEXT CPU 5 13
BLOCK 14  3
UNBLOCK 14  5
# CONTEXT CPU 0 14
CPU 14  4 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
CPU 14 -1 4
# CONTEXT CPU 5 14
UNBLOCK 15  3
# CONTEXT CPU 0 15
CPU 15  4 1
CPU 15  0 2
# CONTEXT CPU 3 15
# CONTEXT CPU 4 15
CPU 15  1 5
# CONTEXT CPU 0 16
CPU 16  4 1
CPU 16  0 2
# CONTEXT CPU 3 16
# CONTEXT CPU 4 16
CPU 16  1 5
CPU 17  5 0
CPU 17  4 1
CPU 17  0 2
CPU 17  2 3
# CONTEXT CPU 4 17
CPU 17  1 5
BLOCK 18  4
CPU 18  5 0
CPU 18 -1 1
CPU 18  0 2
CPU 18  2 3
CPU 18  3 4
CPU 18  1 5
BLOCK 19  3
UNBLOCK 19  4
CPU 19  5 0
# CONTEXT CPU 1 19
CPU 19  0 2
CPU 19  2 3
CPU 19 -1 4
CPU 19  1 5
UNBLOCK 20  3
CPU 20  5 0
CPU 20  4 1
# CONTEXT CPU 2 20
CPU 20  2 3
# CONTEXT CPU 4 20
CPU 20  1 5
BLOCK 21  5
CPU 21 -1 0
CPU 21  4 1
# CONTEXT CPU 2 21
CPU 21  2 3
# CONTEXT CPU 4 21
CPU 21  1 5
UNBLOCK 22  5
# CONTEXT CPU 0 22
CPU 22  4 1
# CONTEXT CPU 2 22
CPU 22  2 3
# CONTEXT CPU 4 22
CPU 22  1 5
CPU 23  5 0
CPU 23  4 1
CPU 23  3 2
CPU 23  2 3
CPU 23  0 4
CPU 23  1 5
BLOCK 24  5
BLOCK 24  1
CPU 24 -1 0
CPU 24  4 1
CPU 24  3 2
CPU 24  2 3
CPU 24  0 4
CPU 24 -1 5
UNBLOCK 25  1
UNBLOCK 25  5
# CONTEXT CPU 0 25
CPU 25  4 1
CPU 25  3 2
CPU 25  2 3
CPU 25  0 4
# CONTEXT CPU 5 25
# CONTEXT CPU 0 26
CPU 26  4 1
CPU 26  3 2
CPU 26  2 3
CPU 26  0 4
# CONTEXT CPU 5 26
# CONTEXT CPU 0 27
CPU 27  4 1
CPU 27  3 2
CPU 27  2 3
CPU 27  0 4
# CONTEXT CPU 5 27
BLOCK 28  3
CPU 28  1 0
CPU 28  4 1
CPU 28 -1 2
CPU 28  2 3
CPU 28  0 4
CPU 28  5 5
BLOCK 29  4
UNBLOCK 29  3
CPU 29  1 0
# CONTEXT CPU 1 29
CPU 29 -1 2
CPU 29  2 3
CPU 29  0 4
CPU 29  5 5
UNBLOCK 30  4
CPU 30  1 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30  2 3
CPU 30  0 4
CPU 30  5 5
CPU 31  1 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31  2 3
CPU 31  0 4
CPU 31  5 5
BLOCK 32  1
BLOCK 32  0
CPU 32 -1 0
CPU 32  3 1
# CONTEXT CPU 2 32
CPU 32  2 3
CPU 32 -1 4
CPU 32  5 5
EXIT 33  2 3
BLOCK 33  5
UNBLOCK 33  0
UNBLOCK 33  1
# CONTEXT CPU 0 33
CPU 33  3 1
CPU 33  4 2
# CONTEXT CPU 3 33
CPU 33 -1 4
CPU 33 -1 5
UNBLOCK 34  5
# CONTEXT CPU 0 34
CPU 34  3 1
CPU 34  4 2
# CONTEXT CPU 3 34
# CONTEXT CPU 4 34
CPU 34 -1 5
BLOCK 35  3
# CONTEXT CPU 0 35
CPU 35 -1 1
CPU 35  4 2
# CONTEXT CPU 3 35
# CONTEXT CPU 4 35
CPU 35 -1 5
UNBLOCK 36  3
CPU 36  0 0
# CONTEXT CPU 1 36
CPU 36  4 2
CPU 36  1 3
# CONTEXT CPU 4 36
CPU 36 -1 5
BLOCK 37  1
CPU 37  0 0
CPU 37  3 1
CPU 37  4 2
CPU 37 -1 3
CPU 37  5 4
CPU 37 -1 5
BLOCK 38  4
UNBLOCK 38  1
CPU 38  0 0
CPU 38  3 1
# CONTEXT CPU 2 38
CPU 38 -1 3
CPU 38  5 4
CPU 38 -1 5
UNBLOCK 39  4
CPU 39  0 0
CPU 39  3 1
# CONTEXT CPU 2 39
# CONTEXT CPU 3 39
CPU 39  5 4
CPU 39 -1 5
BLOCK 40  3
BLOCK 40  5
CPU 40  0 0
CPU 40 -1 1
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
CPU 40 -1 4
CPU 40 -1 5
UNBLOCK 41  3
UNBLOCK 41  5
CPU 41  0 0
# CONTEXT CPU 1 41
CPU 41  1 2
# CONTEXT CPU 3 41
# CONTEXT CPU 4 41
CPU 41 -1 5
EXIT 42  0 0
CPU 42 -1 0
CPU 42  3 1
CPU 42  1 2
CPU 42  4 3
CPU 42  5 4
CPU 42 -1 5
BLOCK 43  3
BLOCK 43  1
CPU 43 -1 0
CPU 43 -1 1
CPU 43 -1 2
CPU 43  4 3
CPU 43  5 4
CPU 43 -1 5
BLOCK 44  4
UNBLOCK 44  1
UNBLOCK 44  3
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 -1 2
CPU 44 -1 3
CPU 44  5 4
CPU 44 -1 5
UNBLOCK 45  4
# CONTEXT CPU 0 45
CPU 45  3 1
# CONTEXT CPU 2 45
CPU 45 -1 3
CPU 45  5 4
CPU 45 -1 5
BLOCK 46  3
BLOCK 46  5
# CONTEXT CPU 0 46
CPU 46 -1 1
# CONTEXT CPU 2 46
CPU 46 -1 3
CPU 46 -1 4
CPU 46 -1 5
UNBLOCK 47  3
UNBLOCK 47  5
CPU 47  1 0
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
CPU 47 -1 4
CPU 47 -1 5
CPU 48  1 0
CPU 48  3 1
CPU 48  4 2
# CONTEXT CPU 3 48
CPU 48 -1 4
CPU 48 -1 5
BLOCK 49  1
CPU 49 -1 0
CPU 49  3 1
CPU 49  4 2
# CONTEXT CPU 3 49
CPU 49 -1 4
CPU 49 -1 5
BLOCK 50  3
UNBLOCK 50  1
# CONTEXT CPU 0 50
CPU 50 -1 1
CPU 50  4 2
CPU 50  5 3
CPU 50 -1 4
CPU 50 -1 5
BLOCK 51  5
UNBLOCK 51  3
CPU 51  1 0
# CONTEXT CPU 1 51
CPU 51  4 2
CPU 51 -1 3
CPU 51 -1 4
CPU 51 -1 5
EXIT 52  4 2
UNBLOCK 52  5
CPU 52  1 0
CPU 52  3 1
# CONTEXT CPU 2 52
CPU 52 -1 3
CPU 52 -1 4
CPU 52 -1 5
EXIT 53  1 0
CPU 53 -1 0
CPU 53  3 1
# CONTEXT CPU 2 53
CPU 53 -1 3
CPU 53 -1 4
CPU 53 -1 5
BLOCK 54  3
CPU 54 -1 0
CPU 54 -1 1
# CONTEXT CPU 2 54
CPU 54 -1 3
CPU 54 -1 4
CPU 54 -1 5
UNBLOCK 55  3
# CONTEXT CPU 0 55
CPU 55 -1 1
CPU 55  5 2
CPU 55 -1 3
CPU 55 -1 4
CPU 55 -1 5
# CONTEXT CPU 0 56
CPU 56 -1 1
CPU 56  5 2
CPU 56 -1 3
CPU 56 -1 4
CPU 56 -1 5
BLOCK 57  5
# CONTEXT CPU 0 57
CPU 57 -1 1
CPU 57 -1 2
CPU 57 -1 3
CPU 57 -1 4
CPU 57 -1 5
UNBLOCK 58  5
CPU 58  3 0
# CONTEXT CPU 1 58
CPU 58 -1 2
CPU 58 -1 3
CPU 58 -1 4
CPU 58 -1 5
CPU 59  3 0
# CONTEXT CPU 1 59
CPU 59 -1 2
CPU 59 -1 3
CPU 59 -1 4
CPU 59 -1 5
EXIT 60  3 0
CPU 60 -1 0
# CONTEXT CPU 1 60
CPU 60 -1 2
CPU 60 -1 3
CPU 60 -1 4
CPU 60 -1 5
CPU 61 -1 0
CPU 61  5 1
CPU 61 -1 2
CPU 61 -1 3
CPU 61 -1 4
CPU 61 -1 5
CPU 62 -1 0
CPU 62  5 1
CPU 62 -1 2
CPU 62 -1 3
CPU 62 -1 4
CPU 62 -1 5
BLOCK 63  5
CPU 63 -1 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 63 -1 4
CPU 63 -1 5
UNBLOCK 64  5
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 64 -1 4
CPU 64 -1 5
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 65 -1 4
CPU 65 -1 5
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 66 -1 4
CPU 66 -1 5
CPU 67  5 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 67 -1 4
CPU 67 -1 5
CPU 68  5 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 68 -1 4
CPU 68 -1 5
EXIT 69  5 0
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 69 -1 4
CPU 69 -1 5
