<profile>

<section name = "Vitis HLS Report for 'srcnn'" level="0">
<item name = "Date">Wed Nov  1 04:14:29 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2464156836, 2464287396, 24.642 sec, 24.643 sec, 2464156837, 2464287397, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_srcnn_Pipeline_1_fu_222">srcnn_Pipeline_1, 2080802, 2080802, 20.808 ms, 20.808 ms, 2080802, 2080802, no</column>
<column name="grp_srcnn_Pipeline_2_fu_229">srcnn_Pipeline_2, 65027, 65027, 0.650 ms, 0.650 ms, 65027, 65027, no</column>
<column name="grp_conv1_fu_236">conv1, 1466940609, 1467071169, 14.669 sec, 14.671 sec, 1466940609, 1467071169, no</column>
<column name="grp_conv2_fu_279">conv2, 691303951, 691303951, 6.913 sec, 6.913 sec, 691303951, 691303951, no</column>
<column name="grp_conv3_fu_312">conv3, 303766426, 303766426, 3.038 sec, 3.038 sec, 303766426, 303766426, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">139, 20, 42736, 54626, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 717, -</column>
<column name="Register">-, -, 631, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">32, 5, 30, 78, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 526, 936, 0</column>
<column name="grp_conv1_fu_236">conv1, 80, 9, 5317, 9079, 0</column>
<column name="grp_conv2_fu_279">conv2, 38, 4, 31310, 37593, 0</column>
<column name="grp_conv3_fu_312">conv3, 9, 2, 2695, 4387, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U274">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U276">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U275">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="input_r_m_axi_U">input_r_m_axi, 4, 0, 830, 694, 0</column>
<column name="output_r_m_axi_U">output_r_m_axi, 4, 0, 830, 694, 0</column>
<column name="params_m_axi_U">params_m_axi, 4, 0, 830, 694, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_222">srcnn_Pipeline_1, 0, 0, 24, 105, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_229">srcnn_Pipeline_2, 0, 0, 19, 95, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">116, 23, 1, 23</column>
<column name="grp_fu_437_ce">20, 4, 1, 4</column>
<column name="grp_fu_437_p0">20, 4, 32, 128</column>
<column name="grp_fu_437_p1">20, 4, 32, 128</column>
<column name="grp_fu_441_ce">20, 4, 1, 4</column>
<column name="grp_fu_441_p0">20, 4, 32, 128</column>
<column name="grp_fu_441_p1">20, 4, 32, 128</column>
<column name="grp_fu_445_ce">14, 3, 1, 3</column>
<column name="grp_fu_445_opcode">14, 3, 5, 15</column>
<column name="grp_fu_445_p0">14, 3, 32, 96</column>
<column name="grp_fu_445_p1">14, 3, 32, 96</column>
<column name="input_r_ARVALID">9, 2, 1, 2</column>
<column name="input_r_RREADY">9, 2, 1, 2</column>
<column name="output_r_ARADDR">14, 3, 64, 192</column>
<column name="output_r_ARLEN">14, 3, 32, 96</column>
<column name="output_r_ARVALID">14, 3, 1, 3</column>
<column name="output_r_AWADDR">43, 8, 64, 512</column>
<column name="output_r_AWLEN">43, 8, 32, 256</column>
<column name="output_r_AWVALID">37, 7, 1, 7</column>
<column name="output_r_BREADY">37, 7, 1, 7</column>
<column name="output_r_RREADY">14, 3, 1, 3</column>
<column name="output_r_WDATA">31, 6, 32, 192</column>
<column name="output_r_WSTRB">31, 6, 4, 24</column>
<column name="output_r_WVALID">31, 6, 1, 6</column>
<column name="output_r_blk_n_AW">9, 2, 1, 2</column>
<column name="output_r_blk_n_B">9, 2, 1, 2</column>
<column name="params_ARADDR">20, 4, 64, 256</column>
<column name="params_ARLEN">20, 4, 32, 128</column>
<column name="params_ARVALID">20, 4, 1, 4</column>
<column name="params_RREADY">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="conv1_output_ftmap_read_reg_394">64, 0, 64, 0</column>
<column name="conv1_weights_read_reg_400">64, 0, 64, 0</column>
<column name="conv2_output_ftmap_read_reg_383">64, 0, 64, 0</column>
<column name="conv2_weights_read_reg_389">64, 0, 64, 0</column>
<column name="conv3_weights_read_reg_378">64, 0, 64, 0</column>
<column name="empty_68_reg_432">32, 0, 32, 0</column>
<column name="grp_conv1_fu_236_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_fu_279_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv3_fu_312_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_1_fu_222_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_2_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="input_ftmap_read_reg_405">64, 0, 64, 0</column>
<column name="output_ftmap_read_reg_373">64, 0, 64, 0</column>
<column name="trunc_ln1_reg_416">62, 0, 62, 0</column>
<column name="trunc_ln_reg_410">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="m_axi_input_r_AWVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWADDR">out, 64, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLEN">out, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WDATA">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WSTRB">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WLAST">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARADDR">out, 64, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLEN">out, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RDATA">in, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RLAST">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RUSER">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BUSER">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_params_AWVALID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_AWREADY">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_AWADDR">out, 64, m_axi, params, pointer</column>
<column name="m_axi_params_AWID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_AWLEN">out, 8, m_axi, params, pointer</column>
<column name="m_axi_params_AWSIZE">out, 3, m_axi, params, pointer</column>
<column name="m_axi_params_AWBURST">out, 2, m_axi, params, pointer</column>
<column name="m_axi_params_AWLOCK">out, 2, m_axi, params, pointer</column>
<column name="m_axi_params_AWCACHE">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_AWPROT">out, 3, m_axi, params, pointer</column>
<column name="m_axi_params_AWQOS">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_AWREGION">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_AWUSER">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_WVALID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_WREADY">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_WDATA">out, 32, m_axi, params, pointer</column>
<column name="m_axi_params_WSTRB">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_WLAST">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_WID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_WUSER">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_ARVALID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_ARREADY">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_ARADDR">out, 64, m_axi, params, pointer</column>
<column name="m_axi_params_ARID">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_ARLEN">out, 8, m_axi, params, pointer</column>
<column name="m_axi_params_ARSIZE">out, 3, m_axi, params, pointer</column>
<column name="m_axi_params_ARBURST">out, 2, m_axi, params, pointer</column>
<column name="m_axi_params_ARLOCK">out, 2, m_axi, params, pointer</column>
<column name="m_axi_params_ARCACHE">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_ARPROT">out, 3, m_axi, params, pointer</column>
<column name="m_axi_params_ARQOS">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_ARREGION">out, 4, m_axi, params, pointer</column>
<column name="m_axi_params_ARUSER">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RVALID">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RREADY">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RDATA">in, 32, m_axi, params, pointer</column>
<column name="m_axi_params_RLAST">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RID">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RUSER">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_RRESP">in, 2, m_axi, params, pointer</column>
<column name="m_axi_params_BVALID">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_BREADY">out, 1, m_axi, params, pointer</column>
<column name="m_axi_params_BRESP">in, 2, m_axi, params, pointer</column>
<column name="m_axi_params_BID">in, 1, m_axi, params, pointer</column>
<column name="m_axi_params_BUSER">in, 1, m_axi, params, pointer</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
<column name="conv1_biases_address0">out, 6, ap_memory, conv1_biases, array</column>
<column name="conv1_biases_ce0">out, 1, ap_memory, conv1_biases, array</column>
<column name="conv1_biases_q0">in, 32, ap_memory, conv1_biases, array</column>
<column name="conv2_biases_address0">out, 5, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_ce0">out, 1, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_q0">in, 32, ap_memory, conv2_biases, array</column>
<column name="conv3_biases">in, 32, ap_none, conv3_biases, pointer</column>
</table>
</item>
</section>
</profile>
