# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Symbol_mapper.srcs/sources_1/new/Symbol_mapper.vhd" \
"../../../../Symbol_mapper.srcs/sim_1/new/Symbol_mapper_tb.vhd" \

# Do not sort compile order
nosort
