verilog work "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/hdl/async_fifo.v"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/core_transform.vhdl"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/bft_package.vhdl"
verilog work "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/hdl/FifoBuffer.v"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/round_4.vhdl"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/round_3.vhdl"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/round_2.vhdl"
vhdl bftLib "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/bftLib/round_1.vhdl"
vhdl work "C:/Users/Andrew/Desktop/School/Computer Science/CS140L/Example project/Example project.srcs/sources_1/imports/hdl/bft.vhdl"
