$date
	Mon Dec 12 21:03:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module UpDowncounter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " CE $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 4 % din [3:0] $end
$var reg 1 & load $end
$var reg 1 ' mode $end
$var reg 1 ( pr $end
$scope module SUDC $end
$var wire 1 " CE $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 4 ) din [3:0] $end
$var wire 1 & load $end
$var wire 1 ' mode $end
$var wire 1 ( pr $end
$var reg 4 * count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
x(
x'
1&
bx %
x$
0#
1"
bx !
$end
#5
1#
#10
b1 !
b1 *
0#
0'
0$
0(
b111 %
b111 )
0&
#15
b10 !
b10 *
1#
#20
0#
#25
b11 !
b11 *
1#
#30
0#
#35
b100 !
b100 *
1#
#40
0#
#45
b101 !
b101 *
1#
#50
0#
#55
b110 !
b110 *
1#
#60
0#
#65
b111 !
b111 *
1#
#70
0#
#75
b1000 !
b1000 *
1#
#80
0#
#85
b1001 !
b1001 *
1#
#90
0#
#95
b1010 !
b1010 *
1#
#100
0#
#105
b1011 !
b1011 *
1#
#110
0#
#115
b1100 !
b1100 *
1#
#120
0#
#125
b1101 !
b1101 *
1#
#130
0#
#135
b1110 !
b1110 *
1#
#140
0#
#145
b1111 !
b1111 *
1#
#150
0#
#155
b0 !
b0 *
1#
#160
0#
#165
b1 !
b1 *
1#
#170
b111 !
b111 *
0#
1&
#175
b1000 !
b1000 *
1#
#180
b0 !
b0 *
0#
1'
0&
#185
b1111 !
b1111 *
1#
#190
0#
#195
b1110 !
b1110 *
1#
#200
0#
#205
b1101 !
b1101 *
1#
#210
0#
#215
b1100 !
b1100 *
1#
#220
0#
#225
b1011 !
b1011 *
1#
#230
0#
#235
b1010 !
b1010 *
1#
#240
0#
#245
b1001 !
b1001 *
1#
#250
0#
#255
b1000 !
b1000 *
1#
#260
0#
#265
b111 !
b111 *
1#
#270
0#
#275
b110 !
b110 *
1#
#280
0#
#285
b101 !
b101 *
1#
#290
0#
#295
b100 !
b100 *
1#
#300
0#
#305
b11 !
b11 *
1#
#310
0#
#315
b10 !
b10 *
1#
#320
0#
#325
b1 !
b1 *
1#
#330
0#
#335
b0 !
b0 *
1#
#340
b111 !
b111 *
0#
1&
#345
b110 !
b110 *
1#
#350
b0 !
b0 *
0#
0'
1(
0&
#355
b0 !
b0 *
1#
#360
0#
#365
b0 !
b0 *
1#
#370
0#
#375
b0 !
b0 *
1#
#380
b111 !
b111 *
0#
1&
#385
b0 !
b0 *
1#
#390
b1 !
b1 *
0#
1$
0(
0&
#395
b1 !
b1 *
1#
#400
0#
