<stg><name>Loop_VITIS_LOOP_55_3_proc2</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j22"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %j22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln55 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc32:0 %j22_load = load i3 %j22

]]></Node>
<StgValue><ssdm name="j22_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
for.inc32:2 %zext_ln55 = zext i3 %j22_load

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:6 %add_ln58 = add i64 %zext_ln55, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:7 %gmem_b_addr = getelementptr i8 %gmem_b, i64 %add_ln58

]]></Node>
<StgValue><ssdm name="gmem_b_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc32:55 %j = add i3 %j22_load, i3 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc32:56 %icmp_ln55 = icmp_eq  i3 %j22_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:57 %store_ln55 = store i3 %j, i3 %j22

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:58 %br_ln55 = br i1 %icmp_ln55, void %for.inc32, void %for.end37.exitStub

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc32:10 %zext_ln58_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %j22_load

]]></Node>
<StgValue><ssdm name="zext_ln58_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
for.inc32:11 %zext_ln58 = zext i4 %zext_ln58_cast

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:12 %add_ln58_1 = add i64 %zext_ln58, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:13 %gmem_b_addr_1 = getelementptr i8 %gmem_b, i64 %add_ln58_1

]]></Node>
<StgValue><ssdm name="gmem_b_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="3">
<![CDATA[
for.inc32:1 %j22_cast = zext i3 %j22_load

]]></Node>
<StgValue><ssdm name="j22_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc32:16 %zext_ln58_1_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j22_cast

]]></Node>
<StgValue><ssdm name="zext_ln58_1_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
for.inc32:17 %zext_ln58_1 = zext i5 %zext_ln58_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:18 %add_ln58_2 = add i64 %zext_ln58_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:19 %gmem_b_addr_2 = getelementptr i8 %gmem_b, i64 %add_ln58_2

]]></Node>
<StgValue><ssdm name="gmem_b_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
for.inc32:22 %sext_ln58 = sext i4 %zext_ln58_cast

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
for.inc32:23 %zext_ln58_2 = zext i5 %sext_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:24 %add_ln58_3 = add i64 %zext_ln58_2, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:25 %gmem_b_addr_3 = getelementptr i8 %gmem_b, i64 %add_ln58_3

]]></Node>
<StgValue><ssdm name="gmem_b_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="3">
<![CDATA[
for.inc32:28 %zext_ln58_3 = zext i3 %j22_load

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc32:29 %zext_ln58_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="zext_ln58_3_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:30 %zext_ln58_5 = zext i6 %zext_ln58_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:31 %add_ln58_4 = add i64 %zext_ln58_5, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:32 %gmem_b_addr_4 = getelementptr i8 %gmem_b, i64 %add_ln58_4

]]></Node>
<StgValue><ssdm name="gmem_b_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc32:35 %add_ln58_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %j22_load

]]></Node>
<StgValue><ssdm name="add_ln58_s"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:36 %zext_ln58_4 = zext i6 %add_ln58_s

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:37 %add_ln58_5 = add i64 %zext_ln58_4, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:38 %gmem_b_addr_5 = getelementptr i8 %gmem_b, i64 %add_ln58_5

]]></Node>
<StgValue><ssdm name="gmem_b_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="5">
<![CDATA[
for.inc32:41 %sext_ln58_1 = sext i5 %zext_ln58_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:42 %zext_ln58_6 = zext i6 %sext_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:43 %add_ln58_6 = add i64 %zext_ln58_6, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:44 %gmem_b_addr_6 = getelementptr i8 %gmem_b, i64 %add_ln58_6

]]></Node>
<StgValue><ssdm name="gmem_b_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="4">
<![CDATA[
for.inc32:47 %sext_ln58_2 = sext i4 %zext_ln58_cast

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
for.inc32:48 %zext_ln58_7 = zext i6 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32:49 %add_ln58_7 = add i64 %zext_ln58_7, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc32:50 %gmem_b_addr_7 = getelementptr i8 %gmem_b, i64 %add_ln58_7

]]></Node>
<StgValue><ssdm name="gmem_b_addr_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="75" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="80" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="86" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="93" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc32:8 %gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_req"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="101" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc32:9 %gmem_b_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr

]]></Node>
<StgValue><ssdm name="gmem_b_addr_read"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:14 %gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_1_req"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="109" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:15 %gmem_b_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_1

]]></Node>
<StgValue><ssdm name="gmem_b_addr_1_read"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:20 %gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_2_req"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="116" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:21 %gmem_b_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_2

]]></Node>
<StgValue><ssdm name="gmem_b_addr_2_read"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:26 %gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_3_req"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="122" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:27 %gmem_b_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_3

]]></Node>
<StgValue><ssdm name="gmem_b_addr_3_read"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:33 %gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_4_req"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="127" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:34 %gmem_b_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_4

]]></Node>
<StgValue><ssdm name="gmem_b_addr_4_read"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:39 %gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_5_req"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="131" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:40 %gmem_b_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_5

]]></Node>
<StgValue><ssdm name="gmem_b_addr_5_read"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:45 %gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_6_req"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="134" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:46 %gmem_b_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_6

]]></Node>
<StgValue><ssdm name="gmem_b_addr_6_read"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc32:51 %gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_b_load_7_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="136" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32:52 %gmem_b_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_7

]]></Node>
<StgValue><ssdm name="gmem_b_addr_7_read"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:3 %specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32:4 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32:5 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc32:53 %col_b = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_b_addr_7_read, i8 %gmem_b_addr_6_read, i8 %gmem_b_addr_5_read, i8 %gmem_b_addr_4_read, i8 %gmem_b_addr_3_read, i8 %gmem_b_addr_2_read, i8 %gmem_b_addr_1_read, i8 %gmem_b_addr_read

]]></Node>
<StgValue><ssdm name="col_b"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32:54 %write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %b_stream, i64 %col_b

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.end37.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="183" name="B" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="B"/></StgValue>
</port>
<port id="184" name="gmem_b" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_b"/></StgValue>
</port>
<port id="185" name="b_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="b_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="187" from="StgValue_186" to="j22" fromId="186" toId="21">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="188" toId="22">
</dataflow>
<dataflow id="190" from="b_stream" to="specinterface_ln0" fromId="185" toId="22">
</dataflow>
<dataflow id="192" from="empty_9" to="specinterface_ln0" fromId="191" toId="22">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="195" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="197" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="198" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="199" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="200" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="201" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="202" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="203" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="204" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="205" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="206" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="207" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="208" from="empty_12" to="specinterface_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="22">
</dataflow>
<dataflow id="211" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="212" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="22">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="188" toId="23">
</dataflow>
<dataflow id="214" from="gmem_b" to="specinterface_ln0" fromId="184" toId="23">
</dataflow>
<dataflow id="216" from="empty_14" to="specinterface_ln0" fromId="215" toId="23">
</dataflow>
<dataflow id="217" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="218" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="219" from="empty_12" to="specinterface_ln0" fromId="196" toId="23">
</dataflow>
<dataflow id="220" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="221" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="222" toId="23">
</dataflow>
<dataflow id="225" from="empty_15" to="specinterface_ln0" fromId="224" toId="23">
</dataflow>
<dataflow id="226" from="empty_12" to="specinterface_ln0" fromId="196" toId="23">
</dataflow>
<dataflow id="228" from="StgValue_227" to="specinterface_ln0" fromId="227" toId="23">
</dataflow>
<dataflow id="229" from="StgValue_227" to="specinterface_ln0" fromId="227" toId="23">
</dataflow>
<dataflow id="230" from="StgValue_227" to="specinterface_ln0" fromId="227" toId="23">
</dataflow>
<dataflow id="231" from="StgValue_227" to="specinterface_ln0" fromId="227" toId="23">
</dataflow>
<dataflow id="232" from="empty_12" to="specinterface_ln0" fromId="196" toId="23">
</dataflow>
<dataflow id="233" from="empty_12" to="specinterface_ln0" fromId="196" toId="23">
</dataflow>
<dataflow id="234" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="235" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="236" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="238" from="_ssdm_op_Read.ap_auto.i64" to="B_read" fromId="237" toId="24">
</dataflow>
<dataflow id="239" from="B" to="B_read" fromId="183" toId="24">
</dataflow>
<dataflow id="241" from="StgValue_240" to="store_ln0" fromId="240" toId="25">
</dataflow>
<dataflow id="242" from="j22" to="store_ln0" fromId="21" toId="25">
</dataflow>
<dataflow id="243" from="j22" to="j22_load" fromId="21" toId="27">
</dataflow>
<dataflow id="244" from="j22_load" to="zext_ln55" fromId="27" toId="28">
</dataflow>
<dataflow id="245" from="zext_ln55" to="add_ln58" fromId="28" toId="29">
</dataflow>
<dataflow id="246" from="B_read" to="add_ln58" fromId="24" toId="29">
</dataflow>
<dataflow id="247" from="gmem_b" to="gmem_b_addr" fromId="184" toId="30">
</dataflow>
<dataflow id="248" from="add_ln58" to="gmem_b_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="249" from="j22_load" to="j" fromId="27" toId="31">
</dataflow>
<dataflow id="251" from="StgValue_250" to="j" fromId="250" toId="31">
</dataflow>
<dataflow id="252" from="j22_load" to="icmp_ln55" fromId="27" toId="32">
</dataflow>
<dataflow id="254" from="StgValue_253" to="icmp_ln55" fromId="253" toId="32">
</dataflow>
<dataflow id="255" from="j" to="store_ln55" fromId="31" toId="33">
</dataflow>
<dataflow id="256" from="j22" to="store_ln55" fromId="21" toId="33">
</dataflow>
<dataflow id="257" from="icmp_ln55" to="br_ln55" fromId="32" toId="34">
</dataflow>
<dataflow id="259" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="35">
</dataflow>
<dataflow id="260" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="35">
</dataflow>
<dataflow id="262" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="35">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="zext_ln58_cast" fromId="263" toId="36">
</dataflow>
<dataflow id="266" from="StgValue_265" to="zext_ln58_cast" fromId="265" toId="36">
</dataflow>
<dataflow id="267" from="j22_load" to="zext_ln58_cast" fromId="27" toId="36">
</dataflow>
<dataflow id="268" from="zext_ln58_cast" to="zext_ln58" fromId="36" toId="37">
</dataflow>
<dataflow id="269" from="zext_ln58" to="add_ln58_1" fromId="37" toId="38">
</dataflow>
<dataflow id="270" from="B_read" to="add_ln58_1" fromId="24" toId="38">
</dataflow>
<dataflow id="271" from="gmem_b" to="gmem_b_addr_1" fromId="184" toId="39">
</dataflow>
<dataflow id="272" from="add_ln58_1" to="gmem_b_addr_1" fromId="38" toId="39">
</dataflow>
<dataflow id="273" from="j22_load" to="j22_cast" fromId="27" toId="40">
</dataflow>
<dataflow id="274" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="41">
</dataflow>
<dataflow id="275" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="41">
</dataflow>
<dataflow id="276" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="41">
</dataflow>
<dataflow id="277" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="42">
</dataflow>
<dataflow id="278" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="42">
</dataflow>
<dataflow id="279" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="42">
</dataflow>
<dataflow id="281" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="zext_ln58_1_cast" fromId="280" toId="43">
</dataflow>
<dataflow id="282" from="StgValue_265" to="zext_ln58_1_cast" fromId="265" toId="43">
</dataflow>
<dataflow id="283" from="j22_cast" to="zext_ln58_1_cast" fromId="40" toId="43">
</dataflow>
<dataflow id="284" from="zext_ln58_1_cast" to="zext_ln58_1" fromId="43" toId="44">
</dataflow>
<dataflow id="285" from="zext_ln58_1" to="add_ln58_2" fromId="44" toId="45">
</dataflow>
<dataflow id="286" from="B_read" to="add_ln58_2" fromId="24" toId="45">
</dataflow>
<dataflow id="287" from="gmem_b" to="gmem_b_addr_2" fromId="184" toId="46">
</dataflow>
<dataflow id="288" from="add_ln58_2" to="gmem_b_addr_2" fromId="45" toId="46">
</dataflow>
<dataflow id="289" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="47">
</dataflow>
<dataflow id="290" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="47">
</dataflow>
<dataflow id="291" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="47">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="48">
</dataflow>
<dataflow id="293" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="48">
</dataflow>
<dataflow id="294" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="48">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="49">
</dataflow>
<dataflow id="296" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="49">
</dataflow>
<dataflow id="297" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="49">
</dataflow>
<dataflow id="298" from="zext_ln58_cast" to="sext_ln58" fromId="36" toId="50">
</dataflow>
<dataflow id="299" from="sext_ln58" to="zext_ln58_2" fromId="50" toId="51">
</dataflow>
<dataflow id="300" from="zext_ln58_2" to="add_ln58_3" fromId="51" toId="52">
</dataflow>
<dataflow id="301" from="B_read" to="add_ln58_3" fromId="24" toId="52">
</dataflow>
<dataflow id="302" from="gmem_b" to="gmem_b_addr_3" fromId="184" toId="53">
</dataflow>
<dataflow id="303" from="add_ln58_3" to="gmem_b_addr_3" fromId="52" toId="53">
</dataflow>
<dataflow id="304" from="j22_load" to="zext_ln58_3" fromId="27" toId="54">
</dataflow>
<dataflow id="306" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="zext_ln58_3_cast" fromId="305" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_265" to="zext_ln58_3_cast" fromId="265" toId="55">
</dataflow>
<dataflow id="308" from="zext_ln58_3" to="zext_ln58_3_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="309" from="zext_ln58_3_cast" to="zext_ln58_5" fromId="55" toId="56">
</dataflow>
<dataflow id="310" from="zext_ln58_5" to="add_ln58_4" fromId="56" toId="57">
</dataflow>
<dataflow id="311" from="B_read" to="add_ln58_4" fromId="24" toId="57">
</dataflow>
<dataflow id="312" from="gmem_b" to="gmem_b_addr_4" fromId="184" toId="58">
</dataflow>
<dataflow id="313" from="add_ln58_4" to="gmem_b_addr_4" fromId="57" toId="58">
</dataflow>
<dataflow id="315" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="add_ln58_s" fromId="314" toId="59">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln58_s" fromId="316" toId="59">
</dataflow>
<dataflow id="318" from="j22_load" to="add_ln58_s" fromId="27" toId="59">
</dataflow>
<dataflow id="319" from="add_ln58_s" to="zext_ln58_4" fromId="59" toId="60">
</dataflow>
<dataflow id="320" from="zext_ln58_4" to="add_ln58_5" fromId="60" toId="61">
</dataflow>
<dataflow id="321" from="B_read" to="add_ln58_5" fromId="24" toId="61">
</dataflow>
<dataflow id="322" from="gmem_b" to="gmem_b_addr_5" fromId="184" toId="62">
</dataflow>
<dataflow id="323" from="add_ln58_5" to="gmem_b_addr_5" fromId="61" toId="62">
</dataflow>
<dataflow id="324" from="zext_ln58_1_cast" to="sext_ln58_1" fromId="43" toId="63">
</dataflow>
<dataflow id="325" from="sext_ln58_1" to="zext_ln58_6" fromId="63" toId="64">
</dataflow>
<dataflow id="326" from="zext_ln58_6" to="add_ln58_6" fromId="64" toId="65">
</dataflow>
<dataflow id="327" from="B_read" to="add_ln58_6" fromId="24" toId="65">
</dataflow>
<dataflow id="328" from="gmem_b" to="gmem_b_addr_6" fromId="184" toId="66">
</dataflow>
<dataflow id="329" from="add_ln58_6" to="gmem_b_addr_6" fromId="65" toId="66">
</dataflow>
<dataflow id="330" from="zext_ln58_cast" to="sext_ln58_2" fromId="36" toId="67">
</dataflow>
<dataflow id="331" from="sext_ln58_2" to="zext_ln58_7" fromId="67" toId="68">
</dataflow>
<dataflow id="332" from="zext_ln58_7" to="add_ln58_7" fromId="68" toId="69">
</dataflow>
<dataflow id="333" from="B_read" to="add_ln58_7" fromId="24" toId="69">
</dataflow>
<dataflow id="334" from="gmem_b" to="gmem_b_addr_7" fromId="184" toId="70">
</dataflow>
<dataflow id="335" from="add_ln58_7" to="gmem_b_addr_7" fromId="69" toId="70">
</dataflow>
<dataflow id="336" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="71">
</dataflow>
<dataflow id="337" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="71">
</dataflow>
<dataflow id="338" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="71">
</dataflow>
<dataflow id="339" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="72">
</dataflow>
<dataflow id="340" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="72">
</dataflow>
<dataflow id="341" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="72">
</dataflow>
<dataflow id="342" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="73">
</dataflow>
<dataflow id="343" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="73">
</dataflow>
<dataflow id="344" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="73">
</dataflow>
<dataflow id="345" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="74">
</dataflow>
<dataflow id="346" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="74">
</dataflow>
<dataflow id="347" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="74">
</dataflow>
<dataflow id="348" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="75">
</dataflow>
<dataflow id="349" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="75">
</dataflow>
<dataflow id="350" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="75">
</dataflow>
<dataflow id="351" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="76">
</dataflow>
<dataflow id="352" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="76">
</dataflow>
<dataflow id="353" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="76">
</dataflow>
<dataflow id="354" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="77">
</dataflow>
<dataflow id="355" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="77">
</dataflow>
<dataflow id="356" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="77">
</dataflow>
<dataflow id="357" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="78">
</dataflow>
<dataflow id="358" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="78">
</dataflow>
<dataflow id="359" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="78">
</dataflow>
<dataflow id="360" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="79">
</dataflow>
<dataflow id="361" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="79">
</dataflow>
<dataflow id="362" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="79">
</dataflow>
<dataflow id="363" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="80">
</dataflow>
<dataflow id="364" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="80">
</dataflow>
<dataflow id="365" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="80">
</dataflow>
<dataflow id="366" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="81">
</dataflow>
<dataflow id="367" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="81">
</dataflow>
<dataflow id="368" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="81">
</dataflow>
<dataflow id="369" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="82">
</dataflow>
<dataflow id="370" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="82">
</dataflow>
<dataflow id="371" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="82">
</dataflow>
<dataflow id="372" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="83">
</dataflow>
<dataflow id="373" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="83">
</dataflow>
<dataflow id="374" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="83">
</dataflow>
<dataflow id="375" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="84">
</dataflow>
<dataflow id="376" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="84">
</dataflow>
<dataflow id="377" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="84">
</dataflow>
<dataflow id="378" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="85">
</dataflow>
<dataflow id="379" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="85">
</dataflow>
<dataflow id="380" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="85">
</dataflow>
<dataflow id="381" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="86">
</dataflow>
<dataflow id="382" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="86">
</dataflow>
<dataflow id="383" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="86">
</dataflow>
<dataflow id="384" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="87">
</dataflow>
<dataflow id="385" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="87">
</dataflow>
<dataflow id="386" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="87">
</dataflow>
<dataflow id="387" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="88">
</dataflow>
<dataflow id="388" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="88">
</dataflow>
<dataflow id="389" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="88">
</dataflow>
<dataflow id="390" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="89">
</dataflow>
<dataflow id="391" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="89">
</dataflow>
<dataflow id="392" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="89">
</dataflow>
<dataflow id="393" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="90">
</dataflow>
<dataflow id="394" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="90">
</dataflow>
<dataflow id="395" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="90">
</dataflow>
<dataflow id="396" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="91">
</dataflow>
<dataflow id="397" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="91">
</dataflow>
<dataflow id="398" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="91">
</dataflow>
<dataflow id="399" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="92">
</dataflow>
<dataflow id="400" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="92">
</dataflow>
<dataflow id="401" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="92">
</dataflow>
<dataflow id="402" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_req" fromId="258" toId="93">
</dataflow>
<dataflow id="403" from="gmem_b_addr" to="gmem_b_load_req" fromId="30" toId="93">
</dataflow>
<dataflow id="404" from="StgValue_261" to="gmem_b_load_req" fromId="261" toId="93">
</dataflow>
<dataflow id="405" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="94">
</dataflow>
<dataflow id="406" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="94">
</dataflow>
<dataflow id="407" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="94">
</dataflow>
<dataflow id="408" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="95">
</dataflow>
<dataflow id="409" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="95">
</dataflow>
<dataflow id="410" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="95">
</dataflow>
<dataflow id="411" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="96">
</dataflow>
<dataflow id="412" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="96">
</dataflow>
<dataflow id="413" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="96">
</dataflow>
<dataflow id="414" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="97">
</dataflow>
<dataflow id="415" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="97">
</dataflow>
<dataflow id="416" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="97">
</dataflow>
<dataflow id="417" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="98">
</dataflow>
<dataflow id="418" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="98">
</dataflow>
<dataflow id="419" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="98">
</dataflow>
<dataflow id="420" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="99">
</dataflow>
<dataflow id="421" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="99">
</dataflow>
<dataflow id="422" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="99">
</dataflow>
<dataflow id="423" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="100">
</dataflow>
<dataflow id="424" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="100">
</dataflow>
<dataflow id="425" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="100">
</dataflow>
<dataflow id="427" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_read" fromId="426" toId="101">
</dataflow>
<dataflow id="428" from="gmem_b_addr" to="gmem_b_addr_read" fromId="30" toId="101">
</dataflow>
<dataflow id="429" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_1_req" fromId="258" toId="102">
</dataflow>
<dataflow id="430" from="gmem_b_addr_1" to="gmem_b_load_1_req" fromId="39" toId="102">
</dataflow>
<dataflow id="431" from="StgValue_261" to="gmem_b_load_1_req" fromId="261" toId="102">
</dataflow>
<dataflow id="432" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="103">
</dataflow>
<dataflow id="433" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="103">
</dataflow>
<dataflow id="434" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="103">
</dataflow>
<dataflow id="435" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="104">
</dataflow>
<dataflow id="436" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="104">
</dataflow>
<dataflow id="437" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="104">
</dataflow>
<dataflow id="438" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="105">
</dataflow>
<dataflow id="439" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="105">
</dataflow>
<dataflow id="440" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="105">
</dataflow>
<dataflow id="441" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="106">
</dataflow>
<dataflow id="442" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="106">
</dataflow>
<dataflow id="443" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="106">
</dataflow>
<dataflow id="444" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="107">
</dataflow>
<dataflow id="445" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="107">
</dataflow>
<dataflow id="446" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="107">
</dataflow>
<dataflow id="447" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="108">
</dataflow>
<dataflow id="448" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="108">
</dataflow>
<dataflow id="449" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="108">
</dataflow>
<dataflow id="450" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_1_read" fromId="426" toId="109">
</dataflow>
<dataflow id="451" from="gmem_b_addr_1" to="gmem_b_addr_1_read" fromId="39" toId="109">
</dataflow>
<dataflow id="452" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_2_req" fromId="258" toId="110">
</dataflow>
<dataflow id="453" from="gmem_b_addr_2" to="gmem_b_load_2_req" fromId="46" toId="110">
</dataflow>
<dataflow id="454" from="StgValue_261" to="gmem_b_load_2_req" fromId="261" toId="110">
</dataflow>
<dataflow id="455" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="111">
</dataflow>
<dataflow id="456" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="111">
</dataflow>
<dataflow id="457" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="111">
</dataflow>
<dataflow id="458" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="112">
</dataflow>
<dataflow id="459" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="112">
</dataflow>
<dataflow id="460" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="112">
</dataflow>
<dataflow id="461" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="113">
</dataflow>
<dataflow id="462" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="113">
</dataflow>
<dataflow id="463" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="113">
</dataflow>
<dataflow id="464" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="114">
</dataflow>
<dataflow id="465" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="114">
</dataflow>
<dataflow id="466" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="114">
</dataflow>
<dataflow id="467" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="115">
</dataflow>
<dataflow id="468" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="115">
</dataflow>
<dataflow id="469" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="115">
</dataflow>
<dataflow id="470" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_2_read" fromId="426" toId="116">
</dataflow>
<dataflow id="471" from="gmem_b_addr_2" to="gmem_b_addr_2_read" fromId="46" toId="116">
</dataflow>
<dataflow id="472" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_3_req" fromId="258" toId="117">
</dataflow>
<dataflow id="473" from="gmem_b_addr_3" to="gmem_b_load_3_req" fromId="53" toId="117">
</dataflow>
<dataflow id="474" from="StgValue_261" to="gmem_b_load_3_req" fromId="261" toId="117">
</dataflow>
<dataflow id="475" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="118">
</dataflow>
<dataflow id="476" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="118">
</dataflow>
<dataflow id="477" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="118">
</dataflow>
<dataflow id="478" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="119">
</dataflow>
<dataflow id="479" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="119">
</dataflow>
<dataflow id="480" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="119">
</dataflow>
<dataflow id="481" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="120">
</dataflow>
<dataflow id="482" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="120">
</dataflow>
<dataflow id="483" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="120">
</dataflow>
<dataflow id="484" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="121">
</dataflow>
<dataflow id="485" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="121">
</dataflow>
<dataflow id="486" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="121">
</dataflow>
<dataflow id="487" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_3_read" fromId="426" toId="122">
</dataflow>
<dataflow id="488" from="gmem_b_addr_3" to="gmem_b_addr_3_read" fromId="53" toId="122">
</dataflow>
<dataflow id="489" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_4_req" fromId="258" toId="123">
</dataflow>
<dataflow id="490" from="gmem_b_addr_4" to="gmem_b_load_4_req" fromId="58" toId="123">
</dataflow>
<dataflow id="491" from="StgValue_261" to="gmem_b_load_4_req" fromId="261" toId="123">
</dataflow>
<dataflow id="492" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="124">
</dataflow>
<dataflow id="493" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="124">
</dataflow>
<dataflow id="494" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="124">
</dataflow>
<dataflow id="495" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="125">
</dataflow>
<dataflow id="496" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="125">
</dataflow>
<dataflow id="497" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="125">
</dataflow>
<dataflow id="498" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="126">
</dataflow>
<dataflow id="499" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="126">
</dataflow>
<dataflow id="500" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="126">
</dataflow>
<dataflow id="501" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_4_read" fromId="426" toId="127">
</dataflow>
<dataflow id="502" from="gmem_b_addr_4" to="gmem_b_addr_4_read" fromId="58" toId="127">
</dataflow>
<dataflow id="503" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_5_req" fromId="258" toId="128">
</dataflow>
<dataflow id="504" from="gmem_b_addr_5" to="gmem_b_load_5_req" fromId="62" toId="128">
</dataflow>
<dataflow id="505" from="StgValue_261" to="gmem_b_load_5_req" fromId="261" toId="128">
</dataflow>
<dataflow id="506" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="129">
</dataflow>
<dataflow id="507" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="129">
</dataflow>
<dataflow id="508" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="129">
</dataflow>
<dataflow id="509" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="130">
</dataflow>
<dataflow id="510" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="130">
</dataflow>
<dataflow id="511" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="130">
</dataflow>
<dataflow id="512" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_5_read" fromId="426" toId="131">
</dataflow>
<dataflow id="513" from="gmem_b_addr_5" to="gmem_b_addr_5_read" fromId="62" toId="131">
</dataflow>
<dataflow id="514" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_6_req" fromId="258" toId="132">
</dataflow>
<dataflow id="515" from="gmem_b_addr_6" to="gmem_b_load_6_req" fromId="66" toId="132">
</dataflow>
<dataflow id="516" from="StgValue_261" to="gmem_b_load_6_req" fromId="261" toId="132">
</dataflow>
<dataflow id="517" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="133">
</dataflow>
<dataflow id="518" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="133">
</dataflow>
<dataflow id="519" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="133">
</dataflow>
<dataflow id="520" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_6_read" fromId="426" toId="134">
</dataflow>
<dataflow id="521" from="gmem_b_addr_6" to="gmem_b_addr_6_read" fromId="66" toId="134">
</dataflow>
<dataflow id="522" from="_ssdm_op_ReadReq.m_axi.i8P1A" to="gmem_b_load_7_req" fromId="258" toId="135">
</dataflow>
<dataflow id="523" from="gmem_b_addr_7" to="gmem_b_load_7_req" fromId="70" toId="135">
</dataflow>
<dataflow id="524" from="StgValue_261" to="gmem_b_load_7_req" fromId="261" toId="135">
</dataflow>
<dataflow id="525" from="_ssdm_op_Read.m_axi.i8P1A" to="gmem_b_addr_7_read" fromId="426" toId="136">
</dataflow>
<dataflow id="526" from="gmem_b_addr_7" to="gmem_b_addr_7_read" fromId="70" toId="136">
</dataflow>
<dataflow id="528" from="_ssdm_op_SpecPipeline" to="specpipeline_ln58" fromId="527" toId="137">
</dataflow>
<dataflow id="529" from="StgValue_209" to="specpipeline_ln58" fromId="209" toId="137">
</dataflow>
<dataflow id="530" from="StgValue_193" to="specpipeline_ln58" fromId="193" toId="137">
</dataflow>
<dataflow id="531" from="StgValue_193" to="specpipeline_ln58" fromId="193" toId="137">
</dataflow>
<dataflow id="532" from="StgValue_193" to="specpipeline_ln58" fromId="193" toId="137">
</dataflow>
<dataflow id="533" from="empty_12" to="specpipeline_ln58" fromId="196" toId="137">
</dataflow>
<dataflow id="535" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln58" fromId="534" toId="138">
</dataflow>
<dataflow id="537" from="StgValue_536" to="speclooptripcount_ln58" fromId="536" toId="138">
</dataflow>
<dataflow id="538" from="StgValue_536" to="speclooptripcount_ln58" fromId="536" toId="138">
</dataflow>
<dataflow id="539" from="StgValue_536" to="speclooptripcount_ln58" fromId="536" toId="138">
</dataflow>
<dataflow id="541" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="540" toId="139">
</dataflow>
<dataflow id="543" from="empty_3" to="specloopname_ln55" fromId="542" toId="139">
</dataflow>
<dataflow id="545" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="col_b" fromId="544" toId="140">
</dataflow>
<dataflow id="546" from="gmem_b_addr_7_read" to="col_b" fromId="136" toId="140">
</dataflow>
<dataflow id="547" from="gmem_b_addr_6_read" to="col_b" fromId="134" toId="140">
</dataflow>
<dataflow id="548" from="gmem_b_addr_5_read" to="col_b" fromId="131" toId="140">
</dataflow>
<dataflow id="549" from="gmem_b_addr_4_read" to="col_b" fromId="127" toId="140">
</dataflow>
<dataflow id="550" from="gmem_b_addr_3_read" to="col_b" fromId="122" toId="140">
</dataflow>
<dataflow id="551" from="gmem_b_addr_2_read" to="col_b" fromId="116" toId="140">
</dataflow>
<dataflow id="552" from="gmem_b_addr_1_read" to="col_b" fromId="109" toId="140">
</dataflow>
<dataflow id="553" from="gmem_b_addr_read" to="col_b" fromId="101" toId="140">
</dataflow>
<dataflow id="555" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln60" fromId="554" toId="141">
</dataflow>
<dataflow id="556" from="b_stream" to="write_ln60" fromId="185" toId="141">
</dataflow>
<dataflow id="557" from="col_b" to="write_ln60" fromId="140" toId="141">
</dataflow>
<dataflow id="558" from="icmp_ln55" to="StgValue_19" fromId="32" toId="19">
</dataflow>
</dataflows>


</stg>
