
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 12 00 20 2d 15 00 00 3f 4e 00 00 01 15 00 00     @.. -...?N......
  10:	01 15 00 00 01 15 00 00 01 15 00 00 00 00 00 00     ................
	...
  2c:	15 12 00 00 01 15 00 00 00 00 00 00 c1 11 00 00     ................
  3c:	01 15 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  50:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  60:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  70:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  80:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  90:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  a0:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  b0:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  c0:	c5 12 00 00 c5 12 00 00 c5 12 00 00 c5 12 00 00     ................
  d0:	c5 12 00 00 c5 12 00 00 c5 12 00 00                 ............

Disassembly of section text:

000000dc <__aeabi_uldivmod>:
      dc:	b953      	cbnz	r3, f4 <__aeabi_uldivmod+0x18>
      de:	b94a      	cbnz	r2, f4 <__aeabi_uldivmod+0x18>
      e0:	2900      	cmp	r1, #0
      e2:	bf08      	it	eq
      e4:	2800      	cmpeq	r0, #0
      e6:	bf1c      	itt	ne
      e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
      ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
      f0:	f000 b80c 	b.w	10c <__aeabi_idiv0>
      f4:	f1ad 0c08 	sub.w	ip, sp, #8
      f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      fc:	f000 f808 	bl	110 <__udivmoddi4>
     100:	f8dd e004 	ldr.w	lr, [sp, #4]
     104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     108:	b004      	add	sp, #16
     10a:	4770      	bx	lr

0000010c <__aeabi_idiv0>:
     10c:	4770      	bx	lr
     10e:	bf00      	nop

00000110 <__udivmoddi4>:
     110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     114:	4607      	mov	r7, r0
     116:	468c      	mov	ip, r1
     118:	4608      	mov	r0, r1
     11a:	9e09      	ldr	r6, [sp, #36]	; 0x24
     11c:	4615      	mov	r5, r2
     11e:	463c      	mov	r4, r7
     120:	4619      	mov	r1, r3
     122:	2b00      	cmp	r3, #0
     124:	f040 80c6 	bne.w	2b4 <CONFIG_FLASH_SIZE+0xb4>
     128:	4282      	cmp	r2, r0
     12a:	fab2 f782 	clz	r7, r2
     12e:	d946      	bls.n	1be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x51>
     130:	b14f      	cbz	r7, 146 <CONFIG_IDLE_STACK_SIZE+0x6>
     132:	f1c7 0e20 	rsb	lr, r7, #32
     136:	fa24 fe0e 	lsr.w	lr, r4, lr
     13a:	fa00 f307 	lsl.w	r3, r0, r7
     13e:	40bd      	lsls	r5, r7
     140:	ea4e 0c03 	orr.w	ip, lr, r3
     144:	40bc      	lsls	r4, r7
     146:	ea4f 4815 	mov.w	r8, r5, lsr #16
     14a:	fa1f fe85 	uxth.w	lr, r5
     14e:	fbbc f9f8 	udiv	r9, ip, r8
     152:	0c22      	lsrs	r2, r4, #16
     154:	fb08 c319 	mls	r3, r8, r9, ip
     158:	fb09 fa0e 	mul.w	sl, r9, lr
     15c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     160:	459a      	cmp	sl, r3
     162:	d928      	bls.n	1b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x49>
     164:	18eb      	adds	r3, r5, r3
     166:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     16a:	d204      	bcs.n	176 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x9>
     16c:	459a      	cmp	sl, r3
     16e:	d902      	bls.n	176 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x9>
     170:	f1a9 0002 	sub.w	r0, r9, #2
     174:	442b      	add	r3, r5
     176:	eba3 030a 	sub.w	r3, r3, sl
     17a:	b2a4      	uxth	r4, r4
     17c:	fbb3 f2f8 	udiv	r2, r3, r8
     180:	fb08 3312 	mls	r3, r8, r2, r3
     184:	fb02 fe0e 	mul.w	lr, r2, lr
     188:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     18c:	45a6      	cmp	lr, r4
     18e:	d914      	bls.n	1ba <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4d>
     190:	192c      	adds	r4, r5, r4
     192:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     196:	d203      	bcs.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     198:	45a6      	cmp	lr, r4
     19a:	d901      	bls.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     19c:	1e93      	subs	r3, r2, #2
     19e:	442c      	add	r4, r5
     1a0:	eba4 040e 	sub.w	r4, r4, lr
     1a4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1a8:	b11e      	cbz	r6, 1b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x45>
     1aa:	40fc      	lsrs	r4, r7
     1ac:	2300      	movs	r3, #0
     1ae:	6034      	str	r4, [r6, #0]
     1b0:	6073      	str	r3, [r6, #4]
     1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1b6:	4648      	mov	r0, r9
     1b8:	e7dd      	b.n	176 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x9>
     1ba:	4613      	mov	r3, r2
     1bc:	e7f0      	b.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     1be:	b902      	cbnz	r2, 1c2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x55>
     1c0:	deff      	udf	#255	; 0xff
     1c2:	bb87      	cbnz	r7, 226 <CONFIG_FLASH_SIZE+0x26>
     1c4:	1a83      	subs	r3, r0, r2
     1c6:	2101      	movs	r1, #1
     1c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1cc:	b2aa      	uxth	r2, r5
     1ce:	fbb3 fcfe 	udiv	ip, r3, lr
     1d2:	0c20      	lsrs	r0, r4, #16
     1d4:	fb0e 331c 	mls	r3, lr, ip, r3
     1d8:	fb0c f802 	mul.w	r8, ip, r2
     1dc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1e0:	4598      	cmp	r8, r3
     1e2:	d963      	bls.n	2ac <CONFIG_FLASH_SIZE+0xac>
     1e4:	18eb      	adds	r3, r5, r3
     1e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     1ea:	d204      	bcs.n	1f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x89>
     1ec:	4598      	cmp	r8, r3
     1ee:	d902      	bls.n	1f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x89>
     1f0:	f1ac 0002 	sub.w	r0, ip, #2
     1f4:	442b      	add	r3, r5
     1f6:	eba3 0308 	sub.w	r3, r3, r8
     1fa:	b2a4      	uxth	r4, r4
     1fc:	fbb3 fcfe 	udiv	ip, r3, lr
     200:	fb0e 331c 	mls	r3, lr, ip, r3
     204:	fb0c f202 	mul.w	r2, ip, r2
     208:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     20c:	42a2      	cmp	r2, r4
     20e:	d94f      	bls.n	2b0 <CONFIG_FLASH_SIZE+0xb0>
     210:	192c      	adds	r4, r5, r4
     212:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     216:	d204      	bcs.n	222 <CONFIG_FLASH_SIZE+0x22>
     218:	42a2      	cmp	r2, r4
     21a:	d902      	bls.n	222 <CONFIG_FLASH_SIZE+0x22>
     21c:	f1ac 0302 	sub.w	r3, ip, #2
     220:	442c      	add	r4, r5
     222:	1aa4      	subs	r4, r4, r2
     224:	e7be      	b.n	1a4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x37>
     226:	f1c7 0c20 	rsb	ip, r7, #32
     22a:	fa20 f80c 	lsr.w	r8, r0, ip
     22e:	fa00 f307 	lsl.w	r3, r0, r7
     232:	fa24 fc0c 	lsr.w	ip, r4, ip
     236:	40bd      	lsls	r5, r7
     238:	ea4c 0203 	orr.w	r2, ip, r3
     23c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     240:	b2ab      	uxth	r3, r5
     242:	fbb8 fcfe 	udiv	ip, r8, lr
     246:	0c11      	lsrs	r1, r2, #16
     248:	fb0e 801c 	mls	r0, lr, ip, r8
     24c:	fb0c f903 	mul.w	r9, ip, r3
     250:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     254:	4581      	cmp	r9, r0
     256:	fa04 f407 	lsl.w	r4, r4, r7
     25a:	d923      	bls.n	2a4 <CONFIG_FLASH_SIZE+0xa4>
     25c:	1828      	adds	r0, r5, r0
     25e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     262:	d204      	bcs.n	26e <CONFIG_FLASH_SIZE+0x6e>
     264:	4581      	cmp	r9, r0
     266:	d902      	bls.n	26e <CONFIG_FLASH_SIZE+0x6e>
     268:	f1ac 0102 	sub.w	r1, ip, #2
     26c:	4428      	add	r0, r5
     26e:	eba0 0009 	sub.w	r0, r0, r9
     272:	b292      	uxth	r2, r2
     274:	fbb0 fcfe 	udiv	ip, r0, lr
     278:	fb0e 001c 	mls	r0, lr, ip, r0
     27c:	fb0c f803 	mul.w	r8, ip, r3
     280:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     284:	4598      	cmp	r8, r3
     286:	d90f      	bls.n	2a8 <CONFIG_FLASH_SIZE+0xa8>
     288:	18eb      	adds	r3, r5, r3
     28a:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     28e:	d204      	bcs.n	29a <CONFIG_FLASH_SIZE+0x9a>
     290:	4598      	cmp	r8, r3
     292:	d902      	bls.n	29a <CONFIG_FLASH_SIZE+0x9a>
     294:	f1ac 0202 	sub.w	r2, ip, #2
     298:	442b      	add	r3, r5
     29a:	eba3 0308 	sub.w	r3, r3, r8
     29e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2a2:	e791      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     2a4:	4661      	mov	r1, ip
     2a6:	e7e2      	b.n	26e <CONFIG_FLASH_SIZE+0x6e>
     2a8:	4662      	mov	r2, ip
     2aa:	e7f6      	b.n	29a <CONFIG_FLASH_SIZE+0x9a>
     2ac:	4660      	mov	r0, ip
     2ae:	e7a2      	b.n	1f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x89>
     2b0:	4663      	mov	r3, ip
     2b2:	e7b6      	b.n	222 <CONFIG_FLASH_SIZE+0x22>
     2b4:	4283      	cmp	r3, r0
     2b6:	d905      	bls.n	2c4 <CONFIG_FLASH_SIZE+0xc4>
     2b8:	b10e      	cbz	r6, 2be <CONFIG_FLASH_SIZE+0xbe>
     2ba:	e9c6 7000 	strd	r7, r0, [r6]
     2be:	2100      	movs	r1, #0
     2c0:	4608      	mov	r0, r1
     2c2:	e776      	b.n	1b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x45>
     2c4:	fab3 f183 	clz	r1, r3
     2c8:	b981      	cbnz	r1, 2ec <CONFIG_FLASH_SIZE+0xec>
     2ca:	4283      	cmp	r3, r0
     2cc:	d301      	bcc.n	2d2 <CONFIG_FLASH_SIZE+0xd2>
     2ce:	42ba      	cmp	r2, r7
     2d0:	d80a      	bhi.n	2e8 <CONFIG_FLASH_SIZE+0xe8>
     2d2:	1abc      	subs	r4, r7, r2
     2d4:	eb60 0303 	sbc.w	r3, r0, r3
     2d8:	2001      	movs	r0, #1
     2da:	469c      	mov	ip, r3
     2dc:	2e00      	cmp	r6, #0
     2de:	d068      	beq.n	3b2 <CONFIG_FLASH_SIZE+0x1b2>
     2e0:	e9c6 4c00 	strd	r4, ip, [r6]
     2e4:	2100      	movs	r1, #0
     2e6:	e764      	b.n	1b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x45>
     2e8:	4608      	mov	r0, r1
     2ea:	e7f7      	b.n	2dc <CONFIG_FLASH_SIZE+0xdc>
     2ec:	f1c1 0c20 	rsb	ip, r1, #32
     2f0:	408b      	lsls	r3, r1
     2f2:	fa22 f40c 	lsr.w	r4, r2, ip
     2f6:	431c      	orrs	r4, r3
     2f8:	fa02 f501 	lsl.w	r5, r2, r1
     2fc:	fa00 f301 	lsl.w	r3, r0, r1
     300:	fa27 f20c 	lsr.w	r2, r7, ip
     304:	fa20 fb0c 	lsr.w	fp, r0, ip
     308:	ea4f 4914 	mov.w	r9, r4, lsr #16
     30c:	4313      	orrs	r3, r2
     30e:	fbbb f8f9 	udiv	r8, fp, r9
     312:	fa1f fe84 	uxth.w	lr, r4
     316:	fb09 bb18 	mls	fp, r9, r8, fp
     31a:	0c1a      	lsrs	r2, r3, #16
     31c:	fb08 fa0e 	mul.w	sl, r8, lr
     320:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     324:	4592      	cmp	sl, r2
     326:	fa07 f701 	lsl.w	r7, r7, r1
     32a:	d93e      	bls.n	3aa <CONFIG_FLASH_SIZE+0x1aa>
     32c:	18a2      	adds	r2, r4, r2
     32e:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     332:	d204      	bcs.n	33e <CONFIG_FLASH_SIZE+0x13e>
     334:	4592      	cmp	sl, r2
     336:	d902      	bls.n	33e <CONFIG_FLASH_SIZE+0x13e>
     338:	f1a8 0002 	sub.w	r0, r8, #2
     33c:	4422      	add	r2, r4
     33e:	eba2 020a 	sub.w	r2, r2, sl
     342:	b29b      	uxth	r3, r3
     344:	fbb2 f8f9 	udiv	r8, r2, r9
     348:	fb09 2218 	mls	r2, r9, r8, r2
     34c:	fb08 fe0e 	mul.w	lr, r8, lr
     350:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     354:	4596      	cmp	lr, r2
     356:	d92a      	bls.n	3ae <CONFIG_FLASH_SIZE+0x1ae>
     358:	18a2      	adds	r2, r4, r2
     35a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     35e:	d204      	bcs.n	36a <CONFIG_FLASH_SIZE+0x16a>
     360:	4596      	cmp	lr, r2
     362:	d902      	bls.n	36a <CONFIG_FLASH_SIZE+0x16a>
     364:	f1a8 0302 	sub.w	r3, r8, #2
     368:	4422      	add	r2, r4
     36a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     36e:	fba0 9305 	umull	r9, r3, r0, r5
     372:	eba2 020e 	sub.w	r2, r2, lr
     376:	429a      	cmp	r2, r3
     378:	46ce      	mov	lr, r9
     37a:	4698      	mov	r8, r3
     37c:	d302      	bcc.n	384 <CONFIG_FLASH_SIZE+0x184>
     37e:	d106      	bne.n	38e <CONFIG_FLASH_SIZE+0x18e>
     380:	454f      	cmp	r7, r9
     382:	d204      	bcs.n	38e <CONFIG_FLASH_SIZE+0x18e>
     384:	ebb9 0e05 	subs.w	lr, r9, r5
     388:	eb63 0804 	sbc.w	r8, r3, r4
     38c:	3801      	subs	r0, #1
     38e:	b186      	cbz	r6, 3b2 <CONFIG_FLASH_SIZE+0x1b2>
     390:	ebb7 030e 	subs.w	r3, r7, lr
     394:	eb62 0708 	sbc.w	r7, r2, r8
     398:	fa07 fc0c 	lsl.w	ip, r7, ip
     39c:	40cb      	lsrs	r3, r1
     39e:	ea4c 0303 	orr.w	r3, ip, r3
     3a2:	40cf      	lsrs	r7, r1
     3a4:	e9c6 3700 	strd	r3, r7, [r6]
     3a8:	e79c      	b.n	2e4 <CONFIG_FLASH_SIZE+0xe4>
     3aa:	4640      	mov	r0, r8
     3ac:	e7c7      	b.n	33e <CONFIG_FLASH_SIZE+0x13e>
     3ae:	4643      	mov	r3, r8
     3b0:	e7db      	b.n	36a <CONFIG_FLASH_SIZE+0x16a>
     3b2:	4631      	mov	r1, r6
     3b4:	e6fd      	b.n	1b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x45>
	...

000003b8 <thread2_entry>:
/* 
 * Thread to configure GPIO for led0 and to turn the led on.
 */
void
thread2_entry(void *arg1, void *arg2, void *arg3)
{
     3b8:	b510      	push	{r4, lr}
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     3ba:	4810      	ldr	r0, [pc, #64]	; (3fc <thread2_entry+0x44>)
     3bc:	f003 fba2 	bl	3b04 <z_impl_device_get_binding>
	const struct device *dev;
	bool led_stat = true;
	dev = device_get_binding(LED0);

	if (dev == NULL)
     3c0:	4604      	mov	r4, r0
     3c2:	b1c8      	cbz	r0, 3f8 <thread2_entry+0x40>
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
     3c4:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
     3c6:	6881      	ldr	r1, [r0, #8]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
     3c8:	6813      	ldr	r3, [r2, #0]
     3ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     3ce:	6013      	str	r3, [r2, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
     3d0:	680b      	ldr	r3, [r1, #0]
     3d2:	f240 6201 	movw	r2, #1537	; 0x601
     3d6:	2107      	movs	r1, #7
     3d8:	4798      	blx	r3
		return;

	if (gpio_pin_configure(dev, PIN, GPIO_OUTPUT_ACTIVE | FLAGS) < 0)
     3da:	2800      	cmp	r0, #0
     3dc:	db0c      	blt.n	3f8 <thread2_entry+0x40>
		return;

	while (1)
	{
		k_msleep(400);
     3de:	f44f 70c8 	mov.w	r0, #400	; 0x190
     3e2:	f004 fb82 	bl	4aea <k_msleep.isra.0>
		gpio_pin_set(dev, PIN, (int)led_stat);
     3e6:	4620      	mov	r0, r4
     3e8:	2101      	movs	r1, #1
     3ea:	f004 fb70 	bl	4ace <gpio_pin_set.constprop.0.isra.0>
		k_msleep(400);
     3ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
     3f2:	f004 fb7a 	bl	4aea <k_msleep.isra.0>
	while (1)
     3f6:	e7f2      	b.n	3de <thread2_entry+0x26>
	}
     3f8:	bd10      	pop	{r4, pc}
     3fa:	bf00      	nop
     3fc:	00006124 	.word	0x00006124

00000400 <thread1_entry>:
{
     400:	b510      	push	{r4, lr}
     402:	4809      	ldr	r0, [pc, #36]	; (428 <thread1_entry+0x28>)
     404:	f003 fb7e 	bl	3b04 <z_impl_device_get_binding>
	if (dev == NULL)
     408:	4604      	mov	r4, r0
     40a:	b160      	cbz	r0, 426 <thread1_entry+0x26>
		k_msleep(600);
     40c:	f44f 7016 	mov.w	r0, #600	; 0x258
     410:	f004 fb6b 	bl	4aea <k_msleep.isra.0>
		gpio_pin_set(dev, PIN, led_stat);
     414:	4620      	mov	r0, r4
     416:	2100      	movs	r1, #0
     418:	f004 fb59 	bl	4ace <gpio_pin_set.constprop.0.isra.0>
		k_msleep(600);
     41c:	f44f 7016 	mov.w	r0, #600	; 0x258
     420:	f004 fb63 	bl	4aea <k_msleep.isra.0>
	while (1)
     424:	e7f2      	b.n	40c <thread1_entry+0xc>
}
     426:	bd10      	pop	{r4, pc}
     428:	00006124 	.word	0x00006124

0000042c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     42c:	680b      	ldr	r3, [r1, #0]
     42e:	3301      	adds	r3, #1
     430:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     432:	4b01      	ldr	r3, [pc, #4]	; (438 <char_out+0xc>)
     434:	681b      	ldr	r3, [r3, #0]
     436:	4718      	bx	r3
     438:	20000000 	.word	0x20000000

0000043c <__printk_hook_install>:
	_char_out = fn;
     43c:	4b01      	ldr	r3, [pc, #4]	; (444 <__printk_hook_install+0x8>)
     43e:	6018      	str	r0, [r3, #0]
}
     440:	4770      	bx	lr
     442:	bf00      	nop
     444:	20000000 	.word	0x20000000

00000448 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     448:	b507      	push	{r0, r1, r2, lr}
     44a:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     44c:	2100      	movs	r1, #0
{
     44e:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     450:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     452:	4803      	ldr	r0, [pc, #12]	; (460 <vprintk+0x18>)
     454:	a901      	add	r1, sp, #4
     456:	f000 f8e5 	bl	624 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     45a:	b003      	add	sp, #12
     45c:	f85d fb04 	ldr.w	pc, [sp], #4
     460:	0000042d 	.word	0x0000042d

00000464 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     464:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     468:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     46c:	f019 0808 	ands.w	r8, r9, #8
{
     470:	4604      	mov	r4, r0
     472:	4693      	mov	fp, r2
	if (processing) {
     474:	d00d      	beq.n	492 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     476:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     478:	bf0c      	ite	eq
     47a:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     47e:	f049 0920 	orrne.w	r9, r9, #32
     482:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     486:	f38b 8811 	msr	BASEPRI, fp
     48a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     48e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     492:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     496:	2902      	cmp	r1, #2
     498:	d107      	bne.n	4aa <process_event+0x46>
			evt = process_recheck(mgr);
     49a:	4620      	mov	r0, r4
     49c:	f004 fb62 	bl	4b64 <process_recheck>
		if (evt == EVT_NOP) {
     4a0:	2800      	cmp	r0, #0
     4a2:	d0f0      	beq.n	486 <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     4a4:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4a6:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     4a8:	d14e      	bne.n	548 <process_event+0xe4>
			res = mgr->last_res;
     4aa:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4ac:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     4ae:	2f00      	cmp	r7, #0
     4b0:	da15      	bge.n	4de <process_event+0x7a>
		*clients = mgr->clients;
     4b2:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4b4:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     4b8:	e9c4 8800 	strd	r8, r8, [r4]
     4bc:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     4c0:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     4c2:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4c4:	8b21      	ldrh	r1, [r4, #24]
     4c6:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4ca:	45ca      	cmp	sl, r9
     4cc:	d002      	beq.n	4d4 <process_event+0x70>
		if (do_monitors
     4ce:	68a3      	ldr	r3, [r4, #8]
     4d0:	2b00      	cmp	r3, #0
     4d2:	d15a      	bne.n	58a <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     4d4:	b90d      	cbnz	r5, 4da <process_event+0x76>
		    || (transit != NULL)) {
     4d6:	2e00      	cmp	r6, #0
     4d8:	d071      	beq.n	5be <process_event+0x15a>
     4da:	2300      	movs	r3, #0
     4dc:	e056      	b.n	58c <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4de:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     4e2:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     4e4:	2a01      	cmp	r2, #1
     4e6:	d81e      	bhi.n	526 <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4e8:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     4ec:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     4ee:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4f0:	b289      	uxth	r1, r1
     4f2:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     4f6:	d10a      	bne.n	50e <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4f8:	b13d      	cbz	r5, 50a <process_event+0xa6>
     4fa:	8b63      	ldrh	r3, [r4, #26]
     4fc:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     4fe:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     500:	3301      	adds	r3, #1
     502:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     504:	2a00      	cmp	r2, #0
     506:	d1fa      	bne.n	4fe <process_event+0x9a>
     508:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     50a:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     50e:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     510:	4620      	mov	r0, r4
     512:	f004 fb27 	bl	4b64 <process_recheck>
     516:	4606      	mov	r6, r0
     518:	2800      	cmp	r0, #0
     51a:	d0d3      	beq.n	4c4 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     51c:	8b23      	ldrh	r3, [r4, #24]
     51e:	f043 0320 	orr.w	r3, r3, #32
     522:	8323      	strh	r3, [r4, #24]
     524:	e7cd      	b.n	4c2 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     526:	2b04      	cmp	r3, #4
     528:	d10c      	bne.n	544 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     52a:	f021 0107 	bic.w	r1, r1, #7
     52e:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     530:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     532:	4620      	mov	r0, r4
     534:	f004 fb16 	bl	4b64 <process_recheck>
     538:	4605      	mov	r5, r0
     53a:	2800      	cmp	r0, #0
     53c:	d0c1      	beq.n	4c2 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     53e:	f041 0120 	orr.w	r1, r1, #32
     542:	8321      	strh	r1, [r4, #24]
     544:	2500      	movs	r5, #0
     546:	e7bc      	b.n	4c2 <process_event+0x5e>
		} else if (evt == EVT_START) {
     548:	2803      	cmp	r0, #3
     54a:	d109      	bne.n	560 <process_event+0xfc>
			transit = mgr->transitions->start;
     54c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     54e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     552:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     554:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     558:	8323      	strh	r3, [r4, #24]
}
     55a:	2500      	movs	r5, #0
		res = 0;
     55c:	462f      	mov	r7, r5
     55e:	e7b1      	b.n	4c4 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     560:	2804      	cmp	r0, #4
     562:	d106      	bne.n	572 <process_event+0x10e>
			transit = mgr->transitions->stop;
     564:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     566:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     56a:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     56c:	f043 0304 	orr.w	r3, r3, #4
     570:	e7f2      	b.n	558 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     572:	2805      	cmp	r0, #5
     574:	d106      	bne.n	584 <process_event+0x120>
			transit = mgr->transitions->reset;
     576:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     578:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     57c:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     57e:	f043 0305 	orr.w	r3, r3, #5
     582:	e7e9      	b.n	558 <process_event+0xf4>
     584:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     586:	462e      	mov	r6, r5
     588:	e7e8      	b.n	55c <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     58a:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     58c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     590:	8321      	strh	r1, [r4, #24]
     592:	f38b 8811 	msr	BASEPRI, fp
     596:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     59a:	b9fb      	cbnz	r3, 5dc <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
     59c:	bb85      	cbnz	r5, 600 <process_event+0x19c>
			if (transit != NULL) {
     59e:	b116      	cbz	r6, 5a6 <process_event+0x142>
				transit(mgr, transition_complete);
     5a0:	491f      	ldr	r1, [pc, #124]	; (620 <process_event+0x1bc>)
     5a2:	4620      	mov	r0, r4
     5a4:	47b0      	blx	r6
	__asm__ volatile(
     5a6:	f04f 0320 	mov.w	r3, #32
     5aa:	f3ef 8b11 	mrs	fp, BASEPRI
     5ae:	f383 8812 	msr	BASEPRI_MAX, r3
     5b2:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     5b6:	8b23      	ldrh	r3, [r4, #24]
     5b8:	f023 0308 	bic.w	r3, r3, #8
     5bc:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     5be:	8b23      	ldrh	r3, [r4, #24]
     5c0:	06da      	lsls	r2, r3, #27
     5c2:	d525      	bpl.n	610 <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5c4:	f023 0310 	bic.w	r3, r3, #16
     5c8:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     5ca:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     5cc:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     5d0:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     5d4:	2900      	cmp	r1, #0
     5d6:	f47f af5e 	bne.w	496 <process_event+0x32>
out:
     5da:	e754      	b.n	486 <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5dc:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5de:	2900      	cmp	r1, #0
     5e0:	d0dc      	beq.n	59c <process_event+0x138>
	return node->next;
     5e2:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     5e6:	f8d1 b004 	ldr.w	fp, [r1, #4]
     5ea:	463b      	mov	r3, r7
     5ec:	4652      	mov	r2, sl
     5ee:	4620      	mov	r0, r4
     5f0:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5f2:	f1b9 0f00 	cmp.w	r9, #0
     5f6:	d0d1      	beq.n	59c <process_event+0x138>
     5f8:	4649      	mov	r1, r9
     5fa:	f8d9 9000 	ldr.w	r9, [r9]
     5fe:	e7f2      	b.n	5e6 <process_event+0x182>
     600:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     602:	463b      	mov	r3, r7
     604:	4652      	mov	r2, sl
     606:	4620      	mov	r0, r4
     608:	682d      	ldr	r5, [r5, #0]
     60a:	f004 fac7 	bl	4b9c <notify_one>
     60e:	e7c5      	b.n	59c <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     610:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     614:	bf1e      	ittt	ne
     616:	f023 0320 	bicne.w	r3, r3, #32
     61a:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     61c:	2102      	movne	r1, #2
     61e:	e7d5      	b.n	5cc <process_event+0x168>
     620:	00004bc9 	.word	0x00004bc9

00000624 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     628:	b091      	sub	sp, #68	; 0x44
     62a:	468b      	mov	fp, r1
     62c:	9002      	str	r0, [sp, #8]
     62e:	4692      	mov	sl, r2
     630:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     632:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     634:	f89a 0000 	ldrb.w	r0, [sl]
     638:	b908      	cbnz	r0, 63e <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     63a:	4628      	mov	r0, r5
     63c:	e35f      	b.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
		if (*fp != '%') {
     63e:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     640:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     644:	d007      	beq.n	656 <cbvprintf+0x32>
			OUTC('%');
     646:	9b02      	ldr	r3, [sp, #8]
     648:	4659      	mov	r1, fp
     64a:	4798      	blx	r3
     64c:	2800      	cmp	r0, #0
     64e:	f2c0 8356 	blt.w	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     652:	3501      	adds	r5, #1
			break;
     654:	e212      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
		} state = {
     656:	2218      	movs	r2, #24
     658:	2100      	movs	r1, #0
     65a:	a80a      	add	r0, sp, #40	; 0x28
     65c:	f004 fc27 	bl	4eae <memset>
	if (*sp == '%') {
     660:	f89a 3001 	ldrb.w	r3, [sl, #1]
     664:	2b25      	cmp	r3, #37	; 0x25
     666:	d078      	beq.n	75a <cbvprintf+0x136>
     668:	2200      	movs	r2, #0
     66a:	4610      	mov	r0, r2
     66c:	4696      	mov	lr, r2
     66e:	4694      	mov	ip, r2
     670:	4616      	mov	r6, r2
     672:	4639      	mov	r1, r7
		switch (*sp) {
     674:	f817 3b01 	ldrb.w	r3, [r7], #1
     678:	2b2b      	cmp	r3, #43	; 0x2b
     67a:	f000 809d 	beq.w	7b8 <cbvprintf+0x194>
     67e:	f200 8094 	bhi.w	7aa <cbvprintf+0x186>
     682:	2b20      	cmp	r3, #32
     684:	f000 809b 	beq.w	7be <cbvprintf+0x19a>
     688:	2b23      	cmp	r3, #35	; 0x23
     68a:	f000 809b 	beq.w	7c4 <cbvprintf+0x1a0>
     68e:	b12e      	cbz	r6, 69c <cbvprintf+0x78>
     690:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     694:	f046 0604 	orr.w	r6, r6, #4
     698:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     69c:	f1bc 0f00 	cmp.w	ip, #0
     6a0:	d005      	beq.n	6ae <cbvprintf+0x8a>
     6a2:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     6a6:	f046 0608 	orr.w	r6, r6, #8
     6aa:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     6ae:	f1be 0f00 	cmp.w	lr, #0
     6b2:	d005      	beq.n	6c0 <cbvprintf+0x9c>
     6b4:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     6b8:	f046 0610 	orr.w	r6, r6, #16
     6bc:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     6c0:	b128      	cbz	r0, 6ce <cbvprintf+0xaa>
     6c2:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     6c6:	f040 0020 	orr.w	r0, r0, #32
     6ca:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     6ce:	b12a      	cbz	r2, 6dc <cbvprintf+0xb8>
     6d0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     6d8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     6dc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6e0:	f002 0044 	and.w	r0, r2, #68	; 0x44
     6e4:	2844      	cmp	r0, #68	; 0x44
     6e6:	d103      	bne.n	6f0 <cbvprintf+0xcc>
		conv->flag_zero = false;
     6e8:	f36f 1286 	bfc	r2, #6, #1
     6ec:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     6f0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6f4:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     6f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     6fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6fe:	d17b      	bne.n	7f8 <cbvprintf+0x1d4>
		conv->width_star = true;
     700:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     704:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     708:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     70a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     70e:	781a      	ldrb	r2, [r3, #0]
     710:	2a2e      	cmp	r2, #46	; 0x2e
     712:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     716:	bf0c      	ite	eq
     718:	2101      	moveq	r1, #1
     71a:	2100      	movne	r1, #0
     71c:	f361 0241 	bfi	r2, r1, #1, #1
     720:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     724:	d174      	bne.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
	if (*sp == '*') {
     726:	785a      	ldrb	r2, [r3, #1]
     728:	2a2a      	cmp	r2, #42	; 0x2a
     72a:	d06a      	beq.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
	++sp;
     72c:	3301      	adds	r3, #1
	size_t val = 0;
     72e:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     730:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     732:	4618      	mov	r0, r3
     734:	f810 2b01 	ldrb.w	r2, [r0], #1
     738:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     73c:	2f09      	cmp	r7, #9
     73e:	f240 808e 	bls.w	85e <CONFIG_ISR_STACK_SIZE+0x5e>
	conv->unsupported |= ((conv->prec_value < 0)
     742:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     746:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     748:	f3c2 0040 	ubfx	r0, r2, #1, #1
     74c:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     750:	f361 0241 	bfi	r2, r1, #1, #1
     754:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     758:	e05a      	b.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
		conv->specifier = *sp++;
     75a:	f10a 0702 	add.w	r7, sl, #2
     75e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     762:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     766:	07d9      	lsls	r1, r3, #31
     768:	f140 8149 	bpl.w	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
			width = va_arg(ap, int);
     76c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     770:	f1b9 0f00 	cmp.w	r9, #0
     774:	da07      	bge.n	786 <cbvprintf+0x162>
				conv->flag_dash = true;
     776:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     77a:	f042 0204 	orr.w	r2, r2, #4
     77e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     782:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     786:	075a      	lsls	r2, r3, #29
     788:	f140 8142 	bpl.w	a10 <CONFIG_ISR_STACK_SIZE+0x210>
			int arg = va_arg(ap, int);
     78c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     790:	f1b8 0f00 	cmp.w	r8, #0
     794:	f280 8141 	bge.w	a1a <CONFIG_ISR_STACK_SIZE+0x21a>
				conv->prec_present = false;
     798:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     79c:	f36f 0341 	bfc	r3, #1, #1
     7a0:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     7a4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     7a8:	e137      	b.n	a1a <CONFIG_ISR_STACK_SIZE+0x21a>
		switch (*sp) {
     7aa:	2b2d      	cmp	r3, #45	; 0x2d
     7ac:	d00c      	beq.n	7c8 <cbvprintf+0x1a4>
     7ae:	2b30      	cmp	r3, #48	; 0x30
     7b0:	f47f af6d 	bne.w	68e <cbvprintf+0x6a>
			conv->flag_zero = true;
     7b4:	2201      	movs	r2, #1
	} while (loop);
     7b6:	e75c      	b.n	672 <cbvprintf+0x4e>
			conv->flag_plus = true;
     7b8:	f04f 0c01 	mov.w	ip, #1
     7bc:	e759      	b.n	672 <cbvprintf+0x4e>
			conv->flag_space = true;
     7be:	f04f 0e01 	mov.w	lr, #1
     7c2:	e756      	b.n	672 <cbvprintf+0x4e>
			conv->flag_hash = true;
     7c4:	2001      	movs	r0, #1
     7c6:	e754      	b.n	672 <cbvprintf+0x4e>
		switch (*sp) {
     7c8:	2601      	movs	r6, #1
     7ca:	e752      	b.n	672 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     7cc:	fb0c 0202 	mla	r2, ip, r2, r0
     7d0:	3a30      	subs	r2, #48	; 0x30
     7d2:	4633      	mov	r3, r6
     7d4:	461e      	mov	r6, r3
     7d6:	f816 0b01 	ldrb.w	r0, [r6], #1
     7da:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     7de:	2f09      	cmp	r7, #9
     7e0:	d9f4      	bls.n	7cc <cbvprintf+0x1a8>
	if (sp != wp) {
     7e2:	4299      	cmp	r1, r3
     7e4:	d093      	beq.n	70e <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     7e6:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     7ea:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     7ec:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     7ee:	f362 0141 	bfi	r1, r2, #1, #1
     7f2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     7f6:	e78a      	b.n	70e <cbvprintf+0xea>
     7f8:	460b      	mov	r3, r1
	size_t val = 0;
     7fa:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7fc:	f04f 0c0a 	mov.w	ip, #10
     800:	e7e8      	b.n	7d4 <cbvprintf+0x1b0>
		conv->prec_star = true;
     802:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     806:	f042 0204 	orr.w	r2, r2, #4
     80a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     80e:	3302      	adds	r3, #2
	switch (*sp) {
     810:	461f      	mov	r7, r3
     812:	f817 2b01 	ldrb.w	r2, [r7], #1
     816:	2a6c      	cmp	r2, #108	; 0x6c
     818:	d041      	beq.n	89e <CONFIG_ISR_STACK_SIZE+0x9e>
     81a:	d825      	bhi.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     81c:	2a68      	cmp	r2, #104	; 0x68
     81e:	d02b      	beq.n	878 <CONFIG_ISR_STACK_SIZE+0x78>
     820:	2a6a      	cmp	r2, #106	; 0x6a
     822:	d046      	beq.n	8b2 <CONFIG_ISR_STACK_SIZE+0xb2>
     824:	2a4c      	cmp	r2, #76	; 0x4c
     826:	d04c      	beq.n	8c2 <CONFIG_ISR_STACK_SIZE+0xc2>
     828:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     82a:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     82e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     832:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     836:	2a78      	cmp	r2, #120	; 0x78
     838:	f200 80d9 	bhi.w	9ee <CONFIG_ISR_STACK_SIZE+0x1ee>
     83c:	2a57      	cmp	r2, #87	; 0x57
     83e:	d84d      	bhi.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
     840:	2a41      	cmp	r2, #65	; 0x41
     842:	d003      	beq.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
     844:	3a45      	subs	r2, #69	; 0x45
     846:	2a02      	cmp	r2, #2
     848:	f200 80d1 	bhi.w	9ee <CONFIG_ISR_STACK_SIZE+0x1ee>
		conv->specifier_cat = SPECIFIER_FP;
     84c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     850:	2204      	movs	r2, #4
     852:	f362 0302 	bfi	r3, r2, #0, #3
     856:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     85a:	2301      	movs	r3, #1
			break;
     85c:	e09e      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
		val = 10U * val + *sp++ - '0';
     85e:	fb06 2101 	mla	r1, r6, r1, r2
     862:	3930      	subs	r1, #48	; 0x30
     864:	4603      	mov	r3, r0
     866:	e764      	b.n	732 <cbvprintf+0x10e>
	switch (*sp) {
     868:	2a74      	cmp	r2, #116	; 0x74
     86a:	d026      	beq.n	8ba <CONFIG_ISR_STACK_SIZE+0xba>
     86c:	2a7a      	cmp	r2, #122	; 0x7a
     86e:	d1db      	bne.n	828 <CONFIG_ISR_STACK_SIZE+0x28>
		conv->length_mod = LENGTH_Z;
     870:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     874:	2206      	movs	r2, #6
     876:	e00d      	b.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
		if (*++sp == 'h') {
     878:	785a      	ldrb	r2, [r3, #1]
     87a:	2a68      	cmp	r2, #104	; 0x68
     87c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     880:	d106      	bne.n	890 <CONFIG_ISR_STACK_SIZE+0x90>
			conv->length_mod = LENGTH_HH;
     882:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     884:	f361 02c6 	bfi	r2, r1, #3, #4
     888:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     88c:	1c9f      	adds	r7, r3, #2
     88e:	e7cc      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
			conv->length_mod = LENGTH_H;
     890:	4613      	mov	r3, r2
     892:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     894:	f362 03c6 	bfi	r3, r2, #3, #4
     898:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     89c:	e7c5      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
		if (*++sp == 'l') {
     89e:	785a      	ldrb	r2, [r3, #1]
     8a0:	2a6c      	cmp	r2, #108	; 0x6c
     8a2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8a6:	d101      	bne.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
			conv->length_mod = LENGTH_LL;
     8a8:	2104      	movs	r1, #4
     8aa:	e7eb      	b.n	884 <CONFIG_ISR_STACK_SIZE+0x84>
			conv->length_mod = LENGTH_L;
     8ac:	4613      	mov	r3, r2
     8ae:	2203      	movs	r2, #3
     8b0:	e7f0      	b.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
		conv->length_mod = LENGTH_J;
     8b2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8b6:	2205      	movs	r2, #5
     8b8:	e7ec      	b.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
		conv->length_mod = LENGTH_T;
     8ba:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8be:	2207      	movs	r2, #7
     8c0:	e7e8      	b.n	894 <CONFIG_ISR_STACK_SIZE+0x94>
		conv->unsupported = true;
     8c2:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     8c6:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     8ca:	f023 0302 	bic.w	r3, r3, #2
     8ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     8d2:	f043 0302 	orr.w	r3, r3, #2
     8d6:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     8da:	e7a6      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
	switch (conv->specifier) {
     8dc:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     8e0:	2920      	cmp	r1, #32
     8e2:	f200 8084 	bhi.w	9ee <CONFIG_ISR_STACK_SIZE+0x1ee>
     8e6:	a001      	add	r0, pc, #4	; (adr r0, 8ec <CONFIG_ISR_STACK_SIZE+0xec>)
     8e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     8ec:	000009b1 	.word	0x000009b1
     8f0:	000009ef 	.word	0x000009ef
     8f4:	000009ef 	.word	0x000009ef
     8f8:	000009ef 	.word	0x000009ef
     8fc:	000009ef 	.word	0x000009ef
     900:	000009ef 	.word	0x000009ef
     904:	000009ef 	.word	0x000009ef
     908:	000009ef 	.word	0x000009ef
     90c:	000009ef 	.word	0x000009ef
     910:	0000084d 	.word	0x0000084d
     914:	000009ef 	.word	0x000009ef
     918:	000009b1 	.word	0x000009b1
     91c:	00000971 	.word	0x00000971
     920:	0000084d 	.word	0x0000084d
     924:	0000084d 	.word	0x0000084d
     928:	0000084d 	.word	0x0000084d
     92c:	000009ef 	.word	0x000009ef
     930:	00000971 	.word	0x00000971
     934:	000009ef 	.word	0x000009ef
     938:	000009ef 	.word	0x000009ef
     93c:	000009ef 	.word	0x000009ef
     940:	000009ef 	.word	0x000009ef
     944:	000009b9 	.word	0x000009b9
     948:	000009b1 	.word	0x000009b1
     94c:	000009d5 	.word	0x000009d5
     950:	000009ef 	.word	0x000009ef
     954:	000009ef 	.word	0x000009ef
     958:	000009d5 	.word	0x000009d5
     95c:	000009ef 	.word	0x000009ef
     960:	000009b1 	.word	0x000009b1
     964:	000009ef 	.word	0x000009ef
     968:	000009ef 	.word	0x000009ef
     96c:	000009b1 	.word	0x000009b1
		conv->specifier_cat = SPECIFIER_SINT;
     970:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     974:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     976:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     97a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     97e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     980:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     984:	bf02      	ittt	eq
     986:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     98a:	f041 0101 	orreq.w	r1, r1, #1
     98e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     992:	2a63      	cmp	r2, #99	; 0x63
     994:	d131      	bne.n	9fa <CONFIG_ISR_STACK_SIZE+0x1fa>
			unsupported = (conv->length_mod != LENGTH_NONE);
     996:	3b00      	subs	r3, #0
     998:	bf18      	it	ne
     99a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     99c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     9a0:	f3c2 0140 	ubfx	r1, r2, #1, #1
     9a4:	430b      	orrs	r3, r1
     9a6:	f363 0241 	bfi	r2, r3, #1, #1
     9aa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     9ae:	e6d8      	b.n	762 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     9b0:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     9b4:	2002      	movs	r0, #2
     9b6:	e7de      	b.n	976 <CONFIG_ISR_STACK_SIZE+0x176>
		conv->specifier_cat = SPECIFIER_PTR;
     9b8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     9bc:	f003 0378 	and.w	r3, r3, #120	; 0x78
     9c0:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     9c4:	2103      	movs	r1, #3
     9c6:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9ca:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     9cc:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     9d0:	4143      	adcs	r3, r0
     9d2:	e7e3      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
		conv->specifier_cat = SPECIFIER_PTR;
     9d4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     9d8:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     9da:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     9de:	f361 0202 	bfi	r2, r1, #0, #3
     9e2:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     9e6:	bf14      	ite	ne
     9e8:	2301      	movne	r3, #1
     9ea:	2300      	moveq	r3, #0
     9ec:	e7d6      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
		conv->invalid = true;
     9ee:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     9f2:	f043 0301 	orr.w	r3, r3, #1
     9f6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     9fa:	2300      	movs	r3, #0
     9fc:	e7ce      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
		} else if (conv->width_present) {
     9fe:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     a02:	2a00      	cmp	r2, #0
			width = conv->width_value;
     a04:	bfb4      	ite	lt
     a06:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     a0a:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     a0e:	e6ba      	b.n	786 <cbvprintf+0x162>
		} else if (conv->prec_present) {
     a10:	079b      	lsls	r3, r3, #30
     a12:	f57f aec7 	bpl.w	7a4 <cbvprintf+0x180>
			precision = conv->prec_value;
     a16:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     a1a:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     a1e:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a20:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     a24:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     a28:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a2c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a2e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a32:	d138      	bne.n	aa6 <CONFIG_ISR_STACK_SIZE+0x2a6>
			switch (length_mod) {
     a34:	1ecb      	subs	r3, r1, #3
     a36:	2b04      	cmp	r3, #4
     a38:	d822      	bhi.n	a80 <CONFIG_ISR_STACK_SIZE+0x280>
     a3a:	e8df f003 	tbb	[pc, r3]
     a3e:	0903      	.short	0x0903
     a40:	2109      	.short	0x2109
     a42:	21          	.byte	0x21
     a43:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     a44:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
     a48:	17da      	asrs	r2, r3, #31
     a4a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
     a4e:	e006      	b.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
					(sint_value_type)va_arg(ap, intmax_t);
     a50:	3407      	adds	r4, #7
     a52:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     a56:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     a5a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     a5e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a62:	f013 0603 	ands.w	r6, r3, #3
     a66:	d056      	beq.n	b16 <CONFIG_ISR_STACK_SIZE+0x316>
			OUTS(sp, fp);
     a68:	9802      	ldr	r0, [sp, #8]
     a6a:	463b      	mov	r3, r7
     a6c:	4652      	mov	r2, sl
     a6e:	4659      	mov	r1, fp
     a70:	f004 f9c4 	bl	4dfc <outs>
     a74:	2800      	cmp	r0, #0
     a76:	f2c0 8142 	blt.w	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     a7a:	4405      	add	r5, r0
			continue;
     a7c:	46ba      	mov	sl, r7
     a7e:	e5d9      	b.n	634 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a80:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a84:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a86:	ea4f 72e3 	mov.w	r2, r3, asr #31
     a8a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a8e:	d105      	bne.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
				value->uint = (unsigned char)value->uint;
     a90:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     a94:	930a      	str	r3, [sp, #40]	; 0x28
     a96:	2300      	movs	r3, #0
     a98:	930b      	str	r3, [sp, #44]	; 0x2c
     a9a:	e7e0      	b.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
			} else if (length_mod == LENGTH_H) {
     a9c:	2902      	cmp	r1, #2
     a9e:	d1de      	bne.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
				value->sint = (short)value->sint;
     aa0:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
     aa4:	e7d0      	b.n	a48 <CONFIG_ISR_STACK_SIZE+0x248>
		} else if (specifier_cat == SPECIFIER_UINT) {
     aa6:	2b02      	cmp	r3, #2
     aa8:	d123      	bne.n	af2 <CONFIG_ISR_STACK_SIZE+0x2f2>
			switch (length_mod) {
     aaa:	1ecb      	subs	r3, r1, #3
     aac:	2b04      	cmp	r3, #4
     aae:	d813      	bhi.n	ad8 <CONFIG_ISR_STACK_SIZE+0x2d8>
     ab0:	e8df f003 	tbb	[pc, r3]
     ab4:	120a0a03 	.word	0x120a0a03
     ab8:	12          	.byte	0x12
     ab9:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     aba:	6822      	ldr	r2, [r4, #0]
     abc:	920a      	str	r2, [sp, #40]	; 0x28
     abe:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
     ac0:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
     ac2:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     ac4:	4604      	mov	r4, r0
     ac6:	e7ca      	b.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
					(uint_value_type)va_arg(ap,
     ac8:	1de0      	adds	r0, r4, #7
     aca:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
     ace:	e8f0 2302 	ldrd	r2, r3, [r0], #8
     ad2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
     ad6:	e7f5      	b.n	ac4 <CONFIG_ISR_STACK_SIZE+0x2c4>
					(uint_value_type)va_arg(ap, size_t);
     ad8:	f854 3b04 	ldr.w	r3, [r4], #4
     adc:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     ade:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
     ae0:	f04f 0300 	mov.w	r3, #0
     ae4:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     ae6:	d0d3      	beq.n	a90 <CONFIG_ISR_STACK_SIZE+0x290>
			} else if (length_mod == LENGTH_H) {
     ae8:	2902      	cmp	r1, #2
     aea:	d1b8      	bne.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
				value->uint = (unsigned short)value->uint;
     aec:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     af0:	e7d0      	b.n	a94 <CONFIG_ISR_STACK_SIZE+0x294>
		} else if (specifier_cat == SPECIFIER_FP) {
     af2:	2b04      	cmp	r3, #4
     af4:	d109      	bne.n	b0a <CONFIG_ISR_STACK_SIZE+0x30a>
					(sint_value_type)va_arg(ap, long long);
     af6:	1de3      	adds	r3, r4, #7
     af8:	f023 0307 	bic.w	r3, r3, #7
     afc:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
     b00:	e9d3 2300 	ldrd	r2, r3, [r3]
     b04:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     b08:	e7a9      	b.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
		} else if (specifier_cat == SPECIFIER_PTR) {
     b0a:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     b0c:	bf04      	itt	eq
     b0e:	f854 3b04 	ldreq.w	r3, [r4], #4
     b12:	930a      	streq	r3, [sp, #40]	; 0x28
     b14:	e7a3      	b.n	a5e <CONFIG_ISR_STACK_SIZE+0x25e>
		switch (conv->specifier) {
     b16:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     b1a:	2878      	cmp	r0, #120	; 0x78
     b1c:	d8ae      	bhi.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
     b1e:	2862      	cmp	r0, #98	; 0x62
     b20:	d822      	bhi.n	b68 <CONFIG_ISR_STACK_SIZE+0x368>
     b22:	2825      	cmp	r0, #37	; 0x25
     b24:	f43f ad8f 	beq.w	646 <cbvprintf+0x22>
     b28:	2858      	cmp	r0, #88	; 0x58
     b2a:	d1a7      	bne.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b2c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     b30:	9300      	str	r3, [sp, #0]
     b32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     b36:	ab04      	add	r3, sp, #16
     b38:	aa0c      	add	r2, sp, #48	; 0x30
     b3a:	f004 f919 	bl	4d70 <encode_uint>
     b3e:	4682      	mov	sl, r0
			if (precision >= 0) {
     b40:	f1b8 0f00 	cmp.w	r8, #0
     b44:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     b48:	db0c      	blt.n	b64 <CONFIG_ISR_STACK_SIZE+0x364>
				conv->flag_zero = false;
     b4a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     b4e:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     b52:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     b56:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     b58:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     b5c:	d902      	bls.n	b64 <CONFIG_ISR_STACK_SIZE+0x364>
					conv->pad0_value = precision - (int)len;
     b5e:	eba8 0303 	sub.w	r3, r8, r3
     b62:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     b64:	4680      	mov	r8, r0
     b66:	e03d      	b.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
		switch (conv->specifier) {
     b68:	3863      	subs	r0, #99	; 0x63
     b6a:	2815      	cmp	r0, #21
     b6c:	d886      	bhi.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
     b6e:	a201      	add	r2, pc, #4	; (adr r2, b74 <CONFIG_ISR_STACK_SIZE+0x374>)
     b70:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     b74:	00000bf5 	.word	0x00000bf5
     b78:	00000c59 	.word	0x00000c59
     b7c:	00000a7d 	.word	0x00000a7d
     b80:	00000a7d 	.word	0x00000a7d
     b84:	00000a7d 	.word	0x00000a7d
     b88:	00000a7d 	.word	0x00000a7d
     b8c:	00000c59 	.word	0x00000c59
     b90:	00000a7d 	.word	0x00000a7d
     b94:	00000a7d 	.word	0x00000a7d
     b98:	00000a7d 	.word	0x00000a7d
     b9c:	00000a7d 	.word	0x00000a7d
     ba0:	00000cb3 	.word	0x00000cb3
     ba4:	00000c81 	.word	0x00000c81
     ba8:	00000c85 	.word	0x00000c85
     bac:	00000a7d 	.word	0x00000a7d
     bb0:	00000a7d 	.word	0x00000a7d
     bb4:	00000bcd 	.word	0x00000bcd
     bb8:	00000a7d 	.word	0x00000a7d
     bbc:	00000c81 	.word	0x00000c81
     bc0:	00000a7d 	.word	0x00000a7d
     bc4:	00000a7d 	.word	0x00000a7d
     bc8:	00000c81 	.word	0x00000c81
			if (precision >= 0) {
     bcc:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     bd0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     bd4:	db0a      	blt.n	bec <CONFIG_ISR_STACK_SIZE+0x3ec>
				len = strnlen(bps, precision);
     bd6:	4641      	mov	r1, r8
     bd8:	4650      	mov	r0, sl
     bda:	f004 f948 	bl	4e6e <strnlen>
			bpe = bps + len;
     bde:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     be2:	2600      	movs	r6, #0
		if (bps == NULL) {
     be4:	f1ba 0f00 	cmp.w	sl, #0
     be8:	d10c      	bne.n	c04 <CONFIG_ISR_STACK_SIZE+0x404>
     bea:	e747      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
				len = strlen(bps);
     bec:	4650      	mov	r0, sl
     bee:	f004 f937 	bl	4e60 <strlen>
     bf2:	e7f4      	b.n	bde <CONFIG_ISR_STACK_SIZE+0x3de>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     bf6:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     bfa:	2600      	movs	r6, #0
			bps = buf;
     bfc:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
     c00:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
     c04:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     c08:	b106      	cbz	r6, c0c <CONFIG_ISR_STACK_SIZE+0x40c>
			nj_len += 1U;
     c0a:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     c0c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     c10:	06d0      	lsls	r0, r2, #27
     c12:	d568      	bpl.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
			nj_len += 2U;
     c14:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     c16:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     c18:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     c1a:	bf48      	it	mi
     c1c:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     c1e:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     c20:	bf48      	it	mi
     c22:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     c24:	f1b9 0f00 	cmp.w	r9, #0
     c28:	dd76      	ble.n	d18 <CONFIG_ISR_STACK_SIZE+0x518>
			if (!conv->flag_dash) {
     c2a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     c2e:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     c32:	f3c2 0380 	ubfx	r3, r2, #2, #1
     c36:	9303      	str	r3, [sp, #12]
     c38:	0753      	lsls	r3, r2, #29
     c3a:	d46d      	bmi.n	d18 <CONFIG_ISR_STACK_SIZE+0x518>
				if (conv->flag_zero) {
     c3c:	0650      	lsls	r0, r2, #25
     c3e:	d561      	bpl.n	d04 <CONFIG_ISR_STACK_SIZE+0x504>
					if (sign != 0) {
     c40:	b146      	cbz	r6, c54 <CONFIG_ISR_STACK_SIZE+0x454>
						OUTC(sign);
     c42:	9b02      	ldr	r3, [sp, #8]
     c44:	4659      	mov	r1, fp
     c46:	4630      	mov	r0, r6
     c48:	4798      	blx	r3
     c4a:	2800      	cmp	r0, #0
     c4c:	db57      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
						sign = 0;
     c4e:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     c50:	3501      	adds	r5, #1
						sign = 0;
     c52:	461e      	mov	r6, r3
					pad = '0';
     c54:	2330      	movs	r3, #48	; 0x30
     c56:	e056      	b.n	d06 <CONFIG_ISR_STACK_SIZE+0x506>
			if (conv->flag_plus) {
     c58:	071e      	lsls	r6, r3, #28
     c5a:	d40f      	bmi.n	c7c <CONFIG_ISR_STACK_SIZE+0x47c>
				sign = ' ';
     c5c:	f013 0610 	ands.w	r6, r3, #16
     c60:	bf18      	it	ne
     c62:	2620      	movne	r6, #32
			sint = value->sint;
     c64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     c68:	2b00      	cmp	r3, #0
     c6a:	f6bf af5f 	bge.w	b2c <CONFIG_ISR_STACK_SIZE+0x32c>
				value->uint = (uint_value_type)-sint;
     c6e:	4252      	negs	r2, r2
     c70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     c78:	262d      	movs	r6, #45	; 0x2d
     c7a:	e757      	b.n	b2c <CONFIG_ISR_STACK_SIZE+0x32c>
				sign = '+';
     c7c:	262b      	movs	r6, #43	; 0x2b
     c7e:	e7f1      	b.n	c64 <CONFIG_ISR_STACK_SIZE+0x464>
		switch (conv->specifier) {
     c80:	2600      	movs	r6, #0
     c82:	e753      	b.n	b2c <CONFIG_ISR_STACK_SIZE+0x32c>
			if (value->ptr != NULL) {
     c84:	980a      	ldr	r0, [sp, #40]	; 0x28
     c86:	b340      	cbz	r0, cda <CONFIG_ISR_STACK_SIZE+0x4da>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c88:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c8c:	9300      	str	r3, [sp, #0]
     c8e:	aa0c      	add	r2, sp, #48	; 0x30
     c90:	ab04      	add	r3, sp, #16
     c92:	2100      	movs	r1, #0
     c94:	f004 f86c 	bl	4d70 <encode_uint>
				conv->altform_0c = true;
     c98:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     c9c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     ca0:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     ca4:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     ca8:	4682      	mov	sl, r0
				conv->altform_0c = true;
     caa:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     cae:	2600      	movs	r6, #0
				goto prec_int_pad0;
     cb0:	e746      	b.n	b40 <CONFIG_ISR_STACK_SIZE+0x340>
				store_count(conv, value->ptr, count);
     cb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     cb4:	2907      	cmp	r1, #7
     cb6:	f63f aee1 	bhi.w	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
     cba:	e8df f001 	tbb	[pc, r1]
     cbe:	040c      	.short	0x040c
     cc0:	08080c06 	.word	0x08080c06
     cc4:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
     cc6:	701d      	strb	r5, [r3, #0]
		break;
     cc8:	e6d8      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
		*(short *)dp = (short)count;
     cca:	801d      	strh	r5, [r3, #0]
		break;
     ccc:	e6d6      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
		*(intmax_t *)dp = (intmax_t)count;
     cce:	17ea      	asrs	r2, r5, #31
     cd0:	e9c3 5200 	strd	r5, r2, [r3]
		break;
     cd4:	e6d2      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     cd6:	601d      	str	r5, [r3, #0]
		break;
     cd8:	e6d0      	b.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
			bps = "(nil)";
     cda:	f8df a0c8 	ldr.w	sl, [pc, #200]	; da4 <CONFIG_ISR_STACK_SIZE+0x5a4>
     cde:	4606      	mov	r6, r0
			bpe = bps + 5;
     ce0:	f10a 0805 	add.w	r8, sl, #5
     ce4:	e78e      	b.n	c04 <CONFIG_ISR_STACK_SIZE+0x404>
		} else if (conv->altform_0) {
     ce6:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     ce8:	bf48      	it	mi
     cea:	3301      	addmi	r3, #1
     cec:	e793      	b.n	c16 <CONFIG_ISR_STACK_SIZE+0x416>
					OUTC(pad);
     cee:	4618      	mov	r0, r3
     cf0:	9303      	str	r3, [sp, #12]
     cf2:	4659      	mov	r1, fp
     cf4:	9b02      	ldr	r3, [sp, #8]
     cf6:	4798      	blx	r3
     cf8:	2800      	cmp	r0, #0
     cfa:	9b03      	ldr	r3, [sp, #12]
     cfc:	da04      	bge.n	d08 <CONFIG_ISR_STACK_SIZE+0x508>
#undef OUTS
#undef OUTC
}
     cfe:	b011      	add	sp, #68	; 0x44
     d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     d04:	2320      	movs	r3, #32
     d06:	444d      	add	r5, r9
     d08:	464a      	mov	r2, r9
				while (width-- > 0) {
     d0a:	2a00      	cmp	r2, #0
     d0c:	eba5 0109 	sub.w	r1, r5, r9
     d10:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
     d14:	dceb      	bgt.n	cee <CONFIG_ISR_STACK_SIZE+0x4ee>
     d16:	460d      	mov	r5, r1
		if (sign != 0) {
     d18:	b136      	cbz	r6, d28 <CONFIG_ISR_STACK_SIZE+0x528>
			OUTC(sign);
     d1a:	9b02      	ldr	r3, [sp, #8]
     d1c:	4659      	mov	r1, fp
     d1e:	4630      	mov	r0, r6
     d20:	4798      	blx	r3
     d22:	2800      	cmp	r0, #0
     d24:	dbeb      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d26:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d28:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d2c:	06d9      	lsls	r1, r3, #27
     d2e:	d401      	bmi.n	d34 <CONFIG_ISR_STACK_SIZE+0x534>
     d30:	071a      	lsls	r2, r3, #28
     d32:	d506      	bpl.n	d42 <CONFIG_ISR_STACK_SIZE+0x542>
				OUTC('0');
     d34:	9b02      	ldr	r3, [sp, #8]
     d36:	4659      	mov	r1, fp
     d38:	2030      	movs	r0, #48	; 0x30
     d3a:	4798      	blx	r3
     d3c:	2800      	cmp	r0, #0
     d3e:	dbde      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d40:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d42:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d46:	06db      	lsls	r3, r3, #27
     d48:	d507      	bpl.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
				OUTC(conv->specifier);
     d4a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     d4e:	9b02      	ldr	r3, [sp, #8]
     d50:	4659      	mov	r1, fp
     d52:	4798      	blx	r3
     d54:	2800      	cmp	r0, #0
     d56:	dbd2      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d58:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d5a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     d5c:	442e      	add	r6, r5
     d5e:	1b73      	subs	r3, r6, r5
     d60:	2b00      	cmp	r3, #0
     d62:	dc16      	bgt.n	d92 <CONFIG_ISR_STACK_SIZE+0x592>
			OUTS(bps, bpe);
     d64:	9802      	ldr	r0, [sp, #8]
     d66:	4643      	mov	r3, r8
     d68:	4652      	mov	r2, sl
     d6a:	4659      	mov	r1, fp
     d6c:	f004 f846 	bl	4dfc <outs>
     d70:	2800      	cmp	r0, #0
     d72:	dbc4      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d74:	4405      	add	r5, r0
		while (width > 0) {
     d76:	44a9      	add	r9, r5
     d78:	eba9 0305 	sub.w	r3, r9, r5
     d7c:	2b00      	cmp	r3, #0
     d7e:	f77f ae7d 	ble.w	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
			OUTC(' ');
     d82:	9b02      	ldr	r3, [sp, #8]
     d84:	4659      	mov	r1, fp
     d86:	2020      	movs	r0, #32
     d88:	4798      	blx	r3
     d8a:	2800      	cmp	r0, #0
     d8c:	dbb7      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d8e:	3501      	adds	r5, #1
			--width;
     d90:	e7f2      	b.n	d78 <CONFIG_ISR_STACK_SIZE+0x578>
				OUTC('0');
     d92:	9b02      	ldr	r3, [sp, #8]
     d94:	4659      	mov	r1, fp
     d96:	2030      	movs	r0, #48	; 0x30
     d98:	4798      	blx	r3
     d9a:	2800      	cmp	r0, #0
     d9c:	dbaf      	blt.n	cfe <CONFIG_ISR_STACK_SIZE+0x4fe>
     d9e:	3501      	adds	r5, #1
     da0:	e7dd      	b.n	d5e <CONFIG_ISR_STACK_SIZE+0x55e>
     da2:	bf00      	nop
     da4:	00006144 	.word	0x00006144

00000da8 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     dac:	4605      	mov	r5, r0
     dae:	f04f 0320 	mov.w	r3, #32
     db2:	f3ef 8611 	mrs	r6, BASEPRI
     db6:	f383 8812 	msr	BASEPRI_MAX, r3
     dba:	f3bf 8f6f 	isb	sy
	return list->head;
     dbe:	4b0e      	ldr	r3, [pc, #56]	; (df8 <pm_state_notify+0x50>)
     dc0:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     dc2:	b19c      	cbz	r4, dec <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     dc4:	4f0d      	ldr	r7, [pc, #52]	; (dfc <pm_state_notify+0x54>)
     dc6:	f8df 8038 	ldr.w	r8, [pc, #56]	; e00 <pm_state_notify+0x58>
     dca:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
     dce:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     dd2:	2d00      	cmp	r5, #0
     dd4:	bf08      	it	eq
     dd6:	4613      	moveq	r3, r2
		if (callback) {
     dd8:	b12b      	cbz	r3, de6 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     dda:	f898 2014 	ldrb.w	r2, [r8, #20]
     dde:	fb09 f202 	mul.w	r2, r9, r2
     de2:	5cb8      	ldrb	r0, [r7, r2]
     de4:	4798      	blx	r3
	return node->next;
     de6:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     de8:	2c00      	cmp	r4, #0
     dea:	d1f0      	bne.n	dce <pm_state_notify+0x26>
	__asm__ volatile(
     dec:	f386 8811 	msr	BASEPRI, r6
     df0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     df8:	20000590 	.word	0x20000590
     dfc:	20000598 	.word	0x20000598
     e00:	20000778 	.word	0x20000778

00000e04 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e04:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
     e06:	2301      	movs	r3, #1
     e08:	f000 001f 	and.w	r0, r0, #31
     e0c:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e10:	4b07      	ldr	r3, [pc, #28]	; (e30 <atomic_clear_bit.constprop.0+0x2c>)
     e12:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e16:	43c0      	mvns	r0, r0
     e18:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     e1c:	e853 2f00 	ldrex	r2, [r3]
     e20:	4002      	ands	r2, r0
     e22:	e843 2100 	strex	r1, r2, [r3]
     e26:	2900      	cmp	r1, #0
     e28:	d1f8      	bne.n	e1c <atomic_clear_bit.constprop.0+0x18>
     e2a:	f3bf 8f5b 	dmb	ish
}
     e2e:	4770      	bx	lr
     e30:	200005a4 	.word	0x200005a4

00000e34 <pm_system_resume>:

void pm_system_resume(void)
{
     e34:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
     e36:	4b1d      	ldr	r3, [pc, #116]	; (eac <pm_system_resume+0x78>)
     e38:	7d1c      	ldrb	r4, [r3, #20]
     e3a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     e3e:	f004 031f 	and.w	r3, r4, #31
     e42:	2201      	movs	r2, #1
     e44:	409a      	lsls	r2, r3
     e46:	4b1a      	ldr	r3, [pc, #104]	; (eb0 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e48:	0961      	lsrs	r1, r4, #5
{
     e4a:	b085      	sub	sp, #20
     e4c:	43d0      	mvns	r0, r2
     e4e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     e52:	e853 1f00 	ldrex	r1, [r3]
     e56:	ea01 0500 	and.w	r5, r1, r0
     e5a:	e843 5c00 	strex	ip, r5, [r3]
     e5e:	f1bc 0f00 	cmp.w	ip, #0
     e62:	d1f6      	bne.n	e52 <pm_system_resume+0x1e>
     e64:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     e68:	4211      	tst	r1, r2
     e6a:	d017      	beq.n	e9c <pm_system_resume+0x68>
		exit_pos_ops(z_cpus_pm_state[id]);
     e6c:	4d11      	ldr	r5, [pc, #68]	; (eb4 <pm_system_resume+0x80>)
     e6e:	220c      	movs	r2, #12
     e70:	fb02 5204 	mla	r2, r2, r4, r5
     e74:	ca07      	ldmia	r2, {r0, r1, r2}
     e76:	ab01      	add	r3, sp, #4
     e78:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
     e7c:	4a0e      	ldr	r2, [pc, #56]	; (eb8 <pm_system_resume+0x84>)
     e7e:	b17a      	cbz	r2, ea0 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
     e80:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     e84:	f004 f832 	bl	4eec <pm_power_state_exit_post_ops>
		pm_state_notify(false);
     e88:	2000      	movs	r0, #0
     e8a:	f7ff ff8d 	bl	da8 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e8e:	230c      	movs	r3, #12
     e90:	435c      	muls	r4, r3
     e92:	192a      	adds	r2, r5, r4
     e94:	2300      	movs	r3, #0
     e96:	512b      	str	r3, [r5, r4]
     e98:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     e9c:	b005      	add	sp, #20
     e9e:	bd30      	pop	{r4, r5, pc}
     ea0:	f382 8811 	msr	BASEPRI, r2
     ea4:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     ea8:	e7ee      	b.n	e88 <pm_system_resume+0x54>
     eaa:	bf00      	nop
     eac:	20000778 	.word	0x20000778
     eb0:	200005a8 	.word	0x200005a8
     eb4:	20000598 	.word	0x20000598
     eb8:	00004eed 	.word	0x00004eed

00000ebc <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     ebc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     ec0:	4b35      	ldr	r3, [pc, #212]	; (f98 <pm_system_suspend+0xdc>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
     ec2:	4a36      	ldr	r2, [pc, #216]	; (f9c <pm_system_suspend+0xe0>)
     ec4:	7d1c      	ldrb	r4, [r3, #20]
     ec6:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
     eca:	0963      	lsrs	r3, r4, #5
     ecc:	ea4f 0983 	mov.w	r9, r3, lsl #2
     ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
     ed4:	4d32      	ldr	r5, [pc, #200]	; (fa0 <pm_system_suspend+0xe4>)
     ed6:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
     eda:	f004 081f 	and.w	r8, r4, #31
     ede:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     ee2:	f013 0f01 	tst.w	r3, #1
{
     ee6:	b085      	sub	sp, #20
     ee8:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     eea:	d10a      	bne.n	f02 <pm_system_suspend+0x46>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
     eec:	4601      	mov	r1, r0
     eee:	4620      	mov	r0, r4
     ef0:	f000 f876 	bl	fe0 <pm_policy_next_state>
		if (info != NULL) {
     ef4:	b128      	cbz	r0, f02 <pm_system_suspend+0x46>
			z_cpus_pm_state[id] = *info;
     ef6:	c807      	ldmia	r0, {r0, r1, r2}
     ef8:	230c      	movs	r3, #12
     efa:	fb03 5304 	mla	r3, r3, r4, r5
     efe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     f02:	230c      	movs	r3, #12
     f04:	4363      	muls	r3, r4
     f06:	18ea      	adds	r2, r5, r3
     f08:	5cee      	ldrb	r6, [r5, r3]
     f0a:	b936      	cbnz	r6, f1a <pm_system_suspend+0x5e>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
     f0c:	4620      	mov	r0, r4
     f0e:	f7ff ff79 	bl	e04 <atomic_clear_bit.constprop.0>
		ret = false;
     f12:	4630      	mov	r0, r6
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
     f14:	b005      	add	sp, #20
     f16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
     f1a:	1c7b      	adds	r3, r7, #1
     f1c:	d00f      	beq.n	f3e <pm_system_suspend+0x82>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f1e:	f8d2 c008 	ldr.w	ip, [r2, #8]
     f22:	4820      	ldr	r0, [pc, #128]	; (fa4 <pm_system_suspend+0xe8>)
     f24:	4a20      	ldr	r2, [pc, #128]	; (fa8 <pm_system_suspend+0xec>)
     f26:	f44f 4600 	mov.w	r6, #32768	; 0x8000
     f2a:	2100      	movs	r1, #0
     f2c:	2300      	movs	r3, #0
     f2e:	fbec 0106 	umlal	r0, r1, ip, r6
     f32:	f7ff f8d3 	bl	dc <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
     f36:	2101      	movs	r1, #1
     f38:	1a38      	subs	r0, r7, r0
     f3a:	f004 fe2f 	bl	5b9c <z_set_timeout_expiry>
	k_sched_lock();
     f3e:	f003 f993 	bl	4268 <k_sched_lock>
	pm_state_notify(true);
     f42:	2001      	movs	r0, #1
     f44:	f7ff ff30 	bl	da8 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     f48:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f4c:	2301      	movs	r3, #1
     f4e:	fa03 f808 	lsl.w	r8, r3, r8
     f52:	4b16      	ldr	r3, [pc, #88]	; (fac <pm_system_suspend+0xf0>)
     f54:	4499      	add	r9, r3
     f56:	e859 3f00 	ldrex	r3, [r9]
     f5a:	ea43 0308 	orr.w	r3, r3, r8
     f5e:	e849 3200 	strex	r2, r3, [r9]
     f62:	2a00      	cmp	r2, #0
     f64:	d1f7      	bne.n	f56 <pm_system_suspend+0x9a>
     f66:	f3bf 8f5b 	dmb	ish
	pm_state_set(z_cpus_pm_state[id]);
     f6a:	230c      	movs	r3, #12
     f6c:	fb03 5504 	mla	r5, r3, r4, r5
     f70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
     f74:	ab01      	add	r3, sp, #4
     f76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
     f7a:	4a0d      	ldr	r2, [pc, #52]	; (fb0 <pm_system_suspend+0xf4>)
     f7c:	b11a      	cbz	r2, f86 <pm_system_suspend+0xca>
		pm_power_state_set(info);
     f7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     f82:	f003 ffa0 	bl	4ec6 <pm_power_state_set>
	pm_system_resume();
     f86:	f7ff ff55 	bl	e34 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
     f8a:	4620      	mov	r0, r4
     f8c:	f7ff ff3a 	bl	e04 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
     f90:	f003 faf0 	bl	4574 <k_sched_unlock>
	bool ret = true;
     f94:	2001      	movs	r0, #1
     f96:	e7bd      	b.n	f14 <pm_system_suspend+0x58>
     f98:	20000778 	.word	0x20000778
     f9c:	200005a4 	.word	0x200005a4
     fa0:	20000598 	.word	0x20000598
     fa4:	000f423f 	.word	0x000f423f
     fa8:	000f4240 	.word	0x000f4240
     fac:	200005a8 	.word	0x200005a8
     fb0:	00004ec7 	.word	0x00004ec7

00000fb4 <pm_constraint_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
     fb4:	4b05      	ldr	r3, [pc, #20]	; (fcc <pm_constraint_get+0x18>)
     fb6:	f3bf 8f5b 	dmb	ish
     fba:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
     fbe:	f3bf 8f5b 	dmb	ish
__weak bool pm_constraint_get(enum pm_state state)
{
	__ASSERT(state < PM_STATE_COUNT, "Invalid power state!");

	return (atomic_get(&power_state_disable_count[state]) == 0);
}
     fc2:	fab0 f080 	clz	r0, r0
     fc6:	0940      	lsrs	r0, r0, #5
     fc8:	4770      	bx	lr
     fca:	bf00      	nop
     fcc:	200005ac 	.word	0x200005ac

00000fd0 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
     fd0:	b908      	cbnz	r0, fd6 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
     fd2:	4b02      	ldr	r3, [pc, #8]	; (fdc <pm_state_cpu_get_all+0xc>)
     fd4:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
     fd6:	2000      	movs	r0, #0
     fd8:	4770      	bx	lr
     fda:	bf00      	nop
     fdc:	00005f48 	.word	0x00005f48

00000fe0 <pm_policy_next_state>:

#include <logging/log.h>
LOG_MODULE_DECLARE(pm, CONFIG_PM_LOG_LEVEL);

const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
     fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fe4:	b085      	sub	sp, #20
     fe6:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
     fe8:	a903      	add	r1, sp, #12
     fea:	f7ff fff1 	bl	fd0 <pm_state_cpu_get_all>
     fee:	f8df a074 	ldr.w	sl, [pc, #116]	; 1064 <pm_policy_next_state+0x84>
     ff2:	f8df 8074 	ldr.w	r8, [pc, #116]	; 1068 <pm_policy_next_state+0x88>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
     ff6:	1e44      	subs	r4, r0, #1
     ff8:	b224      	sxth	r4, r4
     ffa:	f44f 4700 	mov.w	r7, #32768	; 0x8000
     ffe:	f04f 0900 	mov.w	r9, #0
    1002:	1c63      	adds	r3, r4, #1
    1004:	d104      	bne.n	1010 <pm_policy_next_state+0x30>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    1006:	2500      	movs	r5, #0
}
    1008:	4628      	mov	r0, r5
    100a:	b005      	add	sp, #20
    100c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1010:	9a03      	ldr	r2, [sp, #12]
    1012:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1016:	eb02 0583 	add.w	r5, r2, r3, lsl #2
		if (!pm_constraint_get(state->state)) {
    101a:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    101e:	f7ff ffc9 	bl	fb4 <pm_constraint_get>
    1022:	b1e0      	cbz	r0, 105e <pm_policy_next_state+0x7e>
    1024:	6868      	ldr	r0, [r5, #4]
    1026:	f04f 0b00 	mov.w	fp, #0
    102a:	46d4      	mov	ip, sl
    102c:	4659      	mov	r1, fp
    102e:	fbe0 c107 	umlal	ip, r1, r0, r7
    1032:	4642      	mov	r2, r8
    1034:	464b      	mov	r3, r9
    1036:	4660      	mov	r0, ip
    1038:	f7ff f850 	bl	dc <__aeabi_uldivmod>
    103c:	9001      	str	r0, [sp, #4]
    103e:	68a8      	ldr	r0, [r5, #8]
    1040:	46d4      	mov	ip, sl
    1042:	4659      	mov	r1, fp
    1044:	fbe0 c107 	umlal	ip, r1, r0, r7
    1048:	4642      	mov	r2, r8
    104a:	464b      	mov	r3, r9
    104c:	4660      	mov	r0, ip
    104e:	f7ff f845 	bl	dc <__aeabi_uldivmod>
		if ((ticks == K_TICKS_FOREVER) ||
    1052:	1c72      	adds	r2, r6, #1
    1054:	d0d8      	beq.n	1008 <pm_policy_next_state+0x28>
		    (ticks >= (min_residency + exit_latency))) {
    1056:	9b01      	ldr	r3, [sp, #4]
    1058:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    105a:	42b0      	cmp	r0, r6
    105c:	d9d4      	bls.n	1008 <pm_policy_next_state+0x28>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    105e:	3c01      	subs	r4, #1
    1060:	b224      	sxth	r4, r4
    1062:	e7ce      	b.n	1002 <pm_policy_next_state+0x22>
    1064:	000f423f 	.word	0x000f423f
    1068:	000f4240 	.word	0x000f4240

0000106c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    106c:	4901      	ldr	r1, [pc, #4]	; (1074 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    106e:	2210      	movs	r2, #16
	str	r2, [r1]
    1070:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1072:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1074:	e000ed10 	.word	0xe000ed10

00001078 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1078:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    107a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    107c:	f380 8811 	msr	BASEPRI, r0
	isb
    1080:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1084:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1088:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    108a:	b662      	cpsie	i
	isb
    108c:	f3bf 8f6f 	isb	sy

	bx	lr
    1090:	4770      	bx	lr
    1092:	bf00      	nop

00001094 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1094:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1096:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1098:	f381 8811 	msr	BASEPRI, r1

	wfe
    109c:	bf20      	wfe

	msr	BASEPRI, r0
    109e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    10a2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    10a4:	4770      	bx	lr
    10a6:	bf00      	nop

000010a8 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    10a8:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    10aa:	2b00      	cmp	r3, #0
    10ac:	db08      	blt.n	10c0 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    10ae:	2201      	movs	r2, #1
    10b0:	f000 001f 	and.w	r0, r0, #31
    10b4:	fa02 f000 	lsl.w	r0, r2, r0
    10b8:	095b      	lsrs	r3, r3, #5
    10ba:	4a02      	ldr	r2, [pc, #8]	; (10c4 <arch_irq_enable+0x1c>)
    10bc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    10c0:	4770      	bx	lr
    10c2:	bf00      	nop
    10c4:	e000e100 	.word	0xe000e100

000010c8 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    10c8:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    10ca:	2b00      	cmp	r3, #0
    10cc:	db0d      	blt.n	10ea <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    10ce:	2201      	movs	r2, #1
    10d0:	095b      	lsrs	r3, r3, #5
    10d2:	f000 001f 	and.w	r0, r0, #31
    10d6:	fa02 f000 	lsl.w	r0, r2, r0
    10da:	3320      	adds	r3, #32
    10dc:	4a03      	ldr	r2, [pc, #12]	; (10ec <arch_irq_disable+0x24>)
    10de:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    10e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    10e6:	f3bf 8f6f 	isb	sy
}
    10ea:	4770      	bx	lr
    10ec:	e000e100 	.word	0xe000e100

000010f0 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    10f0:	4b05      	ldr	r3, [pc, #20]	; (1108 <arch_irq_is_enabled+0x18>)
    10f2:	0942      	lsrs	r2, r0, #5
    10f4:	f000 001f 	and.w	r0, r0, #31
    10f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    10fc:	2301      	movs	r3, #1
    10fe:	fa03 f000 	lsl.w	r0, r3, r0
}
    1102:	4010      	ands	r0, r2
    1104:	4770      	bx	lr
    1106:	bf00      	nop
    1108:	e000e100 	.word	0xe000e100

0000110c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    110c:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    110e:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1110:	bfa8      	it	ge
    1112:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1116:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    111a:	bfb8      	it	lt
    111c:	4b06      	ldrlt	r3, [pc, #24]	; (1138 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    111e:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1122:	bfac      	ite	ge
    1124:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1128:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    112c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    112e:	bfb4      	ite	lt
    1130:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1132:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    1136:	4770      	bx	lr
    1138:	e000ed14 	.word	0xe000ed14

0000113c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    113c:	bf30      	wfi
    b z_SysNmiOnReset
    113e:	f7ff bffd 	b.w	113c <z_SysNmiOnReset>
    1142:	bf00      	nop

00001144 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1144:	4a0f      	ldr	r2, [pc, #60]	; (1184 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1146:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1148:	4b0f      	ldr	r3, [pc, #60]	; (1188 <z_arm_prep_c+0x44>)
    114a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    114e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    1150:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1154:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1158:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    115c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1160:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    1164:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    1168:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    116c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
    1170:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1174:	f002 fd36 	bl	3be4 <z_bss_zero>
	z_data_copy();
    1178:	f003 fb30 	bl	47dc <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    117c:	f000 f9ca 	bl	1514 <z_arm_interrupt_init>
	z_cstart();
    1180:	f002 fd3a 	bl	3bf8 <z_cstart>
    1184:	00000000 	.word	0x00000000
    1188:	e000ed00 	.word	0xe000ed00

0000118c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    118c:	4a09      	ldr	r2, [pc, #36]	; (11b4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    118e:	490a      	ldr	r1, [pc, #40]	; (11b8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1190:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1192:	6809      	ldr	r1, [r1, #0]
    1194:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1196:	4909      	ldr	r1, [pc, #36]	; (11bc <arch_swap+0x30>)
	_current->arch.basepri = key;
    1198:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    119a:	684b      	ldr	r3, [r1, #4]
    119c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    11a0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    11a2:	2300      	movs	r3, #0
    11a4:	f383 8811 	msr	BASEPRI, r3
    11a8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    11ac:	6893      	ldr	r3, [r2, #8]
}
    11ae:	6f98      	ldr	r0, [r3, #120]	; 0x78
    11b0:	4770      	bx	lr
    11b2:	bf00      	nop
    11b4:	20000778 	.word	0x20000778
    11b8:	00006120 	.word	0x00006120
    11bc:	e000ed00 	.word	0xe000ed00

000011c0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    11c0:	4912      	ldr	r1, [pc, #72]	; (120c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    11c2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    11c4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    11c8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    11ca:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    11ce:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    11d2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    11d4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    11d8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    11dc:	4f0c      	ldr	r7, [pc, #48]	; (1210 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    11de:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    11e2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    11e4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    11e6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    11e8:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    11ea:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    11ec:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    11ee:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    11f2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    11f4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    11f6:	f000 f9cf 	bl	1598 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    11fa:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    11fe:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1202:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1206:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    120a:	4770      	bx	lr
    ldr r1, =_kernel
    120c:	20000778 	.word	0x20000778
    ldr v4, =_SCS_ICSR
    1210:	e000ed04 	.word	0xe000ed04

00001214 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1214:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1218:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    121a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    121e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1222:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1224:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1228:	2902      	cmp	r1, #2
    beq _oops
    122a:	d0ff      	beq.n	122c <_oops>

0000122c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    122c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    122e:	f003 fdfe 	bl	4e2e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1232:	bd01      	pop	{r0, pc}

00001234 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1234:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1238:	9b00      	ldr	r3, [sp, #0]
    123a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    123e:	490a      	ldr	r1, [pc, #40]	; (1268 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1240:	9b01      	ldr	r3, [sp, #4]
    1242:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1246:	9b02      	ldr	r3, [sp, #8]
    1248:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    124c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1250:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1254:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1258:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    125c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    125e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1260:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1262:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1264:	4770      	bx	lr
    1266:	bf00      	nop
    1268:	00004d5d 	.word	0x00004d5d

0000126c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    126c:	4a09      	ldr	r2, [pc, #36]	; (1294 <z_check_thread_stack_fail+0x28>)
{
    126e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1270:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1272:	b170      	cbz	r0, 1292 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1274:	f113 0f16 	cmn.w	r3, #22
    1278:	6e40      	ldr	r0, [r0, #100]	; 0x64
    127a:	d005      	beq.n	1288 <z_check_thread_stack_fail+0x1c>
    127c:	f1a0 0220 	sub.w	r2, r0, #32
    1280:	429a      	cmp	r2, r3
    1282:	d805      	bhi.n	1290 <z_check_thread_stack_fail+0x24>
    1284:	4283      	cmp	r3, r0
    1286:	d203      	bcs.n	1290 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1288:	4281      	cmp	r1, r0
    128a:	bf28      	it	cs
    128c:	2000      	movcs	r0, #0
    128e:	4770      	bx	lr
    1290:	2000      	movs	r0, #0
}
    1292:	4770      	bx	lr
    1294:	20000778 	.word	0x20000778

00001298 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1298:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    129a:	4b09      	ldr	r3, [pc, #36]	; (12c0 <arch_switch_to_main_thread+0x28>)
    129c:	6098      	str	r0, [r3, #8]
{
    129e:	460d      	mov	r5, r1
    12a0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    12a2:	f000 f979 	bl	1598 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    12a6:	4620      	mov	r0, r4
    12a8:	f385 8809 	msr	PSP, r5
    12ac:	2100      	movs	r1, #0
    12ae:	b663      	cpsie	if
    12b0:	f381 8811 	msr	BASEPRI, r1
    12b4:	f3bf 8f6f 	isb	sy
    12b8:	2200      	movs	r2, #0
    12ba:	2300      	movs	r3, #0
    12bc:	f003 fd4e 	bl	4d5c <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    12c0:	20000778 	.word	0x20000778

000012c4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    12c4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    12c6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    12c8:	4a0b      	ldr	r2, [pc, #44]	; (12f8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    12ca:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    12cc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    12ce:	bf1e      	ittt	ne
	movne	r1, #0
    12d0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    12d2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    12d4:	f004 fb39 	blne	594a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    12d8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    12da:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    12de:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    12e2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    12e6:	4905      	ldr	r1, [pc, #20]	; (12fc <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    12e8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    12ea:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    12ec:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    12ee:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    12f2:	4903      	ldr	r1, [pc, #12]	; (1300 <_isr_wrapper+0x3c>)
	bx r1
    12f4:	4708      	bx	r1
    12f6:	0000      	.short	0x0000
	ldr r2, =_kernel
    12f8:	20000778 	.word	0x20000778
	ldr r1, =_sw_isr_table
    12fc:	00005d98 	.word	0x00005d98
	ldr r1, =z_arm_int_exit
    1300:	00001305 	.word	0x00001305

00001304 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1304:	4b04      	ldr	r3, [pc, #16]	; (1318 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1306:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1308:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    130a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    130c:	d003      	beq.n	1316 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    130e:	4903      	ldr	r1, [pc, #12]	; (131c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1314:	600a      	str	r2, [r1, #0]

00001316 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1316:	4770      	bx	lr
	ldr r3, =_kernel
    1318:	20000778 	.word	0x20000778
	ldr r1, =_SCS_ICSR
    131c:	e000ed04 	.word	0xe000ed04

00001320 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1320:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1322:	4b19      	ldr	r3, [pc, #100]	; (1388 <mem_manage_fault+0x68>)
{
    1324:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1326:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1328:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    132a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    132c:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    132e:	0790      	lsls	r0, r2, #30
    1330:	d519      	bpl.n	1366 <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1332:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1336:	0612      	lsls	r2, r2, #24
    1338:	d515      	bpl.n	1366 <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    133a:	b119      	cbz	r1, 1344 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    133c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    133e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1342:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1346:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1348:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    134a:	06d1      	lsls	r1, r2, #27
    134c:	d40e      	bmi.n	136c <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1350:	079a      	lsls	r2, r3, #30
    1352:	d40b      	bmi.n	136c <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1354:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1356:	4a0c      	ldr	r2, [pc, #48]	; (1388 <mem_manage_fault+0x68>)
    1358:	6a93      	ldr	r3, [r2, #40]	; 0x28
    135a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    135e:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1360:	2300      	movs	r3, #0
    1362:	7023      	strb	r3, [r4, #0]

	return reason;
}
    1364:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    1366:	f06f 0015 	mvn.w	r0, #21
    136a:	e7eb      	b.n	1344 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    136c:	4b06      	ldr	r3, [pc, #24]	; (1388 <mem_manage_fault+0x68>)
    136e:	685b      	ldr	r3, [r3, #4]
    1370:	051b      	lsls	r3, r3, #20
    1372:	d5ef      	bpl.n	1354 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1374:	4629      	mov	r1, r5
    1376:	f7ff ff79 	bl	126c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    137a:	2800      	cmp	r0, #0
    137c:	d0ea      	beq.n	1354 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    137e:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1382:	2002      	movs	r0, #2
    1384:	e7e7      	b.n	1356 <mem_manage_fault+0x36>
    1386:	bf00      	nop
    1388:	e000ed00 	.word	0xe000ed00

0000138c <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    138c:	4b0d      	ldr	r3, [pc, #52]	; (13c4 <bus_fault.constprop.0+0x38>)
    138e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1390:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1392:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1394:	0592      	lsls	r2, r2, #22
    1396:	d508      	bpl.n	13aa <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1398:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    139a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    139c:	0412      	lsls	r2, r2, #16
    139e:	d504      	bpl.n	13aa <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    13a0:	b118      	cbz	r0, 13aa <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    13a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    13a8:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    13aa:	4b06      	ldr	r3, [pc, #24]	; (13c4 <bus_fault.constprop.0+0x38>)
    13ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    13ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13b0:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    13b2:	bf58      	it	pl
    13b4:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    13b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    13b8:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    13ba:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    13be:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    13c0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    13c2:	4770      	bx	lr
    13c4:	e000ed00 	.word	0xe000ed00

000013c8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    13c8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    13ca:	4b48      	ldr	r3, [pc, #288]	; (14ec <z_arm_fault+0x124>)
    13cc:	685b      	ldr	r3, [r3, #4]
{
    13ce:	b08a      	sub	sp, #40	; 0x28
    13d0:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    13d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
    13d6:	2600      	movs	r6, #0
    13d8:	f386 8811 	msr	BASEPRI, r6
    13dc:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    13e0:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    13e4:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    13e8:	d111      	bne.n	140e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    13ea:	f002 010c 	and.w	r1, r2, #12
    13ee:	2908      	cmp	r1, #8
    13f0:	d00d      	beq.n	140e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    13f2:	0711      	lsls	r1, r2, #28
    13f4:	d401      	bmi.n	13fa <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    13f6:	4605      	mov	r5, r0
			*nested_exc = true;
    13f8:	2601      	movs	r6, #1
	*recoverable = false;
    13fa:	2200      	movs	r2, #0
	switch (fault) {
    13fc:	3b03      	subs	r3, #3
	*recoverable = false;
    13fe:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1402:	2b03      	cmp	r3, #3
    1404:	d86b      	bhi.n	14de <z_arm_fault+0x116>
    1406:	e8df f003 	tbb	[pc, r3]
    140a:	5504      	.short	0x5504
    140c:	5d59      	.short	0x5d59
		return NULL;
    140e:	4635      	mov	r5, r6
    1410:	e7f3      	b.n	13fa <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1412:	4b36      	ldr	r3, [pc, #216]	; (14ec <z_arm_fault+0x124>)
    1414:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1416:	f014 0402 	ands.w	r4, r4, #2
    141a:	d160      	bne.n	14de <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    141c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    141e:	2a00      	cmp	r2, #0
    1420:	db15      	blt.n	144e <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1424:	0052      	lsls	r2, r2, #1
    1426:	d512      	bpl.n	144e <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    1428:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    142a:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    142e:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1432:	4291      	cmp	r1, r2
    1434:	d00a      	beq.n	144c <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    1436:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    143a:	b30a      	cbz	r2, 1480 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    143c:	f10d 0207 	add.w	r2, sp, #7
    1440:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1442:	4628      	mov	r0, r5
    1444:	f7ff ff6c 	bl	1320 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    1448:	4604      	mov	r4, r0
		break;
    144a:	e000      	b.n	144e <z_arm_fault+0x86>
			reason = esf->basic.r0;
    144c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    144e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1452:	b99b      	cbnz	r3, 147c <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1454:	2220      	movs	r2, #32
    1456:	4629      	mov	r1, r5
    1458:	a802      	add	r0, sp, #8
    145a:	f003 fd1d 	bl	4e98 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    145e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1460:	2e00      	cmp	r6, #0
    1462:	d03e      	beq.n	14e2 <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1464:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1468:	b922      	cbnz	r2, 1474 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    146a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    146e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1472:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1474:	a902      	add	r1, sp, #8
    1476:	4620      	mov	r0, r4
    1478:	f003 fcd7 	bl	4e2a <z_arm_fatal_error>
}
    147c:	b00a      	add	sp, #40	; 0x28
    147e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    1480:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    1484:	b12a      	cbz	r2, 1492 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    1486:	f10d 0107 	add.w	r1, sp, #7
    148a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    148c:	f7ff ff7e 	bl	138c <bus_fault.constprop.0>
    1490:	e7da      	b.n	1448 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    1492:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    1494:	b292      	uxth	r2, r2
    1496:	2a00      	cmp	r2, #0
    1498:	d0d9      	beq.n	144e <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    149a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    149c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    149e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    14a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    14a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    14a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    14a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14a8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    14ac:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    14b0:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    14b2:	e7cc      	b.n	144e <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    14b4:	f10d 0207 	add.w	r2, sp, #7
    14b8:	2100      	movs	r1, #0
    14ba:	e7c2      	b.n	1442 <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    14bc:	f10d 0107 	add.w	r1, sp, #7
    14c0:	2000      	movs	r0, #0
    14c2:	e7e3      	b.n	148c <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    14c4:	4b09      	ldr	r3, [pc, #36]	; (14ec <z_arm_fault+0x124>)
    14c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    14c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    14ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    14cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    14ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    14d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    14d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14d4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    14d8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    14dc:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    14de:	2400      	movs	r4, #0
    14e0:	e7b5      	b.n	144e <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    14e2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    14e6:	f023 0301 	bic.w	r3, r3, #1
    14ea:	e7c2      	b.n	1472 <z_arm_fault+0xaa>
    14ec:	e000ed00 	.word	0xe000ed00

000014f0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    14f0:	4a02      	ldr	r2, [pc, #8]	; (14fc <z_arm_fault_init+0xc>)
    14f2:	6953      	ldr	r3, [r2, #20]
    14f4:	f043 0310 	orr.w	r3, r3, #16
    14f8:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    14fa:	4770      	bx	lr
    14fc:	e000ed00 	.word	0xe000ed00

00001500 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1500:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1504:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1508:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    150a:	4672      	mov	r2, lr
	bl z_arm_fault
    150c:	f7ff ff5c 	bl	13c8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1510:	bd01      	pop	{r0, pc}
    1512:	bf00      	nop

00001514 <z_arm_interrupt_init>:
    1514:	4804      	ldr	r0, [pc, #16]	; (1528 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1516:	2300      	movs	r3, #0
    1518:	2120      	movs	r1, #32
    151a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    151c:	3301      	adds	r3, #1
    151e:	2b27      	cmp	r3, #39	; 0x27
    1520:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1524:	d1f9      	bne.n	151a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1526:	4770      	bx	lr
    1528:	e000e100 	.word	0xe000e100

0000152c <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    152c:	f004 fb5a 	bl	5be4 <z_arm_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1530:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1532:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1536:	4808      	ldr	r0, [pc, #32]	; (1558 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1538:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    153c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    153e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1542:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1546:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1548:	4308      	orrs	r0, r1
    msr CONTROL, r0
    154a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    154e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1552:	f7ff fdf7 	bl	1144 <z_arm_prep_c>
    1556:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    1558:	200013c0 	.word	0x200013c0

0000155c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    155c:	4b06      	ldr	r3, [pc, #24]	; (1578 <z_impl_k_thread_abort+0x1c>)
    155e:	689b      	ldr	r3, [r3, #8]
    1560:	4283      	cmp	r3, r0
    1562:	d107      	bne.n	1574 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1564:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1568:	b123      	cbz	r3, 1574 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    156a:	4a04      	ldr	r2, [pc, #16]	; (157c <z_impl_k_thread_abort+0x20>)
    156c:	6853      	ldr	r3, [r2, #4]
    156e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1572:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1574:	f003 b8ce 	b.w	4714 <z_thread_abort>
    1578:	20000778 	.word	0x20000778
    157c:	e000ed00 	.word	0xe000ed00

00001580 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1580:	4b02      	ldr	r3, [pc, #8]	; (158c <z_arm_configure_static_mpu_regions+0xc>)
    1582:	4a03      	ldr	r2, [pc, #12]	; (1590 <z_arm_configure_static_mpu_regions+0x10>)
    1584:	4803      	ldr	r0, [pc, #12]	; (1594 <z_arm_configure_static_mpu_regions+0x14>)
    1586:	2101      	movs	r1, #1
    1588:	f000 b86e 	b.w	1668 <arm_core_mpu_configure_static_mpu_regions>
    158c:	20010000 	.word	0x20010000
    1590:	20000000 	.word	0x20000000
    1594:	00005f48 	.word	0x00005f48

00001598 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1598:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    159a:	4b05      	ldr	r3, [pc, #20]	; (15b0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    159c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    159e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    15a0:	4a04      	ldr	r2, [pc, #16]	; (15b4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    15a2:	2120      	movs	r1, #32
    15a4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    15a8:	4618      	mov	r0, r3
    15aa:	2101      	movs	r1, #1
    15ac:	f000 b866 	b.w	167c <arm_core_mpu_configure_dynamic_mpu_regions>
    15b0:	200005c8 	.word	0x200005c8
    15b4:	150b0000 	.word	0x150b0000

000015b8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    15b8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    15ba:	4f1f      	ldr	r7, [pc, #124]	; (1638 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    15bc:	2600      	movs	r6, #0
    15be:	428e      	cmp	r6, r1
    15c0:	db01      	blt.n	15c6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    15c2:	4610      	mov	r0, r2
    15c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    15c6:	6844      	ldr	r4, [r0, #4]
    15c8:	b39c      	cbz	r4, 1632 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    15ca:	b153      	cbz	r3, 15e2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    15cc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    15d0:	ea14 0f0c 	tst.w	r4, ip
    15d4:	d118      	bne.n	1608 <mpu_configure_regions+0x50>
		&&
    15d6:	2c1f      	cmp	r4, #31
    15d8:	d916      	bls.n	1608 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    15da:	6805      	ldr	r5, [r0, #0]
		&&
    15dc:	ea1c 0f05 	tst.w	ip, r5
    15e0:	d112      	bne.n	1608 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    15e2:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    15e4:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    15e6:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    15ea:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    15ec:	d90f      	bls.n	160e <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    15ee:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    15f2:	d80e      	bhi.n	1612 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    15f4:	3c01      	subs	r4, #1
    15f6:	fab4 f484 	clz	r4, r4
    15fa:	f1c4 041f 	rsb	r4, r4, #31
    15fe:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1600:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1602:	ea4c 0404 	orr.w	r4, ip, r4
    1606:	d906      	bls.n	1616 <mpu_configure_regions+0x5e>
			return -EINVAL;
    1608:	f06f 0215 	mvn.w	r2, #21
    160c:	e7d9      	b.n	15c2 <mpu_configure_regions+0xa>
		return REGION_32B;
    160e:	2408      	movs	r4, #8
    1610:	e7f6      	b.n	1600 <mpu_configure_regions+0x48>
		return REGION_4G;
    1612:	243e      	movs	r4, #62	; 0x3e
    1614:	e7f4      	b.n	1600 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1616:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    161a:	4315      	orrs	r5, r2
    161c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1620:	f044 0401 	orr.w	r4, r4, #1
    1624:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1628:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    162c:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    162e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    1632:	3601      	adds	r6, #1
    1634:	300c      	adds	r0, #12
    1636:	e7c2      	b.n	15be <mpu_configure_regions+0x6>
    1638:	e000ed00 	.word	0xe000ed00

0000163c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    163c:	4b04      	ldr	r3, [pc, #16]	; (1650 <arm_core_mpu_enable+0x14>)
    163e:	2205      	movs	r2, #5
    1640:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1644:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1648:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    164c:	4770      	bx	lr
    164e:	bf00      	nop
    1650:	e000ed00 	.word	0xe000ed00

00001654 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1654:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1658:	4b02      	ldr	r3, [pc, #8]	; (1664 <arm_core_mpu_disable+0x10>)
    165a:	2200      	movs	r2, #0
    165c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1660:	4770      	bx	lr
    1662:	bf00      	nop
    1664:	e000ed00 	.word	0xe000ed00

00001668 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1668:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    166a:	4c03      	ldr	r4, [pc, #12]	; (1678 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    166c:	2301      	movs	r3, #1
    166e:	7822      	ldrb	r2, [r4, #0]
    1670:	f7ff ffa2 	bl	15b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1674:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1676:	bd10      	pop	{r4, pc}
    1678:	200007b8 	.word	0x200007b8

0000167c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    167c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    167e:	4a09      	ldr	r2, [pc, #36]	; (16a4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1680:	2300      	movs	r3, #0
    1682:	7812      	ldrb	r2, [r2, #0]
    1684:	f7ff ff98 	bl	15b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1688:	f110 0f16 	cmn.w	r0, #22
    168c:	d002      	beq.n	1694 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    168e:	4a06      	ldr	r2, [pc, #24]	; (16a8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1690:	2807      	cmp	r0, #7
    1692:	dd00      	ble.n	1696 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    1694:	bd08      	pop	{r3, pc}
    1696:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    169a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    169e:	3001      	adds	r0, #1
    16a0:	e7f6      	b.n	1690 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    16a2:	bf00      	nop
    16a4:	200007b8 	.word	0x200007b8
    16a8:	e000ed00 	.word	0xe000ed00

000016ac <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    16ac:	4914      	ldr	r1, [pc, #80]	; (1700 <z_arm_mpu_init+0x54>)
    16ae:	6808      	ldr	r0, [r1, #0]
    16b0:	2808      	cmp	r0, #8
{
    16b2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    16b4:	d821      	bhi.n	16fa <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    16b6:	f7ff ffcd 	bl	1654 <arm_core_mpu_disable>
    16ba:	4c12      	ldr	r4, [pc, #72]	; (1704 <z_arm_mpu_init+0x58>)
    16bc:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    16be:	2200      	movs	r2, #0
    16c0:	4290      	cmp	r0, r2
    16c2:	f101 010c 	add.w	r1, r1, #12
    16c6:	d105      	bne.n	16d4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    16c8:	4b0f      	ldr	r3, [pc, #60]	; (1708 <z_arm_mpu_init+0x5c>)
    16ca:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    16cc:	f7ff ffb6 	bl	163c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    16d0:	2000      	movs	r0, #0
}
    16d2:	bd10      	pop	{r4, pc}
    16d4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    16d8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    16dc:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    16e0:	4313      	orrs	r3, r2
    16e2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    16e6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    16ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
    16ee:	f043 0301 	orr.w	r3, r3, #1
    16f2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    16f6:	3201      	adds	r2, #1
    16f8:	e7e2      	b.n	16c0 <z_arm_mpu_init+0x14>
		return -1;
    16fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    16fe:	e7e8      	b.n	16d2 <z_arm_mpu_init+0x26>
    1700:	00005f54 	.word	0x00005f54
    1704:	e000ed00 	.word	0xe000ed00
    1708:	200007b8 	.word	0x200007b8

0000170c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    170c:	4b01      	ldr	r3, [pc, #4]	; (1714 <__stdout_hook_install+0x8>)
    170e:	6018      	str	r0, [r3, #0]
}
    1710:	4770      	bx	lr
    1712:	bf00      	nop
    1714:	20000004 	.word	0x20000004

00001718 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    1718:	f04f 0220 	mov.w	r2, #32
    171c:	f3ef 8311 	mrs	r3, BASEPRI
    1720:	f382 8812 	msr	BASEPRI_MAX, r2
    1724:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1728:	4a04      	ldr	r2, [pc, #16]	; (173c <nordicsemi_nrf52_init+0x24>)
    172a:	2101      	movs	r1, #1
    172c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    1730:	f383 8811 	msr	BASEPRI, r3
    1734:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1738:	2000      	movs	r0, #0
    173a:	4770      	bx	lr
    173c:	4001e000 	.word	0x4001e000

00001740 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1740:	b120      	cbz	r0, 174c <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    1742:	4b03      	ldr	r3, [pc, #12]	; (1750 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1744:	0180      	lsls	r0, r0, #6
    1746:	f043 0301 	orr.w	r3, r3, #1
    174a:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    174c:	4770      	bx	lr
    174e:	bf00      	nop
    1750:	00005f40 	.word	0x00005f40

00001754 <pwr_ctrl_init>:
	const char *port;
	uint32_t pin;
};

static int pwr_ctrl_init(const struct device *dev)
{
    1754:	b538      	push	{r3, r4, r5, lr}
	const struct pwr_ctrl_cfg *cfg = dev->config;
    1756:	6844      	ldr	r4, [r0, #4]
	const struct device *gpio;

	gpio = device_get_binding(cfg->port);
    1758:	6820      	ldr	r0, [r4, #0]
    175a:	f002 f9d3 	bl	3b04 <z_impl_device_get_binding>
	if (!gpio) {
    175e:	b930      	cbnz	r0, 176e <pwr_ctrl_init+0x1a>
		printk("Could not bind device \"%s\"\n", cfg->port);
    1760:	480d      	ldr	r0, [pc, #52]	; (1798 <pwr_ctrl_init+0x44>)
    1762:	6821      	ldr	r1, [r4, #0]
    1764:	f003 f9f1 	bl	4b4a <printk>
		return -ENODEV;
    1768:	f06f 0012 	mvn.w	r0, #18
	gpio_pin_configure(gpio, cfg->pin, GPIO_OUTPUT_HIGH);

	k_sleep(K_MSEC(1)); /* Wait for the rail to come up and stabilize */

	return 0;
}
    176c:	bd38      	pop	{r3, r4, r5, pc}
	gpio_pin_configure(gpio, cfg->pin, GPIO_OUTPUT_HIGH);
    176e:	6861      	ldr	r1, [r4, #4]
	struct gpio_driver_data *data =
    1770:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
    1772:	6885      	ldr	r5, [r0, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    1774:	b2c9      	uxtb	r1, r1
    1776:	2301      	movs	r3, #1
    1778:	fa03 f201 	lsl.w	r2, r3, r1
    177c:	6823      	ldr	r3, [r4, #0]
    177e:	ea23 0302 	bic.w	r3, r3, r2
    1782:	6023      	str	r3, [r4, #0]
	return api->pin_configure(port, pin, flags);
    1784:	f44f 6220 	mov.w	r2, #2560	; 0xa00
    1788:	682b      	ldr	r3, [r5, #0]
    178a:	4798      	blx	r3
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
    178c:	2021      	movs	r0, #33	; 0x21
    178e:	2100      	movs	r1, #0
    1790:	f002 ffa0 	bl	46d4 <z_impl_k_sleep>
	return 0;
    1794:	2000      	movs	r0, #0
    1796:	e7e9      	b.n	176c <pwr_ctrl_init+0x18>
    1798:	00006159 	.word	0x00006159

0000179c <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    179c:	4b08      	ldr	r3, [pc, #32]	; (17c0 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    179e:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17a0:	1ac3      	subs	r3, r0, r3
{
    17a2:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17a4:	4907      	ldr	r1, [pc, #28]	; (17c4 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    17a6:	109b      	asrs	r3, r3, #2
{
    17a8:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17aa:	4359      	muls	r1, r3
    17ac:	4806      	ldr	r0, [pc, #24]	; (17c8 <onoff_stop+0x2c>)
    17ae:	2240      	movs	r2, #64	; 0x40
    17b0:	f003 fbc3 	bl	4f3a <stop>
	notify(mgr, res);
    17b4:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    17b6:	4601      	mov	r1, r0
	notify(mgr, res);
    17b8:	4620      	mov	r0, r4
}
    17ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    17be:	4718      	bx	r3
    17c0:	200005e4 	.word	0x200005e4
    17c4:	b6db6db7 	.word	0xb6db6db7
    17c8:	00005c78 	.word	0x00005c78

000017cc <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    17cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    17ce:	4c0c      	ldr	r4, [pc, #48]	; (1800 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17d0:	4a0c      	ldr	r2, [pc, #48]	; (1804 <onoff_start+0x38>)
    17d2:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    17d4:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17d6:	9300      	str	r3, [sp, #0]
{
    17d8:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17da:	460b      	mov	r3, r1
    17dc:	490a      	ldr	r1, [pc, #40]	; (1808 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    17de:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17e0:	4361      	muls	r1, r4
{
    17e2:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    17e4:	4809      	ldr	r0, [pc, #36]	; (180c <onoff_start+0x40>)
    17e6:	f003 fbd4 	bl	4f92 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    17ea:	1e01      	subs	r1, r0, #0
    17ec:	da05      	bge.n	17fa <onoff_start+0x2e>
		notify(mgr, err);
    17ee:	4630      	mov	r0, r6
    17f0:	462b      	mov	r3, r5
	}
}
    17f2:	b002      	add	sp, #8
    17f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    17f8:	4718      	bx	r3
}
    17fa:	b002      	add	sp, #8
    17fc:	bd70      	pop	{r4, r5, r6, pc}
    17fe:	bf00      	nop
    1800:	200005e4 	.word	0x200005e4
    1804:	00005003 	.word	0x00005003
    1808:	b6db6db7 	.word	0xb6db6db7
    180c:	00005c78 	.word	0x00005c78

00001810 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1810:	2200      	movs	r2, #0
{
    1812:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1814:	2101      	movs	r1, #1
{
    1816:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1818:	4610      	mov	r0, r2
    181a:	f7ff fc77 	bl	110c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    181e:	2000      	movs	r0, #0
    1820:	f7ff fc42 	bl	10a8 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1824:	480f      	ldr	r0, [pc, #60]	; (1864 <clk_init+0x54>)
    1826:	f001 f9e1 	bl	2bec <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    182a:	4b0f      	ldr	r3, [pc, #60]	; (1868 <clk_init+0x58>)
    182c:	4298      	cmp	r0, r3
    182e:	d115      	bne.n	185c <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1830:	f003 ffff 	bl	5832 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    1834:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1836:	490d      	ldr	r1, [pc, #52]	; (186c <clk_init+0x5c>)
    1838:	4630      	mov	r0, r6
    183a:	f003 f9e2 	bl	4c02 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    183e:	2800      	cmp	r0, #0
    1840:	db0b      	blt.n	185a <clk_init+0x4a>
	struct nrf_clock_control_data *data = dev->data;
    1842:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1844:	4909      	ldr	r1, [pc, #36]	; (186c <clk_init+0x5c>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1846:	2501      	movs	r5, #1
    1848:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    184a:	f104 001c 	add.w	r0, r4, #28
    184e:	f003 f9d8 	bl	4c02 <onoff_manager_init>
		if (err < 0) {
    1852:	2800      	cmp	r0, #0
    1854:	db01      	blt.n	185a <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1856:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1858:	2000      	movs	r0, #0
}
    185a:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    185c:	f06f 0004 	mvn.w	r0, #4
    1860:	e7fb      	b.n	185a <clk_init+0x4a>
    1862:	bf00      	nop
    1864:	000018a5 	.word	0x000018a5
    1868:	0bad0000 	.word	0x0bad0000
    186c:	00005fa4 	.word	0x00005fa4

00001870 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1870:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1872:	230c      	movs	r3, #12
    1874:	4809      	ldr	r0, [pc, #36]	; (189c <clkstarted_handle.constprop.0+0x2c>)
    1876:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1878:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    187a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    187c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1880:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1882:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1884:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1886:	4418      	add	r0, r3
    1888:	f003 fb44 	bl	4f14 <set_on_state>
	if (callback) {
    188c:	b12d      	cbz	r5, 189a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    188e:	4632      	mov	r2, r6
    1890:	462b      	mov	r3, r5
    1892:	4803      	ldr	r0, [pc, #12]	; (18a0 <clkstarted_handle.constprop.0+0x30>)
}
    1894:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1898:	4718      	bx	r3
}
    189a:	bd70      	pop	{r4, r5, r6, pc}
    189c:	200005e4 	.word	0x200005e4
    18a0:	00005c78 	.word	0x00005c78

000018a4 <clock_event_handler>:
	switch (event) {
    18a4:	b110      	cbz	r0, 18ac <clock_event_handler+0x8>
    18a6:	2801      	cmp	r0, #1
    18a8:	d004      	beq.n	18b4 <clock_event_handler+0x10>
    18aa:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    18ac:	4b03      	ldr	r3, [pc, #12]	; (18bc <clock_event_handler+0x18>)
    18ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    18b0:	075b      	lsls	r3, r3, #29
    18b2:	d101      	bne.n	18b8 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    18b4:	f7ff bfdc 	b.w	1870 <clkstarted_handle.constprop.0>
}
    18b8:	4770      	bx	lr
    18ba:	bf00      	nop
    18bc:	200005e4 	.word	0x200005e4

000018c0 <generic_hfclk_start>:
{
    18c0:	b508      	push	{r3, lr}
	__asm__ volatile(
    18c2:	f04f 0320 	mov.w	r3, #32
    18c6:	f3ef 8111 	mrs	r1, BASEPRI
    18ca:	f383 8812 	msr	BASEPRI_MAX, r3
    18ce:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    18d2:	4a12      	ldr	r2, [pc, #72]	; (191c <generic_hfclk_start+0x5c>)
    18d4:	6813      	ldr	r3, [r2, #0]
    18d6:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    18da:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    18de:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    18e0:	d00c      	beq.n	18fc <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    18e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    18e6:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    18ea:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    18ee:	f013 0301 	ands.w	r3, r3, #1
    18f2:	d003      	beq.n	18fc <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    18f4:	480a      	ldr	r0, [pc, #40]	; (1920 <generic_hfclk_start+0x60>)
    18f6:	f003 fb0d 	bl	4f14 <set_on_state>
			already_started = true;
    18fa:	2301      	movs	r3, #1
	__asm__ volatile(
    18fc:	f381 8811 	msr	BASEPRI, r1
    1900:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1904:	b123      	cbz	r3, 1910 <generic_hfclk_start+0x50>
}
    1906:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    190a:	2000      	movs	r0, #0
    190c:	f7ff bfb0 	b.w	1870 <clkstarted_handle.constprop.0>
}
    1910:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1914:	2001      	movs	r0, #1
    1916:	f001 b979 	b.w	2c0c <nrfx_clock_start>
    191a:	bf00      	nop
    191c:	20000634 	.word	0x20000634
    1920:	20000624 	.word	0x20000624

00001924 <api_blocking_start>:
{
    1924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1926:	2200      	movs	r2, #0
    1928:	2301      	movs	r3, #1
    192a:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    192e:	4a09      	ldr	r2, [pc, #36]	; (1954 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1930:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1934:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1936:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    193a:	f003 fb5b 	bl	4ff4 <api_start>
	if (err < 0) {
    193e:	2800      	cmp	r0, #0
    1940:	db05      	blt.n	194e <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1946:	2300      	movs	r3, #0
    1948:	4668      	mov	r0, sp
    194a:	f002 fabf 	bl	3ecc <z_impl_k_sem_take>
}
    194e:	b005      	add	sp, #20
    1950:	f85d fb04 	ldr.w	pc, [sp], #4
    1954:	0000501b 	.word	0x0000501b

00001958 <lfclk_start>:
{
    1958:	b510      	push	{r4, lr}
	if (!once) {
    195a:	4c07      	ldr	r4, [pc, #28]	; (1978 <lfclk_start+0x20>)
    195c:	7823      	ldrb	r3, [r4, #0]
    195e:	b92b      	cbnz	r3, 196c <lfclk_start+0x14>
	z_impl_k_busy_wait(usec_to_wait);
    1960:	f44f 70a5 	mov.w	r0, #330	; 0x14a
    1964:	f004 f938 	bl	5bd8 <z_impl_k_busy_wait>
		once = true;
    1968:	2301      	movs	r3, #1
    196a:	7023      	strb	r3, [r4, #0]
}
    196c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    1970:	2000      	movs	r0, #0
    1972:	f001 b94b 	b.w	2c0c <nrfx_clock_start>
    1976:	bf00      	nop
    1978:	200007b9 	.word	0x200007b9

0000197c <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    197c:	4b09      	ldr	r3, [pc, #36]	; (19a4 <generic_hfclk_stop+0x28>)
    197e:	f3bf 8f5b 	dmb	ish
    1982:	e853 2f00 	ldrex	r2, [r3]
    1986:	f022 0102 	bic.w	r1, r2, #2
    198a:	e843 1000 	strex	r0, r1, [r3]
    198e:	2800      	cmp	r0, #0
    1990:	d1f7      	bne.n	1982 <generic_hfclk_stop+0x6>
    1992:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1996:	07d3      	lsls	r3, r2, #31
    1998:	d402      	bmi.n	19a0 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    199a:	2001      	movs	r0, #1
    199c:	f001 b97e 	b.w	2c9c <nrfx_clock_stop>
}
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop
    19a4:	20000634 	.word	0x20000634

000019a8 <z_nrf_clock_control_lf_on>:
{
    19a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    19ac:	4939      	ldr	r1, [pc, #228]	; (1a94 <z_nrf_clock_control_lf_on+0xec>)
    19ae:	f3bf 8f5b 	dmb	ish
    19b2:	4607      	mov	r7, r0
    19b4:	2201      	movs	r2, #1
    19b6:	e851 3f00 	ldrex	r3, [r1]
    19ba:	e841 2000 	strex	r0, r2, [r1]
    19be:	2800      	cmp	r0, #0
    19c0:	d1f9      	bne.n	19b6 <z_nrf_clock_control_lf_on+0xe>
    19c2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    19c6:	b933      	cbnz	r3, 19d6 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    19c8:	4933      	ldr	r1, [pc, #204]	; (1a98 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    19ca:	4834      	ldr	r0, [pc, #208]	; (1a9c <z_nrf_clock_control_lf_on+0xf4>)
    19cc:	604b      	str	r3, [r1, #4]
    19ce:	60cb      	str	r3, [r1, #12]
    19d0:	608a      	str	r2, [r1, #8]
    19d2:	f003 f929 	bl	4c28 <onoff_request>
	switch (start_mode) {
    19d6:	1e7b      	subs	r3, r7, #1
    19d8:	2b01      	cmp	r3, #1
    19da:	d82f      	bhi.n	1a3c <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    19dc:	2f01      	cmp	r7, #1
    19de:	d107      	bne.n	19f0 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    19e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19e4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    19e8:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    19ec:	2b01      	cmp	r3, #1
    19ee:	d025      	beq.n	1a3c <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    19f0:	f003 ffa0 	bl	5934 <k_is_in_isr>
    19f4:	4604      	mov	r4, r0
    19f6:	b918      	cbnz	r0, 1a00 <z_nrf_clock_control_lf_on+0x58>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    19f8:	4b29      	ldr	r3, [pc, #164]	; (1aa0 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    19fa:	781b      	ldrb	r3, [r3, #0]
    19fc:	2b00      	cmp	r3, #0
    19fe:	d141      	bne.n	1a84 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    1a00:	f04f 0320 	mov.w	r3, #32
    1a04:	f3ef 8611 	mrs	r6, BASEPRI
    1a08:	f383 8812 	msr	BASEPRI_MAX, r3
    1a0c:	f3bf 8f6f 	isb	sy
    1a10:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a12:	f8df 8090 	ldr.w	r8, [pc, #144]	; 1aa4 <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1a16:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    1a1a:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1a1e:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    1a22:	03d2      	lsls	r2, r2, #15
    1a24:	d50c      	bpl.n	1a40 <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1a26:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1a2a:	2b01      	cmp	r3, #1
    1a2c:	d001      	beq.n	1a32 <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1a2e:	2f01      	cmp	r7, #1
    1a30:	d106      	bne.n	1a40 <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    1a32:	b30c      	cbz	r4, 1a78 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    1a34:	f386 8811 	msr	BASEPRI, r6
    1a38:	f3bf 8f6f 	isb	sy
}
    1a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1a40:	b1ac      	cbz	r4, 1a6e <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1a42:	4630      	mov	r0, r6
    1a44:	f7ff fb26 	bl	1094 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1a48:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	d1e4      	bne.n	1a1a <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1a50:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1a54:	2a00      	cmp	r2, #0
    1a56:	d0e0      	beq.n	1a1a <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1a58:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1a5c:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1a60:	2301      	movs	r3, #1
    1a62:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    1a66:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1a6a:	60ab      	str	r3, [r5, #8]
}
    1a6c:	e7d5      	b.n	1a1a <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    1a6e:	2100      	movs	r1, #0
    1a70:	2021      	movs	r0, #33	; 0x21
    1a72:	f002 fe2f 	bl	46d4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1a76:	e7e7      	b.n	1a48 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    1a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a7c:	2202      	movs	r2, #2
    1a7e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1a82:	e7db      	b.n	1a3c <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    1a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a88:	2202      	movs	r2, #2
    1a8a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1a8e:	4606      	mov	r6, r0
}
    1a90:	e7bf      	b.n	1a12 <z_nrf_clock_control_lf_on+0x6a>
    1a92:	bf00      	nop
    1a94:	20000638 	.word	0x20000638
    1a98:	200005d4 	.word	0x200005d4
    1a9c:	20000600 	.word	0x20000600
    1aa0:	20000bea 	.word	0x20000bea
    1aa4:	e000e100 	.word	0xe000e100

00001aa8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1aa8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1aaa:	4b08      	ldr	r3, [pc, #32]	; (1acc <uart_console_init+0x24>)
    1aac:	4808      	ldr	r0, [pc, #32]	; (1ad0 <uart_console_init+0x28>)
    1aae:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1ab0:	f003 ff0f 	bl	58d2 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1ab4:	b138      	cbz	r0, 1ac6 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    1ab6:	4807      	ldr	r0, [pc, #28]	; (1ad4 <uart_console_init+0x2c>)
    1ab8:	f7ff fe28 	bl	170c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1abc:	4805      	ldr	r0, [pc, #20]	; (1ad4 <uart_console_init+0x2c>)
    1abe:	f7fe fcbd 	bl	43c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1ac2:	2000      	movs	r0, #0
}
    1ac4:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1ac6:	f06f 0012 	mvn.w	r0, #18
    1aca:	e7fb      	b.n	1ac4 <uart_console_init+0x1c>
    1acc:	2000063c 	.word	0x2000063c
    1ad0:	00005ca8 	.word	0x00005ca8
    1ad4:	00001ad9 	.word	0x00001ad9

00001ad8 <console_out>:
	if ('\n' == c) {
    1ad8:	280a      	cmp	r0, #10
{
    1ada:	b538      	push	{r3, r4, r5, lr}
    1adc:	4d07      	ldr	r5, [pc, #28]	; (1afc <console_out+0x24>)
    1ade:	4604      	mov	r4, r0
	if ('\n' == c) {
    1ae0:	d104      	bne.n	1aec <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    1ae2:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1ae4:	6883      	ldr	r3, [r0, #8]
    1ae6:	210d      	movs	r1, #13
    1ae8:	685b      	ldr	r3, [r3, #4]
    1aea:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    1aec:	6828      	ldr	r0, [r5, #0]
    1aee:	6883      	ldr	r3, [r0, #8]
    1af0:	b2e1      	uxtb	r1, r4
    1af2:	685b      	ldr	r3, [r3, #4]
    1af4:	4798      	blx	r3
}
    1af6:	4620      	mov	r0, r4
    1af8:	bd38      	pop	{r3, r4, r5, pc}
    1afa:	bf00      	nop
    1afc:	2000063c 	.word	0x2000063c

00001b00 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1b00:	b530      	push	{r4, r5, lr}
	return port->config;
    1b02:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b04:	7b04      	ldrb	r4, [r0, #12]
    1b06:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1b0a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1b0e:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    1b12:	b085      	sub	sp, #20
    1b14:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    1b18:	d104      	bne.n	1b24 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    1b1a:	4628      	mov	r0, r5
    1b1c:	f001 fb5c 	bl	31d8 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    1b20:	2000      	movs	r0, #0
    1b22:	e02e      	b.n	1b82 <gpio_nrfx_pin_interrupt_configure+0x82>
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b24:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b28:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1b2c:	d12b      	bne.n	1b86 <gpio_nrfx_pin_interrupt_configure+0x86>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1b2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1b32:	bf0c      	ite	eq
    1b34:	2304      	moveq	r3, #4
    1b36:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b38:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1b3c:	6883      	ldr	r3, [r0, #8]
    1b3e:	fa23 f101 	lsr.w	r1, r3, r1
    1b42:	07c9      	lsls	r1, r1, #31
    1b44:	d42b      	bmi.n	1b9e <gpio_nrfx_pin_interrupt_configure+0x9e>
    1b46:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    1b4a:	d128      	bne.n	1b9e <gpio_nrfx_pin_interrupt_configure+0x9e>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1b4c:	f005 031f 	and.w	r3, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1b50:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1b54:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    1b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1b5c:	07db      	lsls	r3, r3, #31
    1b5e:	d41e      	bmi.n	1b9e <gpio_nrfx_pin_interrupt_configure+0x9e>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1b60:	f10d 0407 	add.w	r4, sp, #7
    1b64:	4621      	mov	r1, r4
    1b66:	4628      	mov	r0, r5
    1b68:	f001 fa9e 	bl	30a8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1b6c:	4b14      	ldr	r3, [pc, #80]	; (1bc0 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1b6e:	4298      	cmp	r0, r3
    1b70:	d114      	bne.n	1b9c <gpio_nrfx_pin_interrupt_configure+0x9c>
			err = nrfx_gpiote_channel_alloc(&ch);
    1b72:	4620      	mov	r0, r4
    1b74:	f001 fae6 	bl	3144 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1b78:	4b12      	ldr	r3, [pc, #72]	; (1bc4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1b7a:	4298      	cmp	r0, r3
    1b7c:	d00e      	beq.n	1b9c <gpio_nrfx_pin_interrupt_configure+0x9c>
				return -ENOMEM;
    1b7e:	f06f 000b 	mvn.w	r0, #11
}
    1b82:	b005      	add	sp, #20
    1b84:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1b86:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1b8a:	d005      	beq.n	1b98 <gpio_nrfx_pin_interrupt_configure+0x98>
    1b8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1b90:	bf0c      	ite	eq
    1b92:	2302      	moveq	r3, #2
    1b94:	2301      	movne	r3, #1
    1b96:	e7cf      	b.n	1b38 <gpio_nrfx_pin_interrupt_configure+0x38>
    1b98:	2303      	movs	r3, #3
    1b9a:	e7cd      	b.n	1b38 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    1b9c:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1b9e:	2300      	movs	r3, #0
    1ba0:	4619      	mov	r1, r3
    1ba2:	aa02      	add	r2, sp, #8
    1ba4:	4628      	mov	r0, r5
    1ba6:	f001 f957 	bl	2e58 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1baa:	4b06      	ldr	r3, [pc, #24]	; (1bc4 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1bac:	4298      	cmp	r0, r3
    1bae:	d104      	bne.n	1bba <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1bb0:	2101      	movs	r1, #1
    1bb2:	4628      	mov	r0, r5
    1bb4:	f001 facc 	bl	3150 <nrfx_gpiote_trigger_enable>
    1bb8:	e7b2      	b.n	1b20 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    1bba:	f06f 0004 	mvn.w	r0, #4
    1bbe:	e7e0      	b.n	1b82 <gpio_nrfx_pin_interrupt_configure+0x82>
    1bc0:	0bad0004 	.word	0x0bad0004
    1bc4:	0bad0000 	.word	0x0bad0000

00001bc8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1bc8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1bca:	f001 faab 	bl	3124 <nrfx_gpiote_is_init>
    1bce:	4604      	mov	r4, r0
    1bd0:	b968      	cbnz	r0, 1bee <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1bd2:	f001 fa7f 	bl	30d4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1bd6:	4b08      	ldr	r3, [pc, #32]	; (1bf8 <gpio_nrfx_init+0x30>)
    1bd8:	4298      	cmp	r0, r3
    1bda:	d10a      	bne.n	1bf2 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1bdc:	4807      	ldr	r0, [pc, #28]	; (1bfc <gpio_nrfx_init+0x34>)
    1bde:	4621      	mov	r1, r4
    1be0:	f001 fa5c 	bl	309c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1be4:	4622      	mov	r2, r4
    1be6:	2105      	movs	r1, #5
    1be8:	2006      	movs	r0, #6
    1bea:	f7ff fa8f 	bl	110c <z_arm_irq_priority_set>
		return 0;
    1bee:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1bf0:	bd10      	pop	{r4, pc}
		return -EIO;
    1bf2:	f06f 0004 	mvn.w	r0, #4
    1bf6:	e7fb      	b.n	1bf0 <gpio_nrfx_init+0x28>
    1bf8:	0bad0000 	.word	0x0bad0000
    1bfc:	00001c01 	.word	0x00001c01

00001c00 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c00:	0943      	lsrs	r3, r0, #5
{
    1c02:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1c04:	d110      	bne.n	1c28 <nrfx_gpio_handler+0x28>
	return list->head;
    1c06:	4b09      	ldr	r3, [pc, #36]	; (1c2c <nrfx_gpio_handler+0x2c>)
    1c08:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c0a:	b169      	cbz	r1, 1c28 <nrfx_gpio_handler+0x28>
	gpio_fire_callbacks(list, port, BIT(pin));
    1c0c:	2501      	movs	r5, #1
	return node->next;
    1c0e:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1c10:	4e07      	ldr	r6, [pc, #28]	; (1c30 <nrfx_gpio_handler+0x30>)
    1c12:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
    1c14:	688a      	ldr	r2, [r1, #8]
    1c16:	402a      	ands	r2, r5
    1c18:	d002      	beq.n	1c20 <nrfx_gpio_handler+0x20>
			cb->handler(port, cb, cb->pin_mask & pins);
    1c1a:	684b      	ldr	r3, [r1, #4]
    1c1c:	4630      	mov	r0, r6
    1c1e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1c20:	b114      	cbz	r4, 1c28 <nrfx_gpio_handler+0x28>
    1c22:	4621      	mov	r1, r4
    1c24:	6824      	ldr	r4, [r4, #0]
    1c26:	e7f5      	b.n	1c14 <nrfx_gpio_handler+0x14>
}
    1c28:	bd70      	pop	{r4, r5, r6, pc}
    1c2a:	bf00      	nop
    1c2c:	20000640 	.word	0x20000640
    1c30:	00005c90 	.word	0x00005c90

00001c34 <gpio_nrfx_pin_configure>:
{
    1c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    1c38:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1c3a:	7b3b      	ldrb	r3, [r7, #12]
    1c3c:	f001 051f 	and.w	r5, r1, #31
{
    1c40:	b085      	sub	sp, #20
    1c42:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1c44:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1c48:	4614      	mov	r4, r2
    1c4a:	b9ca      	cbnz	r2, 1c80 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    1c4c:	a902      	add	r1, sp, #8
    1c4e:	4628      	mov	r0, r5
    1c50:	f001 fa2a 	bl	30a8 <nrfx_gpiote_channel_get>
    1c54:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1c56:	4628      	mov	r0, r5
    1c58:	f001 fae6 	bl	3228 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1c5c:	4b48      	ldr	r3, [pc, #288]	; (1d80 <gpio_nrfx_pin_configure+0x14c>)
    1c5e:	4298      	cmp	r0, r3
    1c60:	d004      	beq.n	1c6c <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    1c62:	f06f 0004 	mvn.w	r0, #4
}
    1c66:	b005      	add	sp, #20
    1c68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    1c6c:	4284      	cmp	r4, r0
    1c6e:	d105      	bne.n	1c7c <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    1c70:	f89d 0008 	ldrb.w	r0, [sp, #8]
    1c74:	f001 fa60 	bl	3138 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1c78:	42a0      	cmp	r0, r4
    1c7a:	d1f2      	bne.n	1c62 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1c7c:	2000      	movs	r0, #0
    1c7e:	e7f2      	b.n	1c66 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c80:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1c84:	f10d 0103 	add.w	r1, sp, #3
    1c88:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    1c8a:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1c8e:	f001 fa0b 	bl	30a8 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c92:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    1c94:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1c96:	aa02      	add	r2, sp, #8
    1c98:	4649      	mov	r1, r9
    1c9a:	4628      	mov	r0, r5
    1c9c:	f001 f8dc 	bl	2e58 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1ca0:	4b37      	ldr	r3, [pc, #220]	; (1d80 <gpio_nrfx_pin_configure+0x14c>)
    1ca2:	4298      	cmp	r0, r3
    1ca4:	d002      	beq.n	1cac <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ca6:	f06f 0015 	mvn.w	r0, #21
    1caa:	e7dc      	b.n	1c66 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    1cac:	4580      	cmp	r8, r0
    1cae:	d103      	bne.n	1cb8 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    1cb0:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1cb4:	f001 fa40 	bl	3138 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1cb8:	05a3      	lsls	r3, r4, #22
    1cba:	d54e      	bpl.n	1d5a <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1cbc:	4b31      	ldr	r3, [pc, #196]	; (1d84 <gpio_nrfx_pin_configure+0x150>)
    1cbe:	4a32      	ldr	r2, [pc, #200]	; (1d88 <gpio_nrfx_pin_configure+0x154>)
    1cc0:	4023      	ands	r3, r4
    1cc2:	4293      	cmp	r3, r2
    1cc4:	d03a      	beq.n	1d3c <gpio_nrfx_pin_configure+0x108>
    1cc6:	d80c      	bhi.n	1ce2 <gpio_nrfx_pin_configure+0xae>
    1cc8:	2b06      	cmp	r3, #6
    1cca:	d014      	beq.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
    1ccc:	d804      	bhi.n	1cd8 <gpio_nrfx_pin_configure+0xa4>
    1cce:	b193      	cbz	r3, 1cf6 <gpio_nrfx_pin_configure+0xc2>
    1cd0:	2b02      	cmp	r3, #2
    1cd2:	d1e8      	bne.n	1ca6 <gpio_nrfx_pin_configure+0x72>
    1cd4:	2304      	movs	r3, #4
    1cd6:	e00e      	b.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
    1cd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1cdc:	d1e3      	bne.n	1ca6 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    1cde:	2301      	movs	r3, #1
    1ce0:	e009      	b.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ce2:	4a2a      	ldr	r2, [pc, #168]	; (1d8c <gpio_nrfx_pin_configure+0x158>)
    1ce4:	4293      	cmp	r3, r2
    1ce6:	d02b      	beq.n	1d40 <gpio_nrfx_pin_configure+0x10c>
    1ce8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1cec:	d02a      	beq.n	1d44 <gpio_nrfx_pin_configure+0x110>
    1cee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1cf2:	d1d8      	bne.n	1ca6 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    1cf4:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    1cf6:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1cfa:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    1cfe:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    1d02:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1d04:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    1d08:	bf54      	ite	pl
    1d0a:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1d0e:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d10:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    1d12:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1d16:	d517      	bpl.n	1d48 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1d18:	687b      	ldr	r3, [r7, #4]
    1d1a:	2101      	movs	r1, #1
    1d1c:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    1d20:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1d24:	2200      	movs	r2, #0
    1d26:	a901      	add	r1, sp, #4
    1d28:	4628      	mov	r0, r5
    1d2a:	f001 f93f 	bl	2fac <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1d2e:	4b14      	ldr	r3, [pc, #80]	; (1d80 <gpio_nrfx_pin_configure+0x14c>)
    1d30:	4298      	cmp	r0, r3
    1d32:	bf14      	ite	ne
    1d34:	f06f 0015 	mvnne.w	r0, #21
    1d38:	2000      	moveq	r0, #0
    1d3a:	e794      	b.n	1c66 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    1d3c:	2307      	movs	r3, #7
    1d3e:	e7da      	b.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    1d40:	2305      	movs	r3, #5
    1d42:	e7d8      	b.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    1d44:	2303      	movs	r3, #3
    1d46:	e7d6      	b.n	1cf6 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1d48:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1d4a:	bf41      	itttt	mi
    1d4c:	687b      	ldrmi	r3, [r7, #4]
    1d4e:	2101      	movmi	r1, #1
    1d50:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    1d54:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    1d58:	e7e4      	b.n	1d24 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    1d5a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d5c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    1d60:	bf54      	ite	pl
    1d62:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    1d66:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d68:	461a      	mov	r2, r3
    1d6a:	a901      	add	r1, sp, #4
    1d6c:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1d6e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1d72:	f001 f871 	bl	2e58 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1d76:	4b02      	ldr	r3, [pc, #8]	; (1d80 <gpio_nrfx_pin_configure+0x14c>)
    1d78:	4298      	cmp	r0, r3
    1d7a:	f43f af7f 	beq.w	1c7c <gpio_nrfx_pin_configure+0x48>
    1d7e:	e792      	b.n	1ca6 <gpio_nrfx_pin_configure+0x72>
    1d80:	0bad0000 	.word	0x0bad0000
    1d84:	00f00006 	.word	0x00f00006
    1d88:	00100006 	.word	0x00100006
    1d8c:	00400002 	.word	0x00400002

00001d90 <i2c_nrfx_twim_recover_bus>:

	return 0;
}

static int i2c_nrfx_twim_recover_bus(const struct device *dev)
{
    1d90:	b508      	push	{r3, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    1d92:	6903      	ldr	r3, [r0, #16]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    1d94:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
    1d98:	f001 fe16 	bl	39c8 <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twim_bus_recover(dev_data->twim_config.scl,
					       dev_data->twim_config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    1d9c:	4b03      	ldr	r3, [pc, #12]	; (1dac <i2c_nrfx_twim_recover_bus+0x1c>)
    1d9e:	4298      	cmp	r0, r3
}
    1da0:	bf14      	ite	ne
    1da2:	f06f 000f 	mvnne.w	r0, #15
    1da6:	2000      	moveq	r0, #0
    1da8:	bd08      	pop	{r3, pc}
    1daa:	bf00      	nop
    1dac:	0bad0000 	.word	0x0bad0000

00001db0 <init_twim>:
{
    1db0:	b510      	push	{r4, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    1db2:	6904      	ldr	r4, [r0, #16]
	nrfx_err_t result = nrfx_twim_init(&dev_config->twim,
    1db4:	4a08      	ldr	r2, [pc, #32]	; (1dd8 <init_twim+0x28>)
    1db6:	6840      	ldr	r0, [r0, #4]
    1db8:	4623      	mov	r3, r4
    1dba:	f104 0120 	add.w	r1, r4, #32
    1dbe:	f001 fbc1 	bl	3544 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
    1dc2:	4b06      	ldr	r3, [pc, #24]	; (1ddc <init_twim+0x2c>)
    1dc4:	4298      	cmp	r0, r3
	dev_data->twim_initialized = true;
    1dc6:	bf03      	ittte	eq
    1dc8:	2301      	moveq	r3, #1
    1dca:	f884 3030 	strbeq.w	r3, [r4, #48]	; 0x30
	return 0;
    1dce:	2000      	moveq	r0, #0
		return -EIO;
    1dd0:	f06f 0004 	mvnne.w	r0, #4
}
    1dd4:	bd10      	pop	{r4, pc}
    1dd6:	bf00      	nop
    1dd8:	00001de1 	.word	0x00001de1
    1ddc:	0bad0000 	.word	0x0bad0000

00001de0 <event_handler>:
	switch (p_event->type) {
    1de0:	7803      	ldrb	r3, [r0, #0]
    1de2:	2b01      	cmp	r3, #1
    1de4:	d008      	beq.n	1df8 <event_handler+0x18>
    1de6:	2b02      	cmp	r3, #2
    1de8:	d008      	beq.n	1dfc <event_handler+0x1c>
    1dea:	b94b      	cbnz	r3, 1e00 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    1dec:	4b05      	ldr	r3, [pc, #20]	; (1e04 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    1dee:	634b      	str	r3, [r1, #52]	; 0x34
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1df0:	f101 0010 	add.w	r0, r1, #16
    1df4:	f002 b84a 	b.w	3e8c <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    1df8:	4b03      	ldr	r3, [pc, #12]	; (1e08 <event_handler+0x28>)
    1dfa:	e7f8      	b.n	1dee <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    1dfc:	4b03      	ldr	r3, [pc, #12]	; (1e0c <event_handler+0x2c>)
    1dfe:	e7f6      	b.n	1dee <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    1e00:	4b03      	ldr	r3, [pc, #12]	; (1e10 <event_handler+0x30>)
    1e02:	e7f4      	b.n	1dee <event_handler+0xe>
    1e04:	0bad0000 	.word	0x0bad0000
    1e08:	0bae0001 	.word	0x0bae0001
    1e0c:	0bae0002 	.word	0x0bae0002
    1e10:	0bad0001 	.word	0x0bad0001

00001e14 <i2c_nrfx_twim_transfer>:
{
    1e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    1e18:	6847      	ldr	r7, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    1e1a:	6906      	ldr	r6, [r0, #16]
{
    1e1c:	b089      	sub	sp, #36	; 0x24
    1e1e:	4698      	mov	r8, r3
    1e20:	4605      	mov	r5, r0
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    1e22:	893b      	ldrh	r3, [r7, #8]
    1e24:	9300      	str	r3, [sp, #0]
{
    1e26:	460c      	mov	r4, r1
    1e28:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    1e2a:	2100      	movs	r1, #0
    1e2c:	2214      	movs	r2, #20
    1e2e:	a803      	add	r0, sp, #12
	uint8_t *msg_buf = dev_data->msg_buf;
    1e30:	f8d6 9038 	ldr.w	r9, [r6, #56]	; 0x38
	nrfx_twim_xfer_desc_t cur_xfer = {
    1e34:	f003 f83b 	bl	4eae <memset>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    1e38:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
	nrfx_twim_xfer_desc_t cur_xfer = {
    1e3c:	f88d 800d 	strb.w	r8, [sp, #13]
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    1e40:	b1bb      	cbz	r3, 1e72 <i2c_nrfx_twim_transfer+0x5e>
	return z_impl_k_sem_take(sem, timeout);
    1e42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1e4a:	4630      	mov	r0, r6
    1e4c:	f002 f83e 	bl	3ecc <z_impl_k_sem_take>
	k_sem_take(&dev_data->completion_sync, K_NO_WAIT);
    1e50:	f106 0a10 	add.w	sl, r6, #16
    1e54:	2200      	movs	r2, #0
    1e56:	2300      	movs	r3, #0
    1e58:	4650      	mov	r0, sl
    1e5a:	f002 f837 	bl	3ecc <z_impl_k_sem_take>
	nrfx_twim_enable(&dev_config->twim);
    1e5e:	4638      	mov	r0, r7
    1e60:	f001 fbc0 	bl	35e4 <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    1e64:	f04f 0800 	mov.w	r8, #0
	uint16_t msg_buf_used = 0;
    1e68:	4645      	mov	r5, r8
	for (size_t i = 0; i < num_msgs; i++) {
    1e6a:	45d8      	cmp	r8, fp
    1e6c:	d309      	bcc.n	1e82 <i2c_nrfx_twim_transfer+0x6e>
    1e6e:	2400      	movs	r4, #0
    1e70:	e051      	b.n	1f16 <i2c_nrfx_twim_transfer+0x102>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
    1e72:	4628      	mov	r0, r5
    1e74:	f7ff ff9c 	bl	1db0 <init_twim>
    1e78:	2800      	cmp	r0, #0
    1e7a:	dae2      	bge.n	1e42 <i2c_nrfx_twim_transfer+0x2e>
		return -EIO;
    1e7c:	f06f 0404 	mvn.w	r4, #4
    1e80:	e04f      	b.n	1f22 <i2c_nrfx_twim_transfer+0x10e>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    1e82:	7a21      	ldrb	r1, [r4, #8]
    1e84:	070a      	lsls	r2, r1, #28
    1e86:	f100 808f 	bmi.w	1fa8 <i2c_nrfx_twim_transfer+0x194>
		bool concat_next = ((i + 1) < num_msgs)
    1e8a:	f108 0801 	add.w	r8, r8, #1
				&& ((msgs[i].flags & I2C_MSG_READ)
    1e8e:	45d8      	cmp	r8, fp
    1e90:	6862      	ldr	r2, [r4, #4]
    1e92:	d20a      	bcs.n	1eaa <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i].flags & I2C_MSG_STOP)
    1e94:	078b      	lsls	r3, r1, #30
    1e96:	d408      	bmi.n	1eaa <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    1e98:	7d23      	ldrb	r3, [r4, #20]
				    == (msgs[i + 1].flags & I2C_MSG_READ));
    1e9a:	ea81 0003 	eor.w	r0, r1, r3
				&& ((msgs[i].flags & I2C_MSG_READ)
    1e9e:	f000 0001 	and.w	r0, r0, #1
    1ea2:	f003 0304 	and.w	r3, r3, #4
    1ea6:	4303      	orrs	r3, r0
    1ea8:	d016      	beq.n	1ed8 <i2c_nrfx_twim_transfer+0xc4>
		if (concat_next || (msg_buf_used != 0)) {
    1eaa:	b1bd      	cbz	r5, 1edc <i2c_nrfx_twim_transfer+0xc8>
				&& ((msgs[i].flags & I2C_MSG_READ)
    1eac:	2300      	movs	r3, #0
			if ((msg_buf_used + msgs[i].len) > concat_buf_size) {
    1eae:	f8dd c000 	ldr.w	ip, [sp]
    1eb2:	18a8      	adds	r0, r5, r2
    1eb4:	4560      	cmp	r0, ip
    1eb6:	d87a      	bhi.n	1fae <i2c_nrfx_twim_transfer+0x19a>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    1eb8:	07c8      	lsls	r0, r1, #31
    1eba:	d406      	bmi.n	1eca <i2c_nrfx_twim_transfer+0xb6>
				memcpy(msg_buf + msg_buf_used,
    1ebc:	6821      	ldr	r1, [r4, #0]
    1ebe:	9301      	str	r3, [sp, #4]
    1ec0:	eb09 0005 	add.w	r0, r9, r5
    1ec4:	f002 ffe8 	bl	4e98 <memcpy>
    1ec8:	9b01      	ldr	r3, [sp, #4]
			msg_buf_used += msgs[i].len;
    1eca:	6862      	ldr	r2, [r4, #4]
    1ecc:	4415      	add	r5, r2
    1ece:	b2ad      	uxth	r5, r5
		if (concat_next) {
    1ed0:	2b00      	cmp	r3, #0
    1ed2:	d037      	beq.n	1f44 <i2c_nrfx_twim_transfer+0x130>
    1ed4:	340c      	adds	r4, #12
    1ed6:	e7c8      	b.n	1e6a <i2c_nrfx_twim_transfer+0x56>
				&& ((msgs[i].flags & I2C_MSG_READ)
    1ed8:	2301      	movs	r3, #1
    1eda:	e7e8      	b.n	1eae <i2c_nrfx_twim_transfer+0x9a>
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    1edc:	07c9      	lsls	r1, r1, #31
    1ede:	d524      	bpl.n	1f2a <i2c_nrfx_twim_transfer+0x116>
			cur_xfer.p_primary_buf = msgs[i].buf;
    1ee0:	6823      	ldr	r3, [r4, #0]
    1ee2:	9306      	str	r3, [sp, #24]
			cur_xfer.primary_length = msgs[i].len;
    1ee4:	6863      	ldr	r3, [r4, #4]
    1ee6:	9304      	str	r3, [sp, #16]
    1ee8:	2500      	movs	r5, #0
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    1eea:	7a23      	ldrb	r3, [r4, #8]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    1eec:	f003 0201 	and.w	r2, r3, #1
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    1ef0:	f013 0f02 	tst.w	r3, #2
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    1ef4:	f88d 200c 	strb.w	r2, [sp, #12]
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    1ef8:	a903      	add	r1, sp, #12
    1efa:	bf0c      	ite	eq
    1efc:	2220      	moveq	r2, #32
    1efe:	2200      	movne	r2, #0
    1f00:	4638      	mov	r0, r7
    1f02:	f001 fbd3 	bl	36ac <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    1f06:	4b2e      	ldr	r3, [pc, #184]	; (1fc0 <i2c_nrfx_twim_transfer+0x1ac>)
    1f08:	4298      	cmp	r0, r3
    1f0a:	d021      	beq.n	1f50 <i2c_nrfx_twim_transfer+0x13c>
			if (res == NRFX_ERROR_BUSY) {
    1f0c:	330b      	adds	r3, #11
    1f0e:	4298      	cmp	r0, r3
    1f10:	d053      	beq.n	1fba <i2c_nrfx_twim_transfer+0x1a6>
			ret = -EIO;
    1f12:	f06f 0404 	mvn.w	r4, #4
	nrfx_twim_disable(&dev_config->twim);
    1f16:	4638      	mov	r0, r7
    1f18:	f001 fb74 	bl	3604 <nrfx_twim_disable>
	z_impl_k_sem_give(sem);
    1f1c:	4630      	mov	r0, r6
    1f1e:	f001 ffb5 	bl	3e8c <z_impl_k_sem_give>
}
    1f22:	4620      	mov	r0, r4
    1f24:	b009      	add	sp, #36	; 0x24
    1f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			   !nrfx_is_in_ram(msgs[i].buf)) {
    1f2a:	6821      	ldr	r1, [r4, #0]

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    1f2c:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    1f30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    1f34:	d0d4      	beq.n	1ee0 <i2c_nrfx_twim_transfer+0xcc>
			if (msgs[i].len > dev_config->flash_buf_max_size) {
    1f36:	897b      	ldrh	r3, [r7, #10]
    1f38:	4293      	cmp	r3, r2
    1f3a:	d33b      	bcc.n	1fb4 <i2c_nrfx_twim_transfer+0x1a0>
			memcpy(msg_buf, msgs[i].buf, msgs[i].len);
    1f3c:	4648      	mov	r0, r9
    1f3e:	f002 ffab 	bl	4e98 <memcpy>
			msg_buf_used = msgs[i].len;
    1f42:	88a5      	ldrh	r5, [r4, #4]
		if (msg_buf_used == 0) {
    1f44:	2d00      	cmp	r5, #0
    1f46:	d0cb      	beq.n	1ee0 <i2c_nrfx_twim_transfer+0xcc>
			cur_xfer.p_primary_buf = msg_buf;
    1f48:	f8cd 9018 	str.w	r9, [sp, #24]
			cur_xfer.primary_length = msg_buf_used;
    1f4c:	9504      	str	r5, [sp, #16]
    1f4e:	e7cc      	b.n	1eea <i2c_nrfx_twim_transfer+0xd6>
	return z_impl_k_sem_take(sem, timeout);
    1f50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1f54:	2300      	movs	r3, #0
    1f56:	4650      	mov	r0, sl
    1f58:	f001 ffb8 	bl	3ecc <z_impl_k_sem_take>
		if (ret != 0) {
    1f5c:	b138      	cbz	r0, 1f6e <i2c_nrfx_twim_transfer+0x15a>
			nrfx_twim_disable(&dev_config->twim);
    1f5e:	4638      	mov	r0, r7
    1f60:	f001 fb50 	bl	3604 <nrfx_twim_disable>
    1f64:	e9d6 0108 	ldrd	r0, r1, [r6, #32]
    1f68:	f001 fd2e 	bl	39c8 <nrfx_twi_twim_bus_recover>
    1f6c:	e7d1      	b.n	1f12 <i2c_nrfx_twim_transfer+0xfe>
		res = dev_data->res;
    1f6e:	6b73      	ldr	r3, [r6, #52]	; 0x34
		if (res != NRFX_SUCCESS) {
    1f70:	4a13      	ldr	r2, [pc, #76]	; (1fc0 <i2c_nrfx_twim_transfer+0x1ac>)
    1f72:	4293      	cmp	r3, r2
    1f74:	d1cd      	bne.n	1f12 <i2c_nrfx_twim_transfer+0xfe>
		if ((msgs[i].flags & I2C_MSG_READ)
    1f76:	7a23      	ldrb	r3, [r4, #8]
    1f78:	07db      	lsls	r3, r3, #31
    1f7a:	d401      	bmi.n	1f80 <i2c_nrfx_twim_transfer+0x16c>
		msg_buf_used = 0;
    1f7c:	2500      	movs	r5, #0
    1f7e:	e7a9      	b.n	1ed4 <i2c_nrfx_twim_transfer+0xc0>
		    && cur_xfer.p_primary_buf == msg_buf) {
    1f80:	9b06      	ldr	r3, [sp, #24]
    1f82:	4599      	cmp	r9, r3
    1f84:	d1fa      	bne.n	1f7c <i2c_nrfx_twim_transfer+0x168>
    1f86:	4623      	mov	r3, r4
    1f88:	e008      	b.n	1f9c <i2c_nrfx_twim_transfer+0x188>
				msg_buf_used -= msgs[j].len;
    1f8a:	1aa9      	subs	r1, r5, r2
				memcpy(msgs[j].buf,
    1f8c:	68d8      	ldr	r0, [r3, #12]
    1f8e:	9301      	str	r3, [sp, #4]
				msg_buf_used -= msgs[j].len;
    1f90:	b28d      	uxth	r5, r1
				memcpy(msgs[j].buf,
    1f92:	fa19 f181 	uxtah	r1, r9, r1
    1f96:	f002 ff7f 	bl	4e98 <memcpy>
				j--;
    1f9a:	9b01      	ldr	r3, [sp, #4]
			while (msg_buf_used >= msgs[j].len) {
    1f9c:	685a      	ldr	r2, [r3, #4]
    1f9e:	4295      	cmp	r5, r2
    1fa0:	f1a3 030c 	sub.w	r3, r3, #12
    1fa4:	d2f1      	bcs.n	1f8a <i2c_nrfx_twim_transfer+0x176>
    1fa6:	e7e9      	b.n	1f7c <i2c_nrfx_twim_transfer+0x168>
			ret = -ENOTSUP;
    1fa8:	f06f 0485 	mvn.w	r4, #133	; 0x85
    1fac:	e7b3      	b.n	1f16 <i2c_nrfx_twim_transfer+0x102>
				ret = -ENOSPC;
    1fae:	f06f 041b 	mvn.w	r4, #27
    1fb2:	e7b0      	b.n	1f16 <i2c_nrfx_twim_transfer+0x102>
				ret = -EINVAL;
    1fb4:	f06f 0415 	mvn.w	r4, #21
    1fb8:	e7ad      	b.n	1f16 <i2c_nrfx_twim_transfer+0x102>
				ret = -EBUSY;
    1fba:	f06f 040f 	mvn.w	r4, #15
    1fbe:	e7aa      	b.n	1f16 <i2c_nrfx_twim_transfer+0x102>
    1fc0:	0bad0000 	.word	0x0bad0000

00001fc4 <regulator_fixed_init_onoff>:
	.enable = enable_onoff,
	.disable = disable_onoff,
};

static int regulator_fixed_init_onoff(const struct device *dev)
{
    1fc4:	b538      	push	{r3, r4, r5, lr}
	struct driver_data_onoff *data = dev->data;
    1fc6:	6905      	ldr	r5, [r0, #16]
	int rc;

	data->dev = dev;
	rc = onoff_manager_init(&data->mgr, &transitions);
    1fc8:	4908      	ldr	r1, [pc, #32]	; (1fec <regulator_fixed_init_onoff+0x28>)
{
    1fca:	4604      	mov	r4, r0
	data->dev = dev;
    1fcc:	4628      	mov	r0, r5
    1fce:	f840 4b04 	str.w	r4, [r0], #4
	rc = onoff_manager_init(&data->mgr, &transitions);
    1fd2:	f002 fe16 	bl	4c02 <onoff_manager_init>
	__ASSERT_NO_MSG(rc == 0);

#ifdef CONFIG_MULTITHREADING
	k_work_init_delayable(&data->dwork, onoff_worker);
    1fd6:	4906      	ldr	r1, [pc, #24]	; (1ff0 <regulator_fixed_init_onoff+0x2c>)
    1fd8:	f105 0020 	add.w	r0, r5, #32
    1fdc:	f003 fced 	bl	59ba <k_work_init_delayable>
#endif /* CONFIG_MULTITHREADING */

	rc = common_init(dev);
    1fe0:	6860      	ldr	r0, [r4, #4]
    1fe2:	f003 faf8 	bl	55d6 <common_init.isra.0>
	}

	LOG_INF("%s onoff: %d", dev->name, rc);

	return rc;
}
    1fe6:	ea00 70e0 	and.w	r0, r0, r0, asr #31
    1fea:	bd38      	pop	{r3, r4, r5, pc}
    1fec:	000060cc 	.word	0x000060cc
    1ff0:	00005641 	.word	0x00005641

00001ff4 <finalize_transition>:
{
    1ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if ((rc >= 0) && (delay_us > 0)) {
    1ff8:	1e1c      	subs	r4, r3, #0
{
    1ffa:	4605      	mov	r5, r0
    1ffc:	460f      	mov	r7, r1
    1ffe:	4690      	mov	r8, r2
	if ((rc >= 0) && (delay_us > 0)) {
    2000:	db10      	blt.n	2024 <finalize_transition+0x30>
    2002:	b17a      	cbz	r2, 2024 <finalize_transition+0x30>
    2004:	ea4f 4952 	mov.w	r9, r2, lsr #17
    2008:	03d6      	lsls	r6, r2, #15
    200a:	2300      	movs	r3, #0
    200c:	4a14      	ldr	r2, [pc, #80]	; (2060 <finalize_transition+0x6c>)
    200e:	4630      	mov	r0, r6
    2010:	4649      	mov	r1, r9
    2012:	f7fe f863 	bl	dc <__aeabi_uldivmod>
		    || k_is_pre_kernel()
    2016:	b110      	cbz	r0, 201e <finalize_transition+0x2a>
	return !z_sys_post_kernel;
    2018:	4b12      	ldr	r3, [pc, #72]	; (2064 <finalize_transition+0x70>)
    201a:	781b      	ldrb	r3, [r3, #0]
    201c:	b943      	cbnz	r3, 2030 <finalize_transition+0x3c>
	z_impl_k_busy_wait(usec_to_wait);
    201e:	4640      	mov	r0, r8
    2020:	f003 fdda 	bl	5bd8 <z_impl_k_busy_wait>
	notify(&data->mgr, rc);
    2024:	4621      	mov	r1, r4
    2026:	1d28      	adds	r0, r5, #4
    2028:	463b      	mov	r3, r7
}
    202a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	notify(&data->mgr, rc);
    202e:	4718      	bx	r3
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    2030:	480d      	ldr	r0, [pc, #52]	; (2068 <finalize_transition+0x74>)
    2032:	4a0b      	ldr	r2, [pc, #44]	; (2060 <finalize_transition+0x6c>)
			data->notify = notify;
    2034:	652f      	str	r7, [r5, #80]	; 0x50
    2036:	1830      	adds	r0, r6, r0
			data->task = WORK_TASK_DELAY;
    2038:	f04f 0303 	mov.w	r3, #3
    203c:	f149 0100 	adc.w	r1, r9, #0
    2040:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
    2044:	2300      	movs	r3, #0
    2046:	f7fe f849 	bl	dc <__aeabi_uldivmod>
    204a:	4602      	mov	r2, r0
    204c:	460b      	mov	r3, r1
			rc = k_work_schedule(&data->dwork, K_USEC(delay_us));
    204e:	f105 0020 	add.w	r0, r5, #32
    2052:	f002 f8ab 	bl	41ac <k_work_schedule>
			if (rc >= 0) {
    2056:	1e04      	subs	r4, r0, #0
    2058:	dbe4      	blt.n	2024 <finalize_transition+0x30>
}
    205a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    205e:	bf00      	nop
    2060:	000f4240 	.word	0x000f4240
    2064:	20000bea 	.word	0x20000bea
    2068:	000f423f 	.word	0x000f423f

0000206c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    206c:	b570      	push	{r4, r5, r6, lr}
		break;
	default:
		return -ENOTSUP;
	}
#else
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
    206e:	794b      	ldrb	r3, [r1, #5]
    2070:	2b01      	cmp	r3, #1
    2072:	d120      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2074:	798b      	ldrb	r3, [r1, #6]
    2076:	2b03      	cmp	r3, #3
    2078:	d11d      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    207a:	79cc      	ldrb	r4, [r1, #7]
    207c:	b10c      	cbz	r4, 2082 <uarte_nrfx_configure+0x16>
    207e:	2c01      	cmp	r4, #1
    2080:	d119      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2082:	790a      	ldrb	r2, [r1, #4]
    2084:	b112      	cbz	r2, 208c <uarte_nrfx_configure+0x20>
    2086:	2a02      	cmp	r2, #2
    2088:	d115      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
    208a:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    208c:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    208e:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2090:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2094:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2096:	d062      	beq.n	215e <uarte_nrfx_configure+0xf2>
    2098:	d82b      	bhi.n	20f2 <uarte_nrfx_configure+0x86>
    209a:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    209e:	d061      	beq.n	2164 <uarte_nrfx_configure+0xf8>
    20a0:	d814      	bhi.n	20cc <uarte_nrfx_configure+0x60>
    20a2:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    20a6:	d05f      	beq.n	2168 <uarte_nrfx_configure+0xfc>
    20a8:	d808      	bhi.n	20bc <uarte_nrfx_configure+0x50>
    20aa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    20ae:	d05e      	beq.n	216e <uarte_nrfx_configure+0x102>
    20b0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    20b4:	d05e      	beq.n	2174 <uarte_nrfx_configure+0x108>
    20b6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    20ba:	e04f      	b.n	215c <uarte_nrfx_configure+0xf0>
    20bc:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    20c0:	d05b      	beq.n	217a <uarte_nrfx_configure+0x10e>
    20c2:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    20c6:	d1f6      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    20c8:	4b36      	ldr	r3, [pc, #216]	; (21a4 <uarte_nrfx_configure+0x138>)
    20ca:	e03c      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    20cc:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    20d0:	d056      	beq.n	2180 <uarte_nrfx_configure+0x114>
    20d2:	d807      	bhi.n	20e4 <uarte_nrfx_configure+0x78>
    20d4:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    20d8:	d054      	beq.n	2184 <uarte_nrfx_configure+0x118>
    20da:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    20de:	d1ea      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    20e0:	4b31      	ldr	r3, [pc, #196]	; (21a8 <uarte_nrfx_configure+0x13c>)
    20e2:	e030      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    20e4:	f647 2612 	movw	r6, #31250	; 0x7a12
    20e8:	42b3      	cmp	r3, r6
    20ea:	d1e4      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    20ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    20f0:	e029      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    20f2:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    20f6:	d047      	beq.n	2188 <uarte_nrfx_configure+0x11c>
    20f8:	d813      	bhi.n	2122 <uarte_nrfx_configure+0xb6>
    20fa:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    20fe:	d046      	beq.n	218e <uarte_nrfx_configure+0x122>
    2100:	d809      	bhi.n	2116 <uarte_nrfx_configure+0xaa>
    2102:	f64d 26c0 	movw	r6, #56000	; 0xdac0
    2106:	42b3      	cmp	r3, r6
    2108:	d043      	beq.n	2192 <uarte_nrfx_configure+0x126>
    210a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    210e:	d1d2      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2110:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2114:	e017      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    2116:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    211a:	d1cc      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    211c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2120:	e011      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    2122:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2126:	d037      	beq.n	2198 <uarte_nrfx_configure+0x12c>
    2128:	d808      	bhi.n	213c <uarte_nrfx_configure+0xd0>
    212a:	4e20      	ldr	r6, [pc, #128]	; (21ac <uarte_nrfx_configure+0x140>)
    212c:	42b3      	cmp	r3, r6
    212e:	d036      	beq.n	219e <uarte_nrfx_configure+0x132>
    2130:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2134:	d1bf      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2136:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    213a:	e004      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    213c:	4e1c      	ldr	r6, [pc, #112]	; (21b0 <uarte_nrfx_configure+0x144>)
    213e:	42b3      	cmp	r3, r6
    2140:	d1b9      	bne.n	20b6 <uarte_nrfx_configure+0x4a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2142:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    2146:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2148:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    214c:	1d03      	adds	r3, r0, #4
    214e:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    2150:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2152:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2156:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    215a:	2000      	movs	r0, #0
}
    215c:	bd70      	pop	{r4, r5, r6, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    215e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2162:	e7f0      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2164:	4b13      	ldr	r3, [pc, #76]	; (21b4 <uarte_nrfx_configure+0x148>)
    2166:	e7ee      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2168:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    216c:	e7eb      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = 0x00014000;
    216e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2172:	e7e8      	b.n	2146 <uarte_nrfx_configure+0xda>
	switch (baudrate) {
    2174:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2178:	e7e5      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    217a:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    217e:	e7e2      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2180:	4b0d      	ldr	r3, [pc, #52]	; (21b8 <uarte_nrfx_configure+0x14c>)
    2182:	e7e0      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2184:	4b0d      	ldr	r3, [pc, #52]	; (21bc <uarte_nrfx_configure+0x150>)
    2186:	e7de      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2188:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    218c:	e7db      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    218e:	4b0c      	ldr	r3, [pc, #48]	; (21c0 <uarte_nrfx_configure+0x154>)
    2190:	e7d9      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2192:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2196:	e7d6      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2198:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    219c:	e7d3      	b.n	2146 <uarte_nrfx_configure+0xda>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    219e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    21a2:	e7d0      	b.n	2146 <uarte_nrfx_configure+0xda>
    21a4:	0013b000 	.word	0x0013b000
    21a8:	004ea000 	.word	0x004ea000
    21ac:	0003d090 	.word	0x0003d090
    21b0:	000f4240 	.word	0x000f4240
    21b4:	00275000 	.word	0x00275000
    21b8:	0075c000 	.word	0x0075c000
    21bc:	003af000 	.word	0x003af000
    21c0:	013a9000 	.word	0x013a9000

000021c4 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    21c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    21c6:	6906      	ldr	r6, [r0, #16]
{
    21c8:	4605      	mov	r5, r0
    21ca:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    21cc:	f003 fbb2 	bl	5934 <k_is_in_isr>
    21d0:	b910      	cbnz	r0, 21d8 <uarte_nrfx_poll_out+0x14>
    21d2:	4b2c      	ldr	r3, [pc, #176]	; (2284 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    21d4:	781b      	ldrb	r3, [r3, #0]
    21d6:	b983      	cbnz	r3, 21fa <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    21d8:	f04f 0320 	mov.w	r3, #32
    21dc:	f3ef 8411 	mrs	r4, BASEPRI
    21e0:	f383 8812 	msr	BASEPRI_MAX, r3
    21e4:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    21e8:	6868      	ldr	r0, [r5, #4]
    21ea:	f003 fac7 	bl	577c <is_tx_ready.isra.0>
    21ee:	bb28      	cbnz	r0, 223c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    21f0:	f384 8811 	msr	BASEPRI, r4
    21f4:	f3bf 8f6f 	isb	sy
}
    21f8:	e7ee      	b.n	21d8 <uarte_nrfx_poll_out+0x14>
{
    21fa:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    21fc:	6868      	ldr	r0, [r5, #4]
    21fe:	f003 fabd 	bl	577c <is_tx_ready.isra.0>
    2202:	b970      	cbnz	r0, 2222 <uarte_nrfx_poll_out+0x5e>
    2204:	2001      	movs	r0, #1
    2206:	f003 fb12 	bl	582e <nrfx_busy_wait>
    220a:	3c01      	subs	r4, #1
    220c:	d1f6      	bne.n	21fc <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    220e:	2100      	movs	r1, #0
    2210:	2021      	movs	r0, #33	; 0x21
    2212:	f002 fa5f 	bl	46d4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2216:	e7f0      	b.n	21fa <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2218:	f384 8811 	msr	BASEPRI, r4
    221c:	f3bf 8f6f 	isb	sy
}
    2220:	e7f5      	b.n	220e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    2222:	f04f 0320 	mov.w	r3, #32
    2226:	f3ef 8411 	mrs	r4, BASEPRI
    222a:	f383 8812 	msr	BASEPRI_MAX, r3
    222e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2232:	6868      	ldr	r0, [r5, #4]
    2234:	f003 faa2 	bl	577c <is_tx_ready.isra.0>
    2238:	2800      	cmp	r0, #0
    223a:	d0ed      	beq.n	2218 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    223c:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    2240:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    2242:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    2244:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2246:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    224a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    224e:	2200      	movs	r2, #0
    2250:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2254:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    2258:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    225c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2260:	684a      	ldr	r2, [r1, #4]
    2262:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2264:	bf41      	itttt	mi
    2266:	2208      	movmi	r2, #8
    2268:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    226c:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    2270:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2274:	2201      	movs	r2, #1
    2276:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2278:	f384 8811 	msr	BASEPRI, r4
    227c:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    2280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2282:	bf00      	nop
    2284:	20000bea 	.word	0x20000bea

00002288 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    2288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    228c:	2101      	movs	r1, #1
    228e:	4606      	mov	r6, r0
    2290:	2200      	movs	r2, #0
    2292:	2002      	movs	r0, #2
    2294:	f7fe ff3a 	bl	110c <z_arm_irq_priority_set>
    2298:	2002      	movs	r0, #2
    229a:	f7fe ff05 	bl	10a8 <arch_irq_enable>
	const struct uarte_nrfx_config *config = dev->config;
    229e:	6877      	ldr	r7, [r6, #4]
	struct uarte_nrfx_data *data = dev->data;
    22a0:	6935      	ldr	r5, [r6, #16]
	return config->uarte_regs;
    22a2:	683c      	ldr	r4, [r7, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    22a4:	2300      	movs	r3, #0
    22a6:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	data->dev = dev;
    22aa:	602e      	str	r6, [r5, #0]
	uarte_nrfx_pins_configure(dev, false);
    22ac:	6873      	ldr	r3, [r6, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22ae:	68d8      	ldr	r0, [r3, #12]
    22b0:	1c41      	adds	r1, r0, #1
    22b2:	d00c      	beq.n	22ce <uarte_0_init+0x46>
    *p_pin = pin_number & 0x1F;
    22b4:	f000 021f 	and.w	r2, r0, #31
    p_reg->OUTSET = set_mask;
    22b8:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    22bc:	2101      	movs	r1, #1
    22be:	4091      	lsls	r1, r2
    reg->PIN_CNF[pin_number] = cnf;
    22c0:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    p_reg->OUTSET = set_mask;
    22c4:	f8cc 1508 	str.w	r1, [ip, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    22c8:	2103      	movs	r1, #3
    22ca:	f84c 1022 	str.w	r1, [ip, r2, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22ce:	6919      	ldr	r1, [r3, #16]
    22d0:	1c4a      	adds	r2, r1, #1
    22d2:	d010      	beq.n	22f6 <uarte_0_init+0x6e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    22d4:	7f1a      	ldrb	r2, [r3, #28]
    22d6:	2a00      	cmp	r2, #0
    *p_pin = pin_number & 0x1F;
    22d8:	f001 021f 	and.w	r2, r1, #31
    22dc:	bf14      	ite	ne
    22de:	f04f 0c03 	movne.w	ip, #3
    22e2:	f04f 0c00 	moveq.w	ip, #0
    reg->PIN_CNF[pin_number] = cnf;
    22e6:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    22ea:	f04f 4ea0 	mov.w	lr, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    22ee:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    22f2:	f84e c022 	str.w	ip, [lr, r2, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22f6:	f8d3 c014 	ldr.w	ip, [r3, #20]
    22fa:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
    22fe:	d00f      	beq.n	2320 <uarte_0_init+0x98>
    *p_pin = pin_number & 0x1F;
    2300:	f00c 021f 	and.w	r2, ip, #31
    p_reg->OUTSET = set_mask;
    2304:	f04f 48a0 	mov.w	r8, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2308:	f04f 0e01 	mov.w	lr, #1
    230c:	fa0e fe02 	lsl.w	lr, lr, r2
    reg->PIN_CNF[pin_number] = cnf;
    2310:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    p_reg->OUTSET = set_mask;
    2314:	f8c8 e508 	str.w	lr, [r8, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    2318:	f04f 0e03 	mov.w	lr, #3
    231c:	f848 e022 	str.w	lr, [r8, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2320:	f8d3 e018 	ldr.w	lr, [r3, #24]
    2324:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
    2328:	d010      	beq.n	234c <uarte_0_init+0xc4>
			nrf_gpio_cfg_input(cfg->cts_pin,
    232a:	7f5a      	ldrb	r2, [r3, #29]
    232c:	2a00      	cmp	r2, #0
    *p_pin = pin_number & 0x1F;
    232e:	f00e 021f 	and.w	r2, lr, #31
    2332:	bf14      	ite	ne
    2334:	f04f 0803 	movne.w	r8, #3
    2338:	f04f 0800 	moveq.w	r8, #0
    reg->PIN_CNF[pin_number] = cnf;
    233c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    2340:	f04f 49a0 	mov.w	r9, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2344:	ea4f 0888 	mov.w	r8, r8, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    2348:	f849 8022 	str.w	r8, [r9, r2, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    234c:	681b      	ldr	r3, [r3, #0]
    p_reg->PSEL.TXD = pseltxd;
    234e:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2352:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
	err = uarte_nrfx_configure(dev, &data->uart_config);
    2356:	4630      	mov	r0, r6
    p_reg->PSEL.RTS = pselrts;
    2358:	f8c3 c508 	str.w	ip, [r3, #1288]	; 0x508
    235c:	1d29      	adds	r1, r5, #4
    p_reg->PSEL.CTS = pselcts;
    235e:	f8c3 e510 	str.w	lr, [r3, #1296]	; 0x510
    2362:	f7ff fe83 	bl	206c <uarte_nrfx_configure>
	if (err) {
    2366:	4606      	mov	r6, r0
    2368:	2800      	cmp	r0, #0
    236a:	d143      	bne.n	23f4 <uarte_0_init+0x16c>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    236c:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    236e:	0799      	lsls	r1, r3, #30
    2370:	d519      	bpl.n	23a6 <uarte_0_init+0x11e>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2372:	f105 0012 	add.w	r0, r5, #18
    2376:	f001 f821 	bl	33bc <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    237a:	4b21      	ldr	r3, [pc, #132]	; (2400 <uarte_0_init+0x178>)
    237c:	4298      	cmp	r0, r3
    237e:	d13c      	bne.n	23fa <uarte_0_init+0x172>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2380:	7ca8      	ldrb	r0, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2382:	00c3      	lsls	r3, r0, #3
    2384:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2388:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    238c:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2390:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2394:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    2398:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    239c:	4a19      	ldr	r2, [pc, #100]	; (2404 <uarte_0_init+0x17c>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    239e:	2301      	movs	r3, #1
    23a0:	4083      	lsls	r3, r0
    23a2:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    23a6:	2308      	movs	r3, #8
    23a8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
    23ac:	7a3b      	ldrb	r3, [r7, #8]
    23ae:	b95b      	cbnz	r3, 23c8 <uarte_0_init+0x140>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    23b0:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    23b4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    23b8:	f105 0311 	add.w	r3, r5, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    23bc:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    23c0:	2301      	movs	r3, #1
    23c2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23c6:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    23c8:	687b      	ldr	r3, [r7, #4]
    23ca:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    23cc:	bf5c      	itt	pl
    23ce:	f44f 7280 	movpl.w	r2, #256	; 0x100
    23d2:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    23d6:	06db      	lsls	r3, r3, #27
    23d8:	bf44      	itt	mi
    23da:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    23de:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    23e2:	3510      	adds	r5, #16
    p_reg->TXD.MAXCNT = length;
    23e4:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    23e6:	f8c4 5544 	str.w	r5, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    23ea:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23ee:	2301      	movs	r3, #1
    23f0:	60a3      	str	r3, [r4, #8]
    23f2:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
    23f4:	4630      	mov	r0, r6
    23f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    23fa:	f06f 0604 	mvn.w	r6, #4
UART_NRF_UARTE_DEVICE(0);
    23fe:	e7f9      	b.n	23f4 <uarte_0_init+0x16c>
    2400:	0bad0000 	.word	0x0bad0000
    2404:	4001f000 	.word	0x4001f000

00002408 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2408:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    240a:	2301      	movs	r3, #1
    240c:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    240e:	4a11      	ldr	r2, [pc, #68]	; (2454 <compare_int_lock+0x4c>)
    2410:	f3bf 8f5b 	dmb	ish
    2414:	43dc      	mvns	r4, r3
    2416:	e852 1f00 	ldrex	r1, [r2]
    241a:	ea01 0c04 	and.w	ip, r1, r4
    241e:	e842 ce00 	strex	lr, ip, [r2]
    2422:	f1be 0f00 	cmp.w	lr, #0
    2426:	d1f6      	bne.n	2416 <compare_int_lock+0xe>
    2428:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    242c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2430:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    2434:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2438:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    243c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    2440:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2444:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2448:	420b      	tst	r3, r1
}
    244a:	bf14      	ite	ne
    244c:	2001      	movne	r0, #1
    244e:	2000      	moveq	r0, #0
    2450:	bd10      	pop	{r4, pc}
    2452:	bf00      	nop
    2454:	20000658 	.word	0x20000658

00002458 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2458:	4919      	ldr	r1, [pc, #100]	; (24c0 <sys_clock_timeout_handler+0x68>)
{
    245a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    245c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    245e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2462:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    2464:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2468:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    246c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    246e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2472:	d222      	bcs.n	24ba <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2474:	4b13      	ldr	r3, [pc, #76]	; (24c4 <sys_clock_timeout_handler+0x6c>)
    2476:	681b      	ldr	r3, [r3, #0]
    2478:	0a1a      	lsrs	r2, r3, #8
    247a:	061b      	lsls	r3, r3, #24
    247c:	195e      	adds	r6, r3, r5
    247e:	4b12      	ldr	r3, [pc, #72]	; (24c8 <sys_clock_timeout_handler+0x70>)
    2480:	f142 0700 	adc.w	r7, r2, #0
    2484:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    2488:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    248a:	f002 fa85 	bl	4998 <sys_clock_announce>
    return p_reg->CC[ch];
    248e:	00a3      	lsls	r3, r4, #2
    2490:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2494:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2498:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    249c:	42aa      	cmp	r2, r5
    249e:	d10b      	bne.n	24b8 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    24a0:	b91e      	cbnz	r6, 24aa <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    24a2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    24a6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    24aa:	4b08      	ldr	r3, [pc, #32]	; (24cc <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    24ac:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    24b0:	fa00 f404 	lsl.w	r4, r0, r4
    24b4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    24b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    24ba:	2600      	movs	r6, #0
    24bc:	e7e5      	b.n	248a <sys_clock_timeout_handler+0x32>
    24be:	bf00      	nop
    24c0:	200003e0 	.word	0x200003e0
    24c4:	2000065c 	.word	0x2000065c
    24c8:	200003c8 	.word	0x200003c8
    24cc:	40011000 	.word	0x40011000

000024d0 <compare_int_unlock>:
	if (key) {
    24d0:	b319      	cbz	r1, 251a <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    24d2:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    24d6:	2301      	movs	r3, #1
    24d8:	4a10      	ldr	r2, [pc, #64]	; (251c <compare_int_unlock+0x4c>)
    24da:	4083      	lsls	r3, r0
    24dc:	e852 1f00 	ldrex	r1, [r2]
    24e0:	4319      	orrs	r1, r3
    24e2:	e842 1c00 	strex	ip, r1, [r2]
    24e6:	f1bc 0f00 	cmp.w	ip, #0
    24ea:	d1f7      	bne.n	24dc <compare_int_unlock+0xc>
    24ec:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    24f0:	4a0b      	ldr	r2, [pc, #44]	; (2520 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    24f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    24f6:	4083      	lsls	r3, r0
    24f8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    24fc:	4b09      	ldr	r3, [pc, #36]	; (2524 <compare_int_unlock+0x54>)
    24fe:	f3bf 8f5b 	dmb	ish
    2502:	681b      	ldr	r3, [r3, #0]
    2504:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2508:	fa23 f000 	lsr.w	r0, r3, r0
    250c:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    250e:	bf42      	ittt	mi
    2510:	4b05      	ldrmi	r3, [pc, #20]	; (2528 <compare_int_unlock+0x58>)
    2512:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    2516:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    251a:	4770      	bx	lr
    251c:	20000658 	.word	0x20000658
    2520:	40011000 	.word	0x40011000
    2524:	20000654 	.word	0x20000654
    2528:	e000e100 	.word	0xe000e100

0000252c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    252c:	4b0d      	ldr	r3, [pc, #52]	; (2564 <z_nrf_rtc_timer_read+0x38>)
    252e:	6818      	ldr	r0, [r3, #0]
    2530:	0a01      	lsrs	r1, r0, #8
    2532:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2534:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2538:	4b0b      	ldr	r3, [pc, #44]	; (2568 <z_nrf_rtc_timer_read+0x3c>)
    253a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    253e:	1818      	adds	r0, r3, r0
    2540:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2544:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2548:	d20a      	bcs.n	2560 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    254a:	4b08      	ldr	r3, [pc, #32]	; (256c <z_nrf_rtc_timer_read+0x40>)
    254c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2550:	4290      	cmp	r0, r2
    2552:	eb71 0303 	sbcs.w	r3, r1, r3
    2556:	d203      	bcs.n	2560 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    2558:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    255c:	f141 0100 	adc.w	r1, r1, #0
}
    2560:	4770      	bx	lr
    2562:	bf00      	nop
    2564:	2000065c 	.word	0x2000065c
    2568:	40011000 	.word	0x40011000
    256c:	200003c8 	.word	0x200003c8

00002570 <compare_set>:
{
    2570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2574:	b085      	sub	sp, #20
    2576:	4616      	mov	r6, r2
    2578:	4698      	mov	r8, r3
    257a:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    257c:	f7ff ff44 	bl	2408 <compare_int_lock>
    2580:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2582:	f7ff ffd3 	bl	252c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2586:	42b0      	cmp	r0, r6
    2588:	eb71 0308 	sbcs.w	r3, r1, r8
    258c:	d278      	bcs.n	2680 <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    258e:	4b46      	ldr	r3, [pc, #280]	; (26a8 <compare_set+0x138>)
    2590:	1a30      	subs	r0, r6, r0
    2592:	eb68 0101 	sbc.w	r1, r8, r1
    2596:	4298      	cmp	r0, r3
    2598:	f171 0300 	sbcs.w	r3, r1, #0
    259c:	f080 8081 	bcs.w	26a2 <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    25a0:	4b42      	ldr	r3, [pc, #264]	; (26ac <compare_set+0x13c>)
    25a2:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    25a6:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    25aa:	45d8      	cmp	r8, fp
    25ac:	bf08      	it	eq
    25ae:	4556      	cmpeq	r6, sl
    25b0:	d051      	beq.n	2656 <compare_set+0xe6>
    25b2:	ea4f 0985 	mov.w	r9, r5, lsl #2
    25b6:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    25ba:	f105 0750 	add.w	r7, r5, #80	; 0x50
    25be:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    25c2:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25c4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    25c8:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    25cc:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    25ce:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    25d2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25d6:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    25d8:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    25dc:	4b34      	ldr	r3, [pc, #208]	; (26b0 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    25de:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    25e2:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    25e4:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    25e8:	1a40      	subs	r0, r0, r1
    25ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    25ee:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    25f2:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    25f4:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    25f8:	d107      	bne.n	260a <compare_set+0x9a>
    25fa:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    25fe:	2013      	movs	r0, #19
    2600:	f003 faea 	bl	5bd8 <z_impl_k_busy_wait>
    2604:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    2608:	4b29      	ldr	r3, [pc, #164]	; (26b0 <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    260a:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    260e:	eba4 000c 	sub.w	r0, r4, ip
    2612:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    2616:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    261a:	bf88      	it	hi
    261c:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    261e:	2000      	movs	r0, #0
    2620:	6038      	str	r0, [r7, #0]
    2622:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    2624:	9801      	ldr	r0, [sp, #4]
    2626:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    262a:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    262e:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    2632:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    2636:	4281      	cmp	r1, r0
    2638:	d006      	beq.n	2648 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    263a:	1a20      	subs	r0, r4, r0
    263c:	3802      	subs	r0, #2
    263e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    2642:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2646:	d819      	bhi.n	267c <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    2648:	1aa4      	subs	r4, r4, r2
    264a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    264e:	eb14 0a06 	adds.w	sl, r4, r6
    2652:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    2656:	4915      	ldr	r1, [pc, #84]	; (26ac <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    2658:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    265a:	012b      	lsls	r3, r5, #4
    265c:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    2660:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    2664:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    2666:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2668:	6053      	str	r3, [r2, #4]
	return ret;
    266a:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    266c:	4628      	mov	r0, r5
    266e:	9900      	ldr	r1, [sp, #0]
    2670:	f7ff ff2e 	bl	24d0 <compare_int_unlock>
}
    2674:	4620      	mov	r0, r4
    2676:	b005      	add	sp, #20
    2678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    267c:	4620      	mov	r0, r4
    267e:	e7b1      	b.n	25e4 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    2680:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2682:	4a0c      	ldr	r2, [pc, #48]	; (26b4 <compare_set+0x144>)
    2684:	f3bf 8f5b 	dmb	ish
    2688:	40ab      	lsls	r3, r5
    268a:	e852 1f00 	ldrex	r1, [r2]
    268e:	4319      	orrs	r1, r3
    2690:	e842 1000 	strex	r0, r1, [r2]
    2694:	2800      	cmp	r0, #0
    2696:	d1f8      	bne.n	268a <compare_set+0x11a>
    2698:	f3bf 8f5b 	dmb	ish
    269c:	46b2      	mov	sl, r6
    269e:	46c3      	mov	fp, r8
    26a0:	e7d9      	b.n	2656 <compare_set+0xe6>
			return -EINVAL;
    26a2:	f06f 0415 	mvn.w	r4, #21
    26a6:	e7e1      	b.n	266c <compare_set+0xfc>
    26a8:	01000001 	.word	0x01000001
    26ac:	200003d0 	.word	0x200003d0
    26b0:	40011000 	.word	0x40011000
    26b4:	20000654 	.word	0x20000654

000026b8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    26b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    26ba:	4b19      	ldr	r3, [pc, #100]	; (2720 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    26bc:	4d19      	ldr	r5, [pc, #100]	; (2724 <sys_clock_driver_init+0x6c>)
    26be:	2400      	movs	r4, #0
    26c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    26c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    26c8:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    26cc:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    26d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    26d4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    26d8:	4b13      	ldr	r3, [pc, #76]	; (2728 <sys_clock_driver_init+0x70>)
    26da:	2602      	movs	r6, #2
    26dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    26e0:	2101      	movs	r1, #1
    26e2:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    26e6:	2011      	movs	r0, #17
    26e8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    26ec:	4622      	mov	r2, r4
    26ee:	f7fe fd0d 	bl	110c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    26f2:	2011      	movs	r0, #17
    26f4:	f7fe fcd8 	bl	10a8 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    26f8:	4a0c      	ldr	r2, [pc, #48]	; (272c <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    26fa:	2301      	movs	r3, #1
    26fc:	60ab      	str	r3, [r5, #8]
    26fe:	602b      	str	r3, [r5, #0]
    2700:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    2702:	4b0b      	ldr	r3, [pc, #44]	; (2730 <sys_clock_driver_init+0x78>)
    2704:	4a0b      	ldr	r2, [pc, #44]	; (2734 <sys_clock_driver_init+0x7c>)
    2706:	9300      	str	r3, [sp, #0]
    2708:	9401      	str	r4, [sp, #4]
    270a:	2300      	movs	r3, #0
    270c:	4620      	mov	r0, r4
    270e:	f7ff ff2f 	bl	2570 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2712:	4630      	mov	r0, r6
    2714:	f7ff f948 	bl	19a8 <z_nrf_clock_control_lf_on>

	return 0;
}
    2718:	4620      	mov	r0, r4
    271a:	b002      	add	sp, #8
    271c:	bd70      	pop	{r4, r5, r6, pc}
    271e:	bf00      	nop
    2720:	200003d0 	.word	0x200003d0
    2724:	40011000 	.word	0x40011000
    2728:	e000e100 	.word	0xe000e100
    272c:	20000658 	.word	0x20000658
    2730:	00002459 	.word	0x00002459
    2734:	007fffff 	.word	0x007fffff

00002738 <rtc_nrf_isr>:
{
    2738:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    273c:	4c35      	ldr	r4, [pc, #212]	; (2814 <rtc_nrf_isr+0xdc>)
    273e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2742:	079a      	lsls	r2, r3, #30
    2744:	d50b      	bpl.n	275e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2746:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    274a:	b143      	cbz	r3, 275e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    274c:	4a32      	ldr	r2, [pc, #200]	; (2818 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    274e:	2300      	movs	r3, #0
    2750:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    2754:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    2758:	6813      	ldr	r3, [r2, #0]
    275a:	3301      	adds	r3, #1
    275c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    275e:	f04f 0320 	mov.w	r3, #32
    2762:	f3ef 8211 	mrs	r2, BASEPRI
    2766:	f383 8812 	msr	BASEPRI_MAX, r3
    276a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    276e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    2772:	03db      	lsls	r3, r3, #15
    2774:	d512      	bpl.n	279c <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2776:	f3bf 8f5b 	dmb	ish
    277a:	4b28      	ldr	r3, [pc, #160]	; (281c <rtc_nrf_isr+0xe4>)
    277c:	e853 1f00 	ldrex	r1, [r3]
    2780:	f021 0001 	bic.w	r0, r1, #1
    2784:	e843 0600 	strex	r6, r0, [r3]
    2788:	2e00      	cmp	r6, #0
    278a:	d1f7      	bne.n	277c <rtc_nrf_isr+0x44>
    278c:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2790:	2900      	cmp	r1, #0
    2792:	d136      	bne.n	2802 <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2794:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    2798:	2b00      	cmp	r3, #0
    279a:	d132      	bne.n	2802 <rtc_nrf_isr+0xca>
{
    279c:	2300      	movs	r3, #0
	__asm__ volatile(
    279e:	f382 8811 	msr	BASEPRI, r2
    27a2:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    27a6:	b34b      	cbz	r3, 27fc <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
    27a8:	f7ff fec0 	bl	252c <z_nrf_rtc_timer_read>
	__asm__ volatile(
    27ac:	f04f 0320 	mov.w	r3, #32
    27b0:	f3ef 8c11 	mrs	ip, BASEPRI
    27b4:	f383 8812 	msr	BASEPRI_MAX, r3
    27b8:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    27bc:	4b18      	ldr	r3, [pc, #96]	; (2820 <rtc_nrf_isr+0xe8>)
    27be:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    27c2:	42b0      	cmp	r0, r6
    27c4:	eb71 0207 	sbcs.w	r2, r1, r7
    27c8:	f04f 0200 	mov.w	r2, #0
    27cc:	d320      	bcc.n	2810 <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    27ce:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    27d2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    27d6:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    27da:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    27de:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    27e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    27e4:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    27e8:	f38c 8811 	msr	BASEPRI, ip
    27ec:	f3bf 8f6f 	isb	sy
		if (handler) {
    27f0:	b121      	cbz	r1, 27fc <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
    27f2:	9500      	str	r5, [sp, #0]
    27f4:	4632      	mov	r2, r6
    27f6:	463b      	mov	r3, r7
    27f8:	2000      	movs	r0, #0
    27fa:	4788      	blx	r1
}
    27fc:	b003      	add	sp, #12
    27fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2802:	2300      	movs	r3, #0
    2804:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    2808:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    280c:	2301      	movs	r3, #1
}
    280e:	e7c6      	b.n	279e <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2810:	4611      	mov	r1, r2
    2812:	e7e9      	b.n	27e8 <rtc_nrf_isr+0xb0>
    2814:	40011000 	.word	0x40011000
    2818:	2000065c 	.word	0x2000065c
    281c:	20000654 	.word	0x20000654
    2820:	200003d0 	.word	0x200003d0

00002824 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2824:	1c43      	adds	r3, r0, #1
{
    2826:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2828:	d021      	beq.n	286e <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    282a:	2801      	cmp	r0, #1
    282c:	dd21      	ble.n	2872 <sys_clock_set_timeout+0x4e>
    282e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2832:	da20      	bge.n	2876 <sys_clock_set_timeout+0x52>
    2834:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2836:	f7ff fe79 	bl	252c <z_nrf_rtc_timer_read>
    283a:	4b10      	ldr	r3, [pc, #64]	; (287c <sys_clock_set_timeout+0x58>)
    283c:	e9d3 1300 	ldrd	r1, r3, [r3]
    2840:	1a40      	subs	r0, r0, r1
		ticks = 0;
    2842:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2846:	bf28      	it	cs
    2848:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    284a:	3001      	adds	r0, #1
    284c:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    284e:	480c      	ldr	r0, [pc, #48]	; (2880 <sys_clock_set_timeout+0x5c>)
    2850:	4282      	cmp	r2, r0
    2852:	bf28      	it	cs
    2854:	4602      	movcs	r2, r0
    2856:	1852      	adds	r2, r2, r1
    2858:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    285c:	4909      	ldr	r1, [pc, #36]	; (2884 <sys_clock_set_timeout+0x60>)
    285e:	9001      	str	r0, [sp, #4]
    2860:	9100      	str	r1, [sp, #0]
    2862:	f143 0300 	adc.w	r3, r3, #0
    2866:	f7ff fe83 	bl	2570 <compare_set>
}
    286a:	b002      	add	sp, #8
    286c:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    286e:	4804      	ldr	r0, [pc, #16]	; (2880 <sys_clock_set_timeout+0x5c>)
    2870:	e7e0      	b.n	2834 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2872:	2400      	movs	r4, #0
    2874:	e7df      	b.n	2836 <sys_clock_set_timeout+0x12>
    2876:	4c02      	ldr	r4, [pc, #8]	; (2880 <sys_clock_set_timeout+0x5c>)
    2878:	e7dd      	b.n	2836 <sys_clock_set_timeout+0x12>
    287a:	bf00      	nop
    287c:	200003e0 	.word	0x200003e0
    2880:	007fffff 	.word	0x007fffff
    2884:	00002459 	.word	0x00002459

00002888 <sys_clock_elapsed>:
{
    2888:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    288a:	f7ff fe4f 	bl	252c <z_nrf_rtc_timer_read>
    288e:	4b02      	ldr	r3, [pc, #8]	; (2898 <sys_clock_elapsed+0x10>)
    2890:	681b      	ldr	r3, [r3, #0]
}
    2892:	1ac0      	subs	r0, r0, r3
    2894:	bd08      	pop	{r3, pc}
    2896:	bf00      	nop
    2898:	200003e0 	.word	0x200003e0

0000289c <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    289c:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    28a0:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    28a4:	2a06      	cmp	r2, #6
    28a6:	d109      	bne.n	28bc <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    28a8:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    28ac:	f3c3 1303 	ubfx	r3, r3, #4, #4
    28b0:	3b03      	subs	r3, #3
    28b2:	2b04      	cmp	r3, #4
    28b4:	d802      	bhi.n	28bc <nrf52_errata_16+0x20>
    28b6:	4a02      	ldr	r2, [pc, #8]	; (28c0 <nrf52_errata_16+0x24>)
    28b8:	5cd0      	ldrb	r0, [r2, r3]
    28ba:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    28bc:	2000      	movs	r0, #0
    #endif
}
    28be:	4770      	bx	lr
    28c0:	000061e5 	.word	0x000061e5

000028c4 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    28c4:	4a02      	ldr	r2, [pc, #8]	; (28d0 <nvmc_wait+0xc>)
    28c6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    28ca:	2b00      	cmp	r3, #0
    28cc:	d0fb      	beq.n	28c6 <nvmc_wait+0x2>
}
    28ce:	4770      	bx	lr
    28d0:	4001e000 	.word	0x4001e000

000028d4 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    28d4:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    28d6:	f002 ff9b 	bl	5810 <nrf52_errata_108>
    28da:	b140      	cbz	r0, 28ee <SystemInit+0x1a>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    28dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    28e0:	4a90      	ldr	r2, [pc, #576]	; (2b24 <SystemInit+0x250>)
    28e2:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    28e6:	f3c3 2304 	ubfx	r3, r3, #8, #5
    28ea:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    28ee:	f7ff ffd5 	bl	289c <nrf52_errata_16>
    28f2:	b110      	cbz	r0, 28fa <SystemInit+0x26>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    28f4:	4b8c      	ldr	r3, [pc, #560]	; (2b28 <SystemInit+0x254>)
    28f6:	4a8d      	ldr	r2, [pc, #564]	; (2b2c <SystemInit+0x258>)
    28f8:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    28fa:	f002 ff89 	bl	5810 <nrf52_errata_108>
    28fe:	b148      	cbz	r0, 2914 <SystemInit+0x40>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    2900:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2904:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2908:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    290c:	f3c3 3342 	ubfx	r3, r3, #13, #3
    2910:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    2914:	f7ff ffc2 	bl	289c <nrf52_errata_16>
    2918:	b130      	cbz	r0, 2928 <SystemInit+0x54>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    291a:	4a85      	ldr	r2, [pc, #532]	; (2b30 <SystemInit+0x25c>)
    291c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    2920:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    2924:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2928:	f002 ff72 	bl	5810 <nrf52_errata_108>
    292c:	b140      	cbz	r0, 2940 <SystemInit+0x6c>
            NRF_CLOCK->EVENTS_DONE = 0;
    292e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2932:	2200      	movs	r2, #0
    2934:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2938:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    293c:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    2940:	f7ff ffac 	bl	289c <nrf52_errata_16>
    2944:	b120      	cbz	r0, 2950 <SystemInit+0x7c>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    2946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    294a:	2203      	movs	r2, #3
    294c:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    2950:	f7ff ffa4 	bl	289c <nrf52_errata_16>
    2954:	b160      	cbz	r0, 2970 <SystemInit+0x9c>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    2956:	4b77      	ldr	r3, [pc, #476]	; (2b34 <SystemInit+0x260>)
    2958:	2205      	movs	r2, #5
    295a:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    295e:	2201      	movs	r2, #1
    2960:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    2964:	2200      	movs	r2, #0
    2966:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    296a:	223f      	movs	r2, #63	; 0x3f
    296c:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    2970:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2974:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2978:	1c51      	adds	r1, r2, #1
            {
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    297a:	bf09      	itett	eq
    297c:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    2980:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2984:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2988:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    298c:	bf08      	it	eq
    298e:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2992:	2a06      	cmp	r2, #6
    2994:	d14d      	bne.n	2a32 <SystemInit+0x15e>
            {
                switch(var2)
    2996:	3b03      	subs	r3, #3
    2998:	2b04      	cmp	r3, #4
    299a:	d803      	bhi.n	29a4 <SystemInit+0xd0>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    299c:	4a66      	ldr	r2, [pc, #408]	; (2b38 <SystemInit+0x264>)
    299e:	5cd3      	ldrb	r3, [r2, r3]
    29a0:	2b00      	cmp	r3, #0
    29a2:	d046      	beq.n	2a32 <SystemInit+0x15e>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    29a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    29a8:	4b64      	ldr	r3, [pc, #400]	; (2b3c <SystemInit+0x268>)
    29aa:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    29ae:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    29b2:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    29b6:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    29ba:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    29be:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    29c2:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    29c6:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    29ca:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    29ce:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    29d2:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    29d6:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    29da:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    29de:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    29e2:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    29e6:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    29ea:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    29ee:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    29f2:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    29f6:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    29fa:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    29fe:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2a02:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2a06:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2a0a:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2a0e:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2a12:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2a16:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2a1a:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2a1e:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2a22:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2a26:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2a2a:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2a2e:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    2a32:	f002 feed 	bl	5810 <nrf52_errata_108>
    2a36:	b148      	cbz	r0, 2a4c <SystemInit+0x178>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    2a38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2a3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2a40:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    2a44:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    2a48:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2a4c:	f002 fee0 	bl	5810 <nrf52_errata_108>
    2a50:	b148      	cbz	r0, 2a66 <SystemInit+0x192>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2a52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a56:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2a5a:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2a5c:	bf44      	itt	mi
    2a5e:	f06f 0201 	mvnmi.w	r2, #1
    2a62:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2a6a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2a6e:	2a06      	cmp	r2, #6
    2a70:	d126      	bne.n	2ac0 <SystemInit+0x1ec>
            {
                switch(var2)
    2a72:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    2a76:	3b03      	subs	r3, #3
    2a78:	2b04      	cmp	r3, #4
    2a7a:	d802      	bhi.n	2a82 <SystemInit+0x1ae>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    2a7c:	4a30      	ldr	r2, [pc, #192]	; (2b40 <SystemInit+0x26c>)
    2a7e:	5cd3      	ldrb	r3, [r2, r3]
    2a80:	b163      	cbz	r3, 2a9c <SystemInit+0x1c8>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    2a82:	4a30      	ldr	r2, [pc, #192]	; (2b44 <SystemInit+0x270>)
    2a84:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    2a88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2a8c:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2a94:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    2a98:	2b06      	cmp	r3, #6
    2a9a:	d111      	bne.n	2ac0 <SystemInit+0x1ec>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2a9c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2aa0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    2aa4:	3b03      	subs	r3, #3
    2aa6:	2b04      	cmp	r3, #4
    2aa8:	d802      	bhi.n	2ab0 <SystemInit+0x1dc>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2aaa:	4a27      	ldr	r2, [pc, #156]	; (2b48 <SystemInit+0x274>)
    2aac:	5cd3      	ldrb	r3, [r2, r3]
    2aae:	b13b      	cbz	r3, 2ac0 <SystemInit+0x1ec>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2ab0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ab4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2ab8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2abc:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2ac0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ac4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2ac8:	2a00      	cmp	r2, #0
    2aca:	db03      	blt.n	2ad4 <SystemInit+0x200>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2acc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	da22      	bge.n	2b1a <SystemInit+0x246>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2ad4:	491d      	ldr	r1, [pc, #116]	; (2b4c <SystemInit+0x278>)
    2ad6:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2ad8:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2adc:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2ae0:	2415      	movs	r4, #21
    nvmc_wait();
    2ae2:	f7ff feef 	bl	28c4 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2ae6:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    2aea:	f7ff feeb 	bl	28c4 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2aee:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    2af2:	f7ff fee7 	bl	28c4 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2af6:	2300      	movs	r3, #0
    2af8:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    2afc:	f7ff fee2 	bl	28c4 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    2b00:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2b04:	490a      	ldr	r1, [pc, #40]	; (2b30 <SystemInit+0x25c>)
    2b06:	4b12      	ldr	r3, [pc, #72]	; (2b50 <SystemInit+0x27c>)
    2b08:	68ca      	ldr	r2, [r1, #12]
    2b0a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2b0e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2b10:	60cb      	str	r3, [r1, #12]
    2b12:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2b16:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2b18:	e7fd      	b.n	2b16 <SystemInit+0x242>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2b1a:	4b0e      	ldr	r3, [pc, #56]	; (2b54 <SystemInit+0x280>)
    2b1c:	4a0e      	ldr	r2, [pc, #56]	; (2b58 <SystemInit+0x284>)
    2b1e:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    2b20:	bd10      	pop	{r4, pc}
    2b22:	bf00      	nop
    2b24:	40013000 	.word	0x40013000
    2b28:	4007c000 	.word	0x4007c000
    2b2c:	baadf00d 	.word	0xbaadf00d
    2b30:	e000ed00 	.word	0xe000ed00
    2b34:	40005000 	.word	0x40005000
    2b38:	000061d6 	.word	0x000061d6
    2b3c:	4000c000 	.word	0x4000c000
    2b40:	000061db 	.word	0x000061db
    2b44:	40001000 	.word	0x40001000
    2b48:	000061e0 	.word	0x000061e0
    2b4c:	4001e000 	.word	0x4001e000
    2b50:	05fa0004 	.word	0x05fa0004
    2b54:	200000c4 	.word	0x200000c4
    2b58:	03d09000 	.word	0x03d09000

00002b5c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2b5c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2b5e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2b60:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2b62:	fab2 f382 	clz	r3, r2
    2b66:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    2b6a:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    2b6c:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    2b6e:	d014      	beq.n	2b9a <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2b70:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2b74:	fa05 f303 	lsl.w	r3, r5, r3
    2b78:	ea22 0303 	bic.w	r3, r2, r3
    2b7c:	e850 6f00 	ldrex	r6, [r0]
    2b80:	4296      	cmp	r6, r2
    2b82:	d104      	bne.n	2b8e <nrfx_flag32_alloc+0x32>
    2b84:	e840 3c00 	strex	ip, r3, [r0]
    2b88:	f1bc 0f00 	cmp.w	ip, #0
    2b8c:	d1f6      	bne.n	2b7c <nrfx_flag32_alloc+0x20>
    2b8e:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2b92:	d1e5      	bne.n	2b60 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    2b94:	4802      	ldr	r0, [pc, #8]	; (2ba0 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    2b96:	700c      	strb	r4, [r1, #0]
}
    2b98:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    2b9a:	4802      	ldr	r0, [pc, #8]	; (2ba4 <nrfx_flag32_alloc+0x48>)
    2b9c:	e7fc      	b.n	2b98 <nrfx_flag32_alloc+0x3c>
    2b9e:	bf00      	nop
    2ba0:	0bad0000 	.word	0x0bad0000
    2ba4:	0bad0002 	.word	0x0bad0002

00002ba8 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2ba8:	6803      	ldr	r3, [r0, #0]
    2baa:	40cb      	lsrs	r3, r1
    2bac:	07db      	lsls	r3, r3, #31
{
    2bae:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    2bb0:	d415      	bmi.n	2bde <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2bb2:	2301      	movs	r3, #1
    2bb4:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    2bb8:	6803      	ldr	r3, [r0, #0]
    2bba:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    2bbe:	ea41 0203 	orr.w	r2, r1, r3
    2bc2:	e850 4f00 	ldrex	r4, [r0]
    2bc6:	429c      	cmp	r4, r3
    2bc8:	d104      	bne.n	2bd4 <nrfx_flag32_free+0x2c>
    2bca:	e840 2c00 	strex	ip, r2, [r0]
    2bce:	f1bc 0f00 	cmp.w	ip, #0
    2bd2:	d1f6      	bne.n	2bc2 <nrfx_flag32_free+0x1a>
    2bd4:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2bd8:	d1ee      	bne.n	2bb8 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2bda:	4802      	ldr	r0, [pc, #8]	; (2be4 <nrfx_flag32_free+0x3c>)
}
    2bdc:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2bde:	4802      	ldr	r0, [pc, #8]	; (2be8 <nrfx_flag32_free+0x40>)
    2be0:	e7fc      	b.n	2bdc <nrfx_flag32_free+0x34>
    2be2:	bf00      	nop
    2be4:	0bad0000 	.word	0x0bad0000
    2be8:	0bad0004 	.word	0x0bad0004

00002bec <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2bec:	4b04      	ldr	r3, [pc, #16]	; (2c00 <nrfx_clock_init+0x14>)
    2bee:	791a      	ldrb	r2, [r3, #4]
    2bf0:	b922      	cbnz	r2, 2bfc <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2bf2:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2bf4:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2bf6:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2bf8:	4802      	ldr	r0, [pc, #8]	; (2c04 <nrfx_clock_init+0x18>)
    2bfa:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2bfc:	4802      	ldr	r0, [pc, #8]	; (2c08 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2bfe:	4770      	bx	lr
    2c00:	20000660 	.word	0x20000660
    2c04:	0bad0000 	.word	0x0bad0000
    2c08:	0bad000c 	.word	0x0bad000c

00002c0c <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    2c0c:	b530      	push	{r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2c0e:	b110      	cbz	r0, 2c16 <nrfx_clock_start+0xa>
    2c10:	2801      	cmp	r0, #1
    2c12:	d034      	beq.n	2c7e <nrfx_clock_start+0x72>
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    2c14:	bd30      	pop	{r4, r5, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2c16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c1a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2c1e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    2c22:	03c9      	lsls	r1, r1, #15
    2c24:	d529      	bpl.n	2c7a <nrfx_clock_start+0x6e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2c26:	f002 0203 	and.w	r2, r2, #3
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    2c2a:	2a01      	cmp	r2, #1
    2c2c:	d125      	bne.n	2c7a <nrfx_clock_start+0x6e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c2e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c36:	2200      	movs	r2, #0
    2c38:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2c3c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    2c40:	2202      	movs	r2, #2
    2c42:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    core_debug = CoreDebug->DEMCR;
    2c46:	4a13      	ldr	r2, [pc, #76]	; (2c94 <nrfx_clock_start+0x88>)
    2c48:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
    CoreDebug->DEMCR = core_debug | CoreDebug_DEMCR_TRCENA_Msk;
    2c4c:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    2c50:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    dwt_ctrl = DWT->CTRL;
    2c54:	4b10      	ldr	r3, [pc, #64]	; (2c98 <nrfx_clock_start+0x8c>)
    2c56:	681c      	ldr	r4, [r3, #0]
    DWT->CTRL = dwt_ctrl | DWT_CTRL_CYCCNTENA_Msk;
    2c58:	f044 0101 	orr.w	r1, r4, #1
    2c5c:	6019      	str	r1, [r3, #0]
    cyccnt_inital = DWT->CYCCNT;
    2c5e:	685d      	ldr	r5, [r3, #4]
    while ((DWT->CYCCNT - cyccnt_inital) < ANOMALY_132_DELAY_CYCLES)
    2c60:	6859      	ldr	r1, [r3, #4]
    2c62:	1b49      	subs	r1, r1, r5
    2c64:	f5b1 5f0a 	cmp.w	r1, #8832	; 0x2280
    2c68:	d3fa      	bcc.n	2c60 <nrfx_clock_start+0x54>
    DWT->CTRL = dwt_ctrl;
    2c6a:	601c      	str	r4, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    CoreDebug->DEMCR = core_debug;
    2c70:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    2c74:	2201      	movs	r2, #1
    2c76:	609a      	str	r2, [r3, #8]
}
    2c78:	e7cc      	b.n	2c14 <nrfx_clock_start+0x8>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c7a:	2200      	movs	r2, #0
    2c7c:	e7d7      	b.n	2c2e <nrfx_clock_start+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c82:	2200      	movs	r2, #0
    2c84:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2c88:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    2c8c:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c90:	6018      	str	r0, [r3, #0]
}
    2c92:	e7bf      	b.n	2c14 <nrfx_clock_start+0x8>
    2c94:	e000ed00 	.word	0xe000ed00
    2c98:	e0001000 	.word	0xe0001000

00002c9c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2c9c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2c9e:	b110      	cbz	r0, 2ca6 <nrfx_clock_stop+0xa>
    2ca0:	2801      	cmp	r0, #1
    2ca2:	d017      	beq.n	2cd4 <nrfx_clock_stop+0x38>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2ca4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    2ca6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    2caa:	2302      	movs	r3, #2
    2cac:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cb0:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
    2cb4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cb8:	2301      	movs	r3, #1
    2cba:	60e3      	str	r3, [r4, #12]
    2cbc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2cc0:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    2cc4:	03db      	lsls	r3, r3, #15
    2cc6:	d5ed      	bpl.n	2ca4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2cc8:	2001      	movs	r0, #1
    2cca:	f002 fdb0 	bl	582e <nrfx_busy_wait>
    2cce:	3d01      	subs	r5, #1
    2cd0:	d1f6      	bne.n	2cc0 <nrfx_clock_stop+0x24>
    2cd2:	e7e7      	b.n	2ca4 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    2cd4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cd8:	2300      	movs	r3, #0
    p_reg->INTENCLR = mask;
    2cda:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cde:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    2ce2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ce6:	6060      	str	r0, [r4, #4]
    2ce8:	f242 7510 	movw	r5, #10000	; 0x2710
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2cec:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2cf0:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    2cf4:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2cf6:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2cfa:	d505      	bpl.n	2d08 <nrfx_clock_stop+0x6c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2cfc:	b123      	cbz	r3, 2d08 <nrfx_clock_stop+0x6c>
    2cfe:	2001      	movs	r0, #1
    2d00:	f002 fd95 	bl	582e <nrfx_busy_wait>
    2d04:	3d01      	subs	r5, #1
    2d06:	d1f1      	bne.n	2cec <nrfx_clock_stop+0x50>
            m_clock_cb.hfclk_started = false;
    2d08:	4b01      	ldr	r3, [pc, #4]	; (2d10 <nrfx_clock_stop+0x74>)
    2d0a:	2200      	movs	r2, #0
    2d0c:	715a      	strb	r2, [r3, #5]
    2d0e:	e7c9      	b.n	2ca4 <nrfx_clock_stop+0x8>
    2d10:	20000660 	.word	0x20000660

00002d14 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2d18:	b510      	push	{r4, lr}
    2d1a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2d1e:	b16a      	cbz	r2, 2d3c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d20:	2200      	movs	r2, #0
    2d22:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2d26:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2d2a:	2201      	movs	r2, #1
    2d2c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2d30:	4b11      	ldr	r3, [pc, #68]	; (2d78 <nrfx_power_clock_irq_handler+0x64>)
    2d32:	7958      	ldrb	r0, [r3, #5]
    2d34:	b910      	cbnz	r0, 2d3c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    2d36:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2d38:	681b      	ldr	r3, [r3, #0]
    2d3a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d40:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2d44:	b172      	cbz	r2, 2d64 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d46:	2200      	movs	r2, #0
    2d48:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2d4c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d50:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d54:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2d58:	0792      	lsls	r2, r2, #30
    2d5a:	d104      	bne.n	2d66 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d5c:	2201      	movs	r2, #1
    2d5e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d62:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2d64:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2d66:	2202      	movs	r2, #2
    2d68:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2d6c:	4b02      	ldr	r3, [pc, #8]	; (2d78 <nrfx_power_clock_irq_handler+0x64>)
}
    2d6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2d72:	681b      	ldr	r3, [r3, #0]
    2d74:	2001      	movs	r0, #1
    2d76:	4718      	bx	r3
    2d78:	20000660 	.word	0x20000660

00002d7c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2d7c:	4b03      	ldr	r3, [pc, #12]	; (2d8c <pin_in_use_by_te+0x10>)
    2d7e:	3008      	adds	r0, #8
    2d80:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d84:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2d88:	4770      	bx	lr
    2d8a:	bf00      	nop
    2d8c:	200000c8 	.word	0x200000c8

00002d90 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2d90:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2d92:	f100 0308 	add.w	r3, r0, #8
    2d96:	4c0c      	ldr	r4, [pc, #48]	; (2dc8 <call_handler+0x38>)
    2d98:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2d9c:	05da      	lsls	r2, r3, #23
{
    2d9e:	4605      	mov	r5, r0
    2da0:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2da2:	d507      	bpl.n	2db4 <call_handler+0x24>
    2da4:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2da8:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2dac:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2db0:	6852      	ldr	r2, [r2, #4]
    2db2:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2db4:	68a3      	ldr	r3, [r4, #8]
    2db6:	b12b      	cbz	r3, 2dc4 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2db8:	68e2      	ldr	r2, [r4, #12]
    2dba:	4631      	mov	r1, r6
    2dbc:	4628      	mov	r0, r5
    }
}
    2dbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2dc2:	4718      	bx	r3
}
    2dc4:	bd70      	pop	{r4, r5, r6, pc}
    2dc6:	bf00      	nop
    2dc8:	200000c8 	.word	0x200000c8

00002dcc <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2dcc:	4a12      	ldr	r2, [pc, #72]	; (2e18 <release_handler+0x4c>)
    2dce:	3008      	adds	r0, #8
{
    2dd0:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2dd2:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2dd6:	05d9      	lsls	r1, r3, #23
    2dd8:	d51b      	bpl.n	2e12 <release_handler+0x46>
    2dda:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2dde:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2de2:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2de6:	f102 0410 	add.w	r4, r2, #16
    2dea:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2dec:	f834 3b02 	ldrh.w	r3, [r4], #2
    2df0:	f413 7f80 	tst.w	r3, #256	; 0x100
    2df4:	d003      	beq.n	2dfe <release_handler+0x32>
    2df6:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2dfa:	4299      	cmp	r1, r3
    2dfc:	d009      	beq.n	2e12 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2dfe:	3001      	adds	r0, #1
    2e00:	2820      	cmp	r0, #32
    2e02:	d1f3      	bne.n	2dec <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2e04:	2300      	movs	r3, #0
    2e06:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e0a:	4804      	ldr	r0, [pc, #16]	; (2e1c <release_handler+0x50>)
}
    2e0c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e0e:	f7ff becb 	b.w	2ba8 <nrfx_flag32_free>
}
    2e12:	bc10      	pop	{r4}
    2e14:	4770      	bx	lr
    2e16:	bf00      	nop
    2e18:	200000c8 	.word	0x200000c8
    2e1c:	2000011c 	.word	0x2000011c

00002e20 <pin_handler_trigger_uninit>:
{
    2e20:	b538      	push	{r3, r4, r5, lr}
    2e22:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2e24:	f7ff ffaa 	bl	2d7c <pin_in_use_by_te>
    2e28:	4c09      	ldr	r4, [pc, #36]	; (2e50 <pin_handler_trigger_uninit+0x30>)
    2e2a:	f102 0508 	add.w	r5, r2, #8
    2e2e:	b140      	cbz	r0, 2e42 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2e30:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2e34:	4907      	ldr	r1, [pc, #28]	; (2e54 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2e36:	0b5b      	lsrs	r3, r3, #13
    2e38:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2e3c:	2000      	movs	r0, #0
    2e3e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    2e42:	4610      	mov	r0, r2
    2e44:	f7ff ffc2 	bl	2dcc <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2e48:	2300      	movs	r3, #0
    2e4a:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2e4e:	bd38      	pop	{r3, r4, r5, pc}
    2e50:	200000c8 	.word	0x200000c8
    2e54:	40006000 	.word	0x40006000

00002e58 <nrfx_gpiote_input_configure>:
{
    2e58:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2e5c:	4604      	mov	r4, r0
    2e5e:	461e      	mov	r6, r3
    if (p_input_config)
    2e60:	b309      	cbz	r1, 2ea6 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e62:	4f4d      	ldr	r7, [pc, #308]	; (2f98 <nrfx_gpiote_input_configure+0x140>)
    2e64:	f100 0808 	add.w	r8, r0, #8
    2e68:	f837 5018 	ldrh.w	r5, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2e6c:	07ab      	lsls	r3, r5, #30
    2e6e:	d506      	bpl.n	2e7e <nrfx_gpiote_input_configure+0x26>
    2e70:	f7ff ff84 	bl	2d7c <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    2e74:	b118      	cbz	r0, 2e7e <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    2e76:	4849      	ldr	r0, [pc, #292]	; (2f9c <nrfx_gpiote_input_configure+0x144>)
}
    2e78:	b002      	add	sp, #8
    2e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    2e7e:	f004 001f 	and.w	r0, r4, #31
    2e82:	0080      	lsls	r0, r0, #2
    2e84:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2e88:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2e8a:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2e8e:	f025 0502 	bic.w	r5, r5, #2
    cnf &= ~to_update;
    2e92:	f023 030f 	bic.w	r3, r3, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2e96:	f045 0501 	orr.w	r5, r5, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2e9a:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
    2e9e:	f827 5018 	strh.w	r5, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    2ea2:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_trigger_config)
    2ea6:	b192      	cbz	r2, 2ece <nrfx_gpiote_input_configure+0x76>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ea8:	4b3b      	ldr	r3, [pc, #236]	; (2f98 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2eaa:	7815      	ldrb	r5, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2eac:	6852      	ldr	r2, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2eae:	f104 0008 	add.w	r0, r4, #8
    2eb2:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    2eb6:	078f      	lsls	r7, r1, #30
    2eb8:	d50c      	bpl.n	2ed4 <nrfx_gpiote_input_configure+0x7c>
            if (use_evt)
    2eba:	2a00      	cmp	r2, #0
    2ebc:	d1db      	bne.n	2e76 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2ebe:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    2ec2:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2ec6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    2eca:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    2ece:	bbce      	cbnz	r6, 2f44 <nrfx_gpiote_input_configure+0xec>
    return NRFX_SUCCESS;
    2ed0:	4833      	ldr	r0, [pc, #204]	; (2fa0 <nrfx_gpiote_input_configure+0x148>)
    2ed2:	e7d1      	b.n	2e78 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2ed4:	f021 0120 	bic.w	r1, r1, #32
    2ed8:	04c9      	lsls	r1, r1, #19
    2eda:	0cc9      	lsrs	r1, r1, #19
    2edc:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    2ee0:	2a00      	cmp	r2, #0
    2ee2:	d0ec      	beq.n	2ebe <nrfx_gpiote_input_configure+0x66>
                if (!edge)
    2ee4:	2d03      	cmp	r5, #3
    2ee6:	d8c6      	bhi.n	2e76 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2ee8:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2eea:	b92d      	cbnz	r5, 2ef8 <nrfx_gpiote_input_configure+0xa0>
    2eec:	4a2d      	ldr	r2, [pc, #180]	; (2fa4 <nrfx_gpiote_input_configure+0x14c>)
    2eee:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    2ef2:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2ef6:	e7e2      	b.n	2ebe <nrfx_gpiote_input_configure+0x66>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2ef8:	00ba      	lsls	r2, r7, #2
    2efa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2efe:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2f02:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    2f06:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2f0a:	f02c 0c03 	bic.w	ip, ip, #3
    2f0e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2f12:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2f16:	f42c 3c47 	bic.w	ip, ip, #203776	; 0x31c00
    2f1a:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    2f1e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f22:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2f26:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    2f2a:	f40c 5cf8 	and.w	ip, ip, #7936	; 0x1f00
    2f2e:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
    2f32:	ea4c 0c0e 	orr.w	ip, ip, lr
    2f36:	f041 0120 	orr.w	r1, r1, #32
    2f3a:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    2f3e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    2f42:	e7bc      	b.n	2ebe <nrfx_gpiote_input_configure+0x66>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2f44:	e9d6 7600 	ldrd	r7, r6, [r6]
    release_handler(pin);
    2f48:	4620      	mov	r0, r4
    2f4a:	f7ff ff3f 	bl	2dcc <release_handler>
    if (!handler)
    2f4e:	2f00      	cmp	r7, #0
    2f50:	d0be      	beq.n	2ed0 <nrfx_gpiote_input_configure+0x78>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2f52:	4d11      	ldr	r5, [pc, #68]	; (2f98 <nrfx_gpiote_input_configure+0x140>)
    2f54:	682b      	ldr	r3, [r5, #0]
    2f56:	429f      	cmp	r7, r3
    2f58:	d104      	bne.n	2f64 <nrfx_gpiote_input_configure+0x10c>
    2f5a:	686b      	ldr	r3, [r5, #4]
    2f5c:	429e      	cmp	r6, r3
    2f5e:	d101      	bne.n	2f64 <nrfx_gpiote_input_configure+0x10c>
    2f60:	2200      	movs	r2, #0
    2f62:	e009      	b.n	2f78 <nrfx_gpiote_input_configure+0x120>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2f64:	4810      	ldr	r0, [pc, #64]	; (2fa8 <nrfx_gpiote_input_configure+0x150>)
    2f66:	f10d 0107 	add.w	r1, sp, #7
    2f6a:	f7ff fdf7 	bl	2b5c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2f6e:	4b0c      	ldr	r3, [pc, #48]	; (2fa0 <nrfx_gpiote_input_configure+0x148>)
    2f70:	4298      	cmp	r0, r3
    2f72:	d181      	bne.n	2e78 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    2f74:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    2f78:	f845 7032 	str.w	r7, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2f7c:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2f80:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2f82:	605e      	str	r6, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2f84:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2f88:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2f90:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    2f94:	e79c      	b.n	2ed0 <nrfx_gpiote_input_configure+0x78>
    2f96:	bf00      	nop
    2f98:	200000c8 	.word	0x200000c8
    2f9c:	0bad0004 	.word	0x0bad0004
    2fa0:	0bad0000 	.word	0x0bad0000
    2fa4:	40006000 	.word	0x40006000
    2fa8:	2000011c 	.word	0x2000011c

00002fac <nrfx_gpiote_output_configure>:
{
    2fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fae:	4604      	mov	r4, r0
    if (p_config)
    2fb0:	b371      	cbz	r1, 3010 <nrfx_gpiote_output_configure+0x64>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2fb2:	4e37      	ldr	r6, [pc, #220]	; (3090 <nrfx_gpiote_output_configure+0xe4>)
    2fb4:	f100 0708 	add.w	r7, r0, #8
    2fb8:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    2fbc:	07ab      	lsls	r3, r5, #30
    2fbe:	d404      	bmi.n	2fca <nrfx_gpiote_output_configure+0x1e>
    2fc0:	f7ff fedc 	bl	2d7c <pin_in_use_by_te>
    2fc4:	b108      	cbz	r0, 2fca <nrfx_gpiote_output_configure+0x1e>
    return NRFX_SUCCESS;
    2fc6:	4833      	ldr	r0, [pc, #204]	; (3094 <nrfx_gpiote_output_configure+0xe8>)
}
    2fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    2fca:	f015 0f1c 	tst.w	r5, #28
    2fce:	784b      	ldrb	r3, [r1, #1]
    2fd0:	d001      	beq.n	2fd6 <nrfx_gpiote_output_configure+0x2a>
    2fd2:	2b01      	cmp	r3, #1
    2fd4:	d0f7      	beq.n	2fc6 <nrfx_gpiote_output_configure+0x1a>
    *p_pin = pin_number & 0x1F;
    2fd6:	f004 001f 	and.w	r0, r4, #31
    2fda:	0080      	lsls	r0, r0, #2
    2fdc:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    2fe0:	f891 e000 	ldrb.w	lr, [r1]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2fe4:	f8d0 c700 	ldr.w	ip, [r0, #1792]	; 0x700
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    2fe8:	7889      	ldrb	r1, [r1, #2]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    2fea:	005b      	lsls	r3, r3, #1
    cnf &= ~to_update;
    2fec:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    2ff0:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
    2ff4:	f02c 0c07 	bic.w	ip, ip, #7
    2ff8:	ea43 030c 	orr.w	r3, r3, ip
    2ffc:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3000:	f045 0503 	orr.w	r5, r5, #3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3004:	f043 0301 	orr.w	r3, r3, #1
    3008:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    300c:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_task_config)
    3010:	b90a      	cbnz	r2, 3016 <nrfx_gpiote_output_configure+0x6a>
    return NRFX_SUCCESS;
    3012:	4821      	ldr	r0, [pc, #132]	; (3098 <nrfx_gpiote_output_configure+0xec>)
    3014:	e7d8      	b.n	2fc8 <nrfx_gpiote_output_configure+0x1c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3016:	4e1e      	ldr	r6, [pc, #120]	; (3090 <nrfx_gpiote_output_configure+0xe4>)
    3018:	f104 0708 	add.w	r7, r4, #8
    301c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3020:	0783      	lsls	r3, r0, #30
    3022:	d5d0      	bpl.n	2fc6 <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    3024:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    3028:	4661      	mov	r1, ip
    302a:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    302c:	f020 0020 	bic.w	r0, r0, #32
    3030:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3034:	04c0      	lsls	r0, r0, #19
    3036:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    303a:	0cc0      	lsrs	r0, r0, #19
    303c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3040:	2300      	movs	r3, #0
    3042:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3046:	7855      	ldrb	r5, [r2, #1]
    3048:	2d00      	cmp	r5, #0
    304a:	d0e2      	beq.n	3012 <nrfx_gpiote_output_configure+0x66>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    304c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3050:	7892      	ldrb	r2, [r2, #2]
    3052:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    3056:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    305a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    305e:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3062:	0223      	lsls	r3, r4, #8
    3064:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3068:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    306a:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    306e:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3072:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3074:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3076:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    307a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    307e:	4313      	orrs	r3, r2
    3080:	f040 0020 	orr.w	r0, r0, #32
    3084:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3088:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    308c:	e7c1      	b.n	3012 <nrfx_gpiote_output_configure+0x66>
    308e:	bf00      	nop
    3090:	200000c8 	.word	0x200000c8
    3094:	0bad0004 	.word	0x0bad0004
    3098:	0bad0000 	.word	0x0bad0000

0000309c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    309c:	4b01      	ldr	r3, [pc, #4]	; (30a4 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    309e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    30a2:	4770      	bx	lr
    30a4:	200000c8 	.word	0x200000c8

000030a8 <nrfx_gpiote_channel_get>:
{
    30a8:	b508      	push	{r3, lr}
    30aa:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    30ac:	f7ff fe66 	bl	2d7c <pin_in_use_by_te>
    30b0:	b138      	cbz	r0, 30c2 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    30b2:	4b05      	ldr	r3, [pc, #20]	; (30c8 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    30b4:	4805      	ldr	r0, [pc, #20]	; (30cc <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    30b6:	3208      	adds	r2, #8
    30b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    30bc:	0b5b      	lsrs	r3, r3, #13
    30be:	700b      	strb	r3, [r1, #0]
}
    30c0:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    30c2:	4803      	ldr	r0, [pc, #12]	; (30d0 <nrfx_gpiote_channel_get+0x28>)
    30c4:	e7fc      	b.n	30c0 <nrfx_gpiote_channel_get+0x18>
    30c6:	bf00      	nop
    30c8:	200000c8 	.word	0x200000c8
    30cc:	0bad0000 	.word	0x0bad0000
    30d0:	0bad0004 	.word	0x0bad0004

000030d4 <nrfx_gpiote_init>:
{
    30d4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    30d6:	4c0f      	ldr	r4, [pc, #60]	; (3114 <nrfx_gpiote_init+0x40>)
    30d8:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    30dc:	b9bd      	cbnz	r5, 310e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    30de:	2240      	movs	r2, #64	; 0x40
    30e0:	4629      	mov	r1, r5
    30e2:	f104 0010 	add.w	r0, r4, #16
    30e6:	f001 fee2 	bl	4eae <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    30ea:	2006      	movs	r0, #6
    30ec:	f7fd ffdc 	bl	10a8 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    30f0:	4b09      	ldr	r3, [pc, #36]	; (3118 <nrfx_gpiote_init+0x44>)
    return err_code;
    30f2:	480a      	ldr	r0, [pc, #40]	; (311c <nrfx_gpiote_init+0x48>)
    30f4:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    30f8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    30fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3100:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3104:	2301      	movs	r3, #1
    3106:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    310a:	6563      	str	r3, [r4, #84]	; 0x54
}
    310c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    310e:	4804      	ldr	r0, [pc, #16]	; (3120 <nrfx_gpiote_init+0x4c>)
    3110:	e7fc      	b.n	310c <nrfx_gpiote_init+0x38>
    3112:	bf00      	nop
    3114:	200000c8 	.word	0x200000c8
    3118:	40006000 	.word	0x40006000
    311c:	0bad0000 	.word	0x0bad0000
    3120:	0bad0005 	.word	0x0bad0005

00003124 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3124:	4b03      	ldr	r3, [pc, #12]	; (3134 <nrfx_gpiote_is_init+0x10>)
    3126:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    312a:	3800      	subs	r0, #0
    312c:	bf18      	it	ne
    312e:	2001      	movne	r0, #1
    3130:	4770      	bx	lr
    3132:	bf00      	nop
    3134:	200000c8 	.word	0x200000c8

00003138 <nrfx_gpiote_channel_free>:
{
    3138:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    313a:	4801      	ldr	r0, [pc, #4]	; (3140 <nrfx_gpiote_channel_free+0x8>)
    313c:	f7ff bd34 	b.w	2ba8 <nrfx_flag32_free>
    3140:	20000118 	.word	0x20000118

00003144 <nrfx_gpiote_channel_alloc>:
{
    3144:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3146:	4801      	ldr	r0, [pc, #4]	; (314c <nrfx_gpiote_channel_alloc+0x8>)
    3148:	f7ff bd08 	b.w	2b5c <nrfx_flag32_alloc>
    314c:	20000118 	.word	0x20000118

00003150 <nrfx_gpiote_trigger_enable>:
{
    3150:	b510      	push	{r4, lr}
    3152:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3154:	f7ff fe12 	bl	2d7c <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3158:	f102 0408 	add.w	r4, r2, #8
    315c:	4b1c      	ldr	r3, [pc, #112]	; (31d0 <nrfx_gpiote_trigger_enable+0x80>)
    315e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3162:	b1e0      	cbz	r0, 319e <nrfx_gpiote_trigger_enable+0x4e>
    3164:	f013 0402 	ands.w	r4, r3, #2
    3168:	d119      	bne.n	319e <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    316a:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    316c:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    316e:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    3172:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    3176:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    317a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    317e:	6004      	str	r4, [r0, #0]
    3180:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3182:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3186:	f040 0001 	orr.w	r0, r0, #1
    318a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    318e:	b129      	cbz	r1, 319c <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3190:	2201      	movs	r2, #1
    3192:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    3196:	4a0f      	ldr	r2, [pc, #60]	; (31d4 <nrfx_gpiote_trigger_enable+0x84>)
    3198:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    319c:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    319e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    31a2:	2b04      	cmp	r3, #4
    31a4:	d010      	beq.n	31c8 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    31a6:	2b05      	cmp	r3, #5
    31a8:	d010      	beq.n	31cc <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    31aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    31ae:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    31b2:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    31b6:	40d9      	lsrs	r1, r3
    31b8:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    31bc:	3102      	adds	r1, #2
}
    31be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    31c2:	4610      	mov	r0, r2
    31c4:	f002 bb3f 	b.w	5846 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    31c8:	2103      	movs	r1, #3
    31ca:	e7f8      	b.n	31be <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    31cc:	2102      	movs	r1, #2
    31ce:	e7f6      	b.n	31be <nrfx_gpiote_trigger_enable+0x6e>
    31d0:	200000c8 	.word	0x200000c8
    31d4:	40006000 	.word	0x40006000

000031d8 <nrfx_gpiote_trigger_disable>:
{
    31d8:	b508      	push	{r3, lr}
    31da:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31dc:	f7ff fdce 	bl	2d7c <pin_in_use_by_te>
    31e0:	b1c0      	cbz	r0, 3214 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    31e2:	f102 0108 	add.w	r1, r2, #8
    31e6:	4b0e      	ldr	r3, [pc, #56]	; (3220 <nrfx_gpiote_trigger_disable+0x48>)
    31e8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31ec:	0799      	lsls	r1, r3, #30
    31ee:	d411      	bmi.n	3214 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    31f0:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    31f2:	2201      	movs	r2, #1
    31f4:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    31f6:	009b      	lsls	r3, r3, #2
    31f8:	490a      	ldr	r1, [pc, #40]	; (3224 <nrfx_gpiote_trigger_disable+0x4c>)
    31fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    31fe:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3202:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3206:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    320a:	f022 0203 	bic.w	r2, r2, #3
    320e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3212:	bd08      	pop	{r3, pc}
    3214:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3218:	2100      	movs	r1, #0
    321a:	4610      	mov	r0, r2
    321c:	f002 bb13 	b.w	5846 <nrf_gpio_cfg_sense_set>
    3220:	200000c8 	.word	0x200000c8
    3224:	40006000 	.word	0x40006000

00003228 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3228:	4b0d      	ldr	r3, [pc, #52]	; (3260 <nrfx_gpiote_pin_uninit+0x38>)
    322a:	f100 0208 	add.w	r2, r0, #8
{
    322e:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3230:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3234:	07db      	lsls	r3, r3, #31
{
    3236:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3238:	d50f      	bpl.n	325a <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    323a:	f7ff ffcd 	bl	31d8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    323e:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    3240:	f004 041f 	and.w	r4, r4, #31
    3244:	f7ff fdec 	bl	2e20 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    3248:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    324c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3250:	2202      	movs	r2, #2
    3252:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    3256:	4803      	ldr	r0, [pc, #12]	; (3264 <nrfx_gpiote_pin_uninit+0x3c>)
}
    3258:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    325a:	4803      	ldr	r0, [pc, #12]	; (3268 <nrfx_gpiote_pin_uninit+0x40>)
    325c:	e7fc      	b.n	3258 <nrfx_gpiote_pin_uninit+0x30>
    325e:	bf00      	nop
    3260:	200000c8 	.word	0x200000c8
    3264:	0bad0000 	.word	0x0bad0000
    3268:	0bad0004 	.word	0x0bad0004

0000326c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    326c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3270:	4b4e      	ldr	r3, [pc, #312]	; (33ac <nrfx_gpiote_irq_handler+0x140>)
    return p_reg->INTENSET & mask;
    3272:	484f      	ldr	r0, [pc, #316]	; (33b0 <nrfx_gpiote_irq_handler+0x144>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3274:	494f      	ldr	r1, [pc, #316]	; (33b4 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t status = 0;
    3276:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3278:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    327a:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    327c:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    327e:	b136      	cbz	r6, 328e <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    3280:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    3284:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3286:	bf1e      	ittt	ne
    3288:	601c      	strne	r4, [r3, #0]
    328a:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    328c:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    328e:	3304      	adds	r3, #4
    3290:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    3292:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3296:	d1f1      	bne.n	327c <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3298:	4b45      	ldr	r3, [pc, #276]	; (33b0 <nrfx_gpiote_irq_handler+0x144>)
    329a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    329e:	b1bb      	cbz	r3, 32d0 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    32a0:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    32a4:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    32a8:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    32aa:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    32ae:	af01      	add	r7, sp, #4
    32b0:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    32b4:	9c01      	ldr	r4, [sp, #4]
    32b6:	b96c      	cbnz	r4, 32d4 <nrfx_gpiote_irq_handler+0x68>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    32b8:	4b3d      	ldr	r3, [pc, #244]	; (33b0 <nrfx_gpiote_irq_handler+0x144>)
    32ba:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    32be:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    32c2:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    32c6:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    32c8:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    32cc:	2b00      	cmp	r3, #0
    32ce:	d1ee      	bne.n	32ae <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    32d0:	2401      	movs	r4, #1
    32d2:	e066      	b.n	33a2 <nrfx_gpiote_irq_handler+0x136>
                uint32_t pin = NRF_CTZ(latch[i]);
    32d4:	fa94 f4a4 	rbit	r4, r4
    32d8:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    32dc:	4a36      	ldr	r2, [pc, #216]	; (33b8 <nrfx_gpiote_irq_handler+0x14c>)
    32de:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    32e2:	08e0      	lsrs	r0, r4, #3
    32e4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    bit = BITMASK_RELBIT_GET(bit);
    32e8:	f004 0307 	and.w	r3, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    32ec:	fa08 f203 	lsl.w	r2, r8, r3
    32f0:	5c3b      	ldrb	r3, [r7, r0]
    32f2:	ea23 0302 	bic.w	r3, r3, r2
    32f6:	543b      	strb	r3, [r7, r0]
    32f8:	00a3      	lsls	r3, r4, #2
    32fa:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    32fe:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3302:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    3306:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3308:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    330a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    330e:	d518      	bpl.n	3342 <nrfx_gpiote_irq_handler+0xd6>
        call_handler(pin, trigger);
    3310:	4659      	mov	r1, fp
    3312:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3314:	fa5f fa82 	uxtb.w	sl, r2
    3318:	f7ff fd3a 	bl	2d90 <call_handler>
    331c:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3320:	f3c3 4301 	ubfx	r3, r3, #16, #2
    3324:	459a      	cmp	sl, r3
    3326:	d107      	bne.n	3338 <nrfx_gpiote_irq_handler+0xcc>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3328:	2100      	movs	r1, #0
    332a:	4620      	mov	r0, r4
    332c:	f002 fa8b 	bl	5846 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3330:	4651      	mov	r1, sl
    3332:	4620      	mov	r0, r4
    3334:	f002 fa87 	bl	5846 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    3338:	fa08 f404 	lsl.w	r4, r8, r4
    333c:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    3340:	e7b8      	b.n	32b4 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3342:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3344:	bf0c      	ite	eq
    3346:	2103      	moveq	r1, #3
    3348:	2102      	movne	r1, #2
    334a:	4620      	mov	r0, r4
    334c:	f002 fa7b 	bl	5846 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3350:	f1ba 0f03 	cmp.w	sl, #3
    3354:	d004      	beq.n	3360 <nrfx_gpiote_irq_handler+0xf4>
    3356:	2a02      	cmp	r2, #2
    3358:	d107      	bne.n	336a <nrfx_gpiote_irq_handler+0xfe>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    335a:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    335e:	d1eb      	bne.n	3338 <nrfx_gpiote_irq_handler+0xcc>
            call_handler(pin, trigger);
    3360:	4659      	mov	r1, fp
    3362:	4620      	mov	r0, r4
    3364:	f7ff fd14 	bl	2d90 <call_handler>
    3368:	e7e6      	b.n	3338 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    336a:	2a03      	cmp	r2, #3
    336c:	d1e4      	bne.n	3338 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    336e:	f1ba 0f02 	cmp.w	sl, #2
    3372:	e7f4      	b.n	335e <nrfx_gpiote_irq_handler+0xf2>
        uint32_t ch = NRF_CTZ(mask);
    3374:	fa95 f3a5 	rbit	r3, r5
    3378:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    337c:	fa04 f203 	lsl.w	r2, r4, r3
    3380:	009b      	lsls	r3, r3, #2
    3382:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3386:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    338a:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    338e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3392:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3396:	f3c0 2004 	ubfx	r0, r0, #8, #5
    339a:	f3c1 4101 	ubfx	r1, r1, #16, #2
    339e:	f7ff fcf7 	bl	2d90 <call_handler>
    while (mask)
    33a2:	2d00      	cmp	r5, #0
    33a4:	d1e6      	bne.n	3374 <nrfx_gpiote_irq_handler+0x108>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    33a6:	b003      	add	sp, #12
    33a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    33ac:	40006100 	.word	0x40006100
    33b0:	40006000 	.word	0x40006000
    33b4:	40006120 	.word	0x40006120
    33b8:	200000c8 	.word	0x200000c8

000033bc <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    33bc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    33be:	4801      	ldr	r0, [pc, #4]	; (33c4 <nrfx_ppi_channel_alloc+0x8>)
    33c0:	f7ff bbcc 	b.w	2b5c <nrfx_flag32_alloc>
    33c4:	20000124 	.word	0x20000124

000033c8 <twim_irq_handler>:
{
    return nrf_twim_event_address_get(p_instance->p_twim, NRF_TWIM_EVENT_STOPPED);
}

static void twim_irq_handler(NRF_TWIM_Type * p_twim, twim_control_block_t * p_cb)
{
    33c8:	b5f0      	push	{r4, r5, r6, r7, lr}
}

NRF_STATIC_INLINE bool nrf_twim_event_check(NRF_TWIM_Type const * p_reg,
                                            nrf_twim_event_t      event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33ca:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    33ce:	b087      	sub	sp, #28
    33d0:	4604      	mov	r4, r0
    33d2:	460d      	mov	r5, r1
    }
#endif

    NRFX_ASSERT(p_cb->handler);

    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    33d4:	b1f3      	cbz	r3, 3414 <twim_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    33d6:	2300      	movs	r3, #0
    33d8:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    33dc:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33e0:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    {
        nrf_twim_event_clear(p_twim, NRF_TWIM_EVENT_ERROR);
        NRFX_LOG_DEBUG("TWIM: Event: %s.", EVT_TO_STR_TWIM(NRF_TWIM_EVENT_ERROR));
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    33e4:	b9b3      	cbnz	r3, 3414 <twim_irq_handler+0x4c>
        {
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
    33e6:	688b      	ldr	r3, [r1, #8]
}

NRF_STATIC_INLINE void nrf_twim_int_disable(NRF_TWIM_Type * p_reg,
                                            uint32_t mask)
{
    p_reg->INTENCLR = mask;
    33e8:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    33ec:	2302      	movs	r3, #2
    33ee:	608b      	str	r3, [r1, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    33f0:	688b      	ldr	r3, [r1, #8]
    p_reg->INTENSET = mask;
    33f2:	f8c0 3304 	str.w	r3, [r0, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33f6:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160

            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
    33fa:	b11b      	cbz	r3, 3404 <twim_irq_handler+0x3c>
    p_reg->SHORTS = mask;
}

NRF_STATIC_INLINE uint32_t nrf_twim_shorts_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->SHORTS;
    33fc:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    3400:	059f      	lsls	r7, r3, #22
    3402:	d402      	bmi.n	340a <twim_irq_handler+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3404:	2301      	movs	r3, #1
    3406:	6223      	str	r3, [r4, #32]
    3408:	6163      	str	r3, [r4, #20]
            {
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_RESUME);
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_STOP);
            }

            p_cb->error = true;
    340a:	2301      	movs	r3, #1
    340c:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e

    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    {
        p_cb->handler(&event, p_cb->p_context);
    }
}
    3410:	b007      	add	sp, #28
    3412:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3414:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    3418:	2b00      	cmp	r3, #0
    341a:	d044      	beq.n	34a6 <twim_irq_handler+0xde>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    341c:	2300      	movs	r3, #0
    341e:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3422:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    3426:	6a2b      	ldr	r3, [r5, #32]
    3428:	065e      	lsls	r6, r3, #25
    342a:	d40a      	bmi.n	3442 <twim_irq_handler+0x7a>
    342c:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    3430:	b93b      	cbnz	r3, 3442 <twim_irq_handler+0x7a>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    3432:	4629      	mov	r1, r5
    3434:	4620      	mov	r0, r4
    3436:	f002 fa14 	bl	5862 <xfer_completeness_check>
    343a:	f080 0001 	eor.w	r0, r0, #1
    343e:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    3442:	6a2b      	ldr	r3, [r5, #32]
    3444:	f013 0c04 	ands.w	ip, r3, #4
    3448:	d13e      	bne.n	34c8 <twim_irq_handler+0x100>
            event.xfer_desc = p_cb->xfer_desc;
    344a:	f105 070c 	add.w	r7, r5, #12
    344e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    3450:	ae01      	add	r6, sp, #4
    3452:	c60f      	stmia	r6!, {r0, r1, r2, r3}
            if (!p_cb->repeated || p_cb->error)
    3454:	f895 e030 	ldrb.w	lr, [r5, #48]	; 0x30
            event.xfer_desc = p_cb->xfer_desc;
    3458:	683b      	ldr	r3, [r7, #0]
    345a:	f8c4 c160 	str.w	ip, [r4, #352]	; 0x160
    345e:	6033      	str	r3, [r6, #0]
    3460:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    3464:	f8c4 c15c 	str.w	ip, [r4, #348]	; 0x15c
    3468:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    346c:	f1be 0f00 	cmp.w	lr, #0
    3470:	d002      	beq.n	3478 <twim_irq_handler+0xb0>
    3472:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    3476:	b33b      	cbz	r3, 34c8 <twim_irq_handler+0x100>
    p_reg->SHORTS = mask;
    3478:	2300      	movs	r3, #0
    347a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
                p_cb->int_mask = 0;
    347e:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
    3480:	4b2e      	ldr	r3, [pc, #184]	; (353c <twim_irq_handler+0x174>)
    3482:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    3486:	f344 3307 	sbfx	r3, r4, #12, #8
  if ((int32_t)(IRQn) >= 0)
    348a:	2b00      	cmp	r3, #0
    348c:	ea4f 3214 	mov.w	r2, r4, lsr #12
    3490:	db1a      	blt.n	34c8 <twim_irq_handler+0x100>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3492:	f002 011f 	and.w	r1, r2, #31
    3496:	095b      	lsrs	r3, r3, #5
    3498:	2201      	movs	r2, #1
    349a:	408a      	lsls	r2, r1
    349c:	3360      	adds	r3, #96	; 0x60
    349e:	4928      	ldr	r1, [pc, #160]	; (3540 <twim_irq_handler+0x178>)
    34a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    34a4:	e010      	b.n	34c8 <twim_irq_handler+0x100>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34a6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    34aa:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
    34ae:	7b2b      	ldrb	r3, [r5, #12]
    34b0:	bb23      	cbnz	r3, 34fc <twim_irq_handler+0x134>
            event.xfer_desc = p_cb->xfer_desc;
    34b2:	f105 070c 	add.w	r7, r5, #12
    34b6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    34b8:	ae01      	add	r6, sp, #4
    34ba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    34bc:	683b      	ldr	r3, [r7, #0]
    34be:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
    34c0:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    34c4:	2b00      	cmp	r3, #0
    34c6:	d0d8      	beq.n	347a <twim_irq_handler+0xb2>
    uint32_t error_source = p_reg->ERRORSRC;
    34c8:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    34cc:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    34d0:	0798      	lsls	r0, r3, #30
    34d2:	d525      	bpl.n	3520 <twim_irq_handler+0x158>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    34d4:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
    34d6:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    34da:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    34de:	b90b      	cbnz	r3, 34e4 <twim_irq_handler+0x11c>
        p_cb->busy = false;
    34e0:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    34e4:	6a2b      	ldr	r3, [r5, #32]
    34e6:	075b      	lsls	r3, r3, #29
    34e8:	d503      	bpl.n	34f2 <twim_irq_handler+0x12a>
    34ea:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    34ee:	2b00      	cmp	r3, #0
    34f0:	d08e      	beq.n	3410 <twim_irq_handler+0x48>
        p_cb->handler(&event, p_cb->p_context);
    34f2:	e9d5 3100 	ldrd	r3, r1, [r5]
    34f6:	4668      	mov	r0, sp
    34f8:	4798      	blx	r3
    34fa:	e789      	b.n	3410 <twim_irq_handler+0x48>
    p_reg->SHORTS = mask;
    34fc:	f44f 7300 	mov.w	r3, #512	; 0x200
    3500:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    3504:	f240 2302 	movw	r3, #514	; 0x202
    3508:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
    350a:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    350e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    3512:	68ab      	ldr	r3, [r5, #8]
    p_reg->INTENSET = mask;
    3514:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3518:	2301      	movs	r3, #1
    351a:	60a3      	str	r3, [r4, #8]
    351c:	6223      	str	r3, [r4, #32]
            return;
    351e:	e777      	b.n	3410 <twim_irq_handler+0x48>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    3520:	0759      	lsls	r1, r3, #29
    3522:	d501      	bpl.n	3528 <twim_irq_handler+0x160>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
    3524:	2302      	movs	r3, #2
    3526:	e7d6      	b.n	34d6 <twim_irq_handler+0x10e>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    3528:	07da      	lsls	r2, r3, #31
    352a:	d501      	bpl.n	3530 <twim_irq_handler+0x168>
        event.type = NRFX_TWIM_EVT_OVERRUN;
    352c:	2303      	movs	r3, #3
    352e:	e7d2      	b.n	34d6 <twim_irq_handler+0x10e>
    else if (p_cb->error)
    3530:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
    3534:	2b00      	cmp	r3, #0
    3536:	d0ce      	beq.n	34d6 <twim_irq_handler+0x10e>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
    3538:	2304      	movs	r3, #4
    353a:	e7cc      	b.n	34d6 <twim_irq_handler+0x10e>
    353c:	019c0202 	.word	0x019c0202
    3540:	e000e100 	.word	0xe000e100

00003544 <nrfx_twim_init>:
{
    3544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    3546:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    3548:	4d23      	ldr	r5, [pc, #140]	; (35d8 <nrfx_twim_init+0x94>)
    354a:	f04f 0c34 	mov.w	ip, #52	; 0x34
    354e:	fb0c fc06 	mul.w	ip, ip, r6
    3552:	eb05 040c 	add.w	r4, r5, ip
    3556:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
    355a:	2f00      	cmp	r7, #0
    355c:	d13a      	bne.n	35d4 <nrfx_twim_init+0x90>
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    355e:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
    3560:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    3562:	7b4b      	ldrb	r3, [r1, #13]
    3564:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3568:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->int_mask        = 0;
    356a:	60a7      	str	r7, [r4, #8]
    p_cb->repeated        = false;
    356c:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
    p_cb->busy            = false;
    3570:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3574:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    p_cb->handler         = event_handler;
    3578:	f845 200c 	str.w	r2, [r5, ip]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    357c:	7bcc      	ldrb	r4, [r1, #15]
    357e:	b1b3      	cbz	r3, 35ae <nrfx_twim_init+0x6a>
    3580:	b92c      	cbnz	r4, 358e <nrfx_twim_init+0x4a>
        nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    3582:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    3586:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    358a:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
    nrf_twim_frequency_set(p_twim, (nrf_twim_frequency_t)p_config->frequency);
    358e:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    3590:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    3594:	b11a      	cbz	r2, 359e <nrfx_twim_init+0x5a>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    3596:	f340 3007 	sbfx	r0, r0, #12, #8
    359a:	f7fd fd85 	bl	10a8 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    359e:	2334      	movs	r3, #52	; 0x34
    35a0:	fb03 5506 	mla	r5, r3, r6, r5
    return err_code;
    35a4:	480d      	ldr	r0, [pc, #52]	; (35dc <nrfx_twim_init+0x98>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    35a6:	2301      	movs	r3, #1
    35a8:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    35ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *p_pin = pin_number & 0x1F;
    35ae:	680b      	ldr	r3, [r1, #0]
    35b0:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    35b4:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
    35b8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    35bc:	f240 6c0c 	movw	ip, #1548	; 0x60c
    35c0:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    35c4:	684b      	ldr	r3, [r1, #4]
    35c6:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    35ca:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    35ce:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    35d2:	e7d5      	b.n	3580 <nrfx_twim_init+0x3c>
        return err_code;
    35d4:	4802      	ldr	r0, [pc, #8]	; (35e0 <nrfx_twim_init+0x9c>)
    35d6:	e7e9      	b.n	35ac <nrfx_twim_init+0x68>
    35d8:	20000668 	.word	0x20000668
    35dc:	0bad0000 	.word	0x0bad0000
    35e0:	0bad0005 	.word	0x0bad0005

000035e4 <nrfx_twim_enable>:
    nrf_twim_enable(p_instance->p_twim);
    35e4:	6803      	ldr	r3, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    35e6:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    35e8:	2106      	movs	r1, #6
    35ea:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    35ee:	4b04      	ldr	r3, [pc, #16]	; (3600 <nrfx_twim_enable+0x1c>)
    35f0:	2134      	movs	r1, #52	; 0x34
    35f2:	fb01 3302 	mla	r3, r1, r2, r3
    35f6:	2202      	movs	r2, #2
    35f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
    35fc:	4770      	bx	lr
    35fe:	bf00      	nop
    3600:	20000668 	.word	0x20000668

00003604 <nrfx_twim_disable>:
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3604:	7901      	ldrb	r1, [r0, #4]
    p_cb->int_mask = 0;
    3606:	4b0c      	ldr	r3, [pc, #48]	; (3638 <nrfx_twim_disable+0x34>)
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    3608:	6802      	ldr	r2, [r0, #0]
    p_cb->int_mask = 0;
    360a:	2034      	movs	r0, #52	; 0x34
    360c:	fb00 3301 	mla	r3, r0, r1, r3
    3610:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
    3612:	480a      	ldr	r0, [pc, #40]	; (363c <nrfx_twim_disable+0x38>)
    3614:	6099      	str	r1, [r3, #8]
    3616:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    361a:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    361e:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
    3622:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    3626:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    362a:	2201      	movs	r2, #1
    362c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    p_cb->busy = false;
    3630:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
}
    3634:	4770      	bx	lr
    3636:	bf00      	nop
    3638:	20000668 	.word	0x20000668
    363c:	019c0202 	.word	0x019c0202

00003640 <nrfx_twim_uninit>:
{
    3640:	b570      	push	{r4, r5, r6, lr}
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    3642:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->handler)
    3644:	4d18      	ldr	r5, [pc, #96]	; (36a8 <nrfx_twim_uninit+0x68>)
    3646:	2334      	movs	r3, #52	; 0x34
    3648:	4373      	muls	r3, r6
{
    364a:	4604      	mov	r4, r0
    if (p_cb->handler)
    364c:	58eb      	ldr	r3, [r5, r3]
    364e:	b123      	cbz	r3, 365a <nrfx_twim_uninit+0x1a>
    3650:	6800      	ldr	r0, [r0, #0]
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_twim));
    3652:	f340 3007 	sbfx	r0, r0, #12, #8
    3656:	f7fd fd37 	bl	10c8 <arch_irq_disable>
    nrfx_twim_disable(p_instance);
    365a:	4620      	mov	r0, r4
    365c:	f7ff ffd2 	bl	3604 <nrfx_twim_disable>
    if (!p_cb->skip_gpio_cfg && !p_cb->hold_bus_uninit)
    3660:	2334      	movs	r3, #52	; 0x34
    3662:	fb03 5306 	mla	r3, r3, r6, r5
    3666:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
    366a:	b9b2      	cbnz	r2, 369a <nrfx_twim_uninit+0x5a>
    366c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
    3670:	b99b      	cbnz	r3, 369a <nrfx_twim_uninit+0x5a>
        nrf_gpio_cfg_default(nrf_twim_scl_pin_get(p_instance->p_twim));
    3672:	6820      	ldr	r0, [r4, #0]
    return p_reg->PSEL.SCL;
    3674:	f8d0 3508 	ldr.w	r3, [r0, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    3678:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    367c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    3680:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3684:	2102      	movs	r1, #2
    3686:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return p_reg->PSEL.SDA;
    368a:	f8d0 350c 	ldr.w	r3, [r0, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    368e:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    3692:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3696:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    369a:	2334      	movs	r3, #52	; 0x34
    369c:	fb03 5506 	mla	r5, r3, r6, r5
    36a0:	2300      	movs	r3, #0
    36a2:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    36a6:	bd70      	pop	{r4, r5, r6, pc}
    36a8:	20000668 	.word	0x20000668

000036ac <nrfx_twim_xfer>:
{
    36ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
    36b0:	f8df c2d0 	ldr.w	ip, [pc, #720]	; 3984 <nrfx_twim_xfer+0x2d8>
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    36b4:	f890 e004 	ldrb.w	lr, [r0, #4]
    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    36b8:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    36ba:	2334      	movs	r3, #52	; 0x34
    36bc:	fb03 c30e 	mla	r3, r3, lr, ip
{
    36c0:	4617      	mov	r7, r2
    p_cb->error = false;
    36c2:	2200      	movs	r2, #0
    36c4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    36c8:	684b      	ldr	r3, [r1, #4]
{
    36ca:	460d      	mov	r5, r1
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    36cc:	b14b      	cbz	r3, 36e2 <nrfx_twim_xfer+0x36>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    36ce:	68cb      	ldr	r3, [r1, #12]
    36d0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    36d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    36d8:	d003      	beq.n	36e2 <nrfx_twim_xfer+0x36>
        return err_code;
    36da:	4eab      	ldr	r6, [pc, #684]	; (3988 <nrfx_twim_xfer+0x2dc>)
}
    36dc:	4630      	mov	r0, r6
    36de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (p_cb->busy)
    36e2:	2634      	movs	r6, #52	; 0x34
    p_reg->INTENCLR = mask;
    36e4:	4ba9      	ldr	r3, [pc, #676]	; (398c <nrfx_twim_xfer+0x2e0>)
    36e6:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    36ea:	fb06 c60e 	mla	r6, r6, lr, ip
    36ee:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
    36f2:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    36f6:	b123      	cbz	r3, 3702 <nrfx_twim_xfer+0x56>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    36f8:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
    36fa:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
        return err_code;
    36fe:	4ea4      	ldr	r6, [pc, #656]	; (3990 <nrfx_twim_xfer+0x2e4>)
    3700:	e7ec      	b.n	36dc <nrfx_twim_xfer+0x30>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    3702:	f017 0f14 	tst.w	r7, #20
    3706:	bf0c      	ite	eq
    3708:	2301      	moveq	r3, #1
    370a:	2300      	movne	r3, #0
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    370c:	f886 302f 	strb.w	r3, [r6, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    3710:	46a9      	mov	r9, r5
    3712:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
    3716:	f106 080c 	add.w	r8, r6, #12
    371a:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
    371e:	f8d9 3000 	ldr.w	r3, [r9]
    3722:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    3726:	f3c7 1300 	ubfx	r3, r7, #4, #1
    372a:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags = flags;
    372e:	6237      	str	r7, [r6, #32]
    p_reg->ADDRESS = address;
    3730:	786b      	ldrb	r3, [r5, #1]
    3732:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3736:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
    373a:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    373e:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
    3742:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    3746:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
    374a:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    374e:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
    3752:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
    3756:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    375a:	bf18      	it	ne
    375c:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    375e:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
    3762:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    3766:	bf18      	it	ne
    3768:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    376a:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    376e:	782a      	ldrb	r2, [r5, #0]
    3770:	2a03      	cmp	r2, #3
    3772:	f200 80b5 	bhi.w	38e0 <nrfx_twim_xfer+0x234>
    3776:	e8df f002 	tbb	[pc, r2]
    377a:	a084      	.short	0xa084
    377c:	0269      	.short	0x0269
    377e:	692b      	ldr	r3, [r5, #16]
    3780:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    3784:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    3788:	d1a7      	bne.n	36da <nrfx_twim_xfer+0x2e>
    p_reg->SHORTS = mask;
    378a:	f44f 7180 	mov.w	r1, #256	; 0x100
    378e:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3792:	68e8      	ldr	r0, [r5, #12]
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    3794:	6869      	ldr	r1, [r5, #4]
    3796:	f8c4 0544 	str.w	r0, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    379a:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    379e:	2100      	movs	r1, #0
    37a0:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
    37a4:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    37a8:	2001      	movs	r0, #1
    37aa:	6220      	str	r0, [r4, #32]
    37ac:	60a0      	str	r0, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    37ae:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
    37b2:	2800      	cmp	r0, #0
    37b4:	d0fb      	beq.n	37ae <nrfx_twim_xfer+0x102>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    37b6:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
    37ba:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    37be:	68a9      	ldr	r1, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    37c0:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    37c4:	2334      	movs	r3, #52	; 0x34
    37c6:	fb03 c30e 	mla	r3, r3, lr, ip
    p_reg->TXD.MAXCNT = length;
    37ca:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
    37ce:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    37d2:	6099      	str	r1, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    37d4:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
    37d6:	4e6f      	ldr	r6, [pc, #444]	; (3994 <nrfx_twim_xfer+0x2e8>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    37d8:	0739      	lsls	r1, r7, #28
    37da:	d406      	bmi.n	37ea <nrfx_twim_xfer+0x13e>
    37dc:	2a03      	cmp	r2, #3
    37de:	d004      	beq.n	37ea <nrfx_twim_xfer+0x13e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    37e0:	2201      	movs	r2, #1
    37e2:	50e2      	str	r2, [r4, r3]
        if (p_xfer_desc->primary_length == 0)
    37e4:	686b      	ldr	r3, [r5, #4]
    37e6:	b903      	cbnz	r3, 37ea <nrfx_twim_xfer+0x13e>
    37e8:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
    37ea:	2334      	movs	r3, #52	; 0x34
    37ec:	fb03 f30e 	mul.w	r3, r3, lr
    37f0:	eb0c 0103 	add.w	r1, ip, r3
    37f4:	f85c 2003 	ldr.w	r2, [ip, r3]
    37f8:	2a00      	cmp	r2, #0
    37fa:	d174      	bne.n	38e6 <nrfx_twim_xfer+0x23a>
                transmission_finished = true;
    37fc:	2101      	movs	r1, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    37fe:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    3802:	f8d4 0104 	ldr.w	r0, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    3806:	2800      	cmp	r0, #0
    3808:	f040 8088 	bne.w	391c <nrfx_twim_xfer+0x270>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
    380c:	3b00      	subs	r3, #0
    380e:	bf18      	it	ne
    3810:	2301      	movne	r3, #1
    3812:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    3816:	2800      	cmp	r0, #0
    3818:	f000 8086 	beq.w	3928 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    381c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
    3820:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3824:	f8d4 5160 	ldr.w	r5, [r4, #352]	; 0x160
    return p_reg->SHORTS;
    3828:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    382c:	b115      	cbz	r5, 3834 <nrfx_twim_xfer+0x188>
    382e:	f410 7f00 	tst.w	r0, #512	; 0x200
    3832:	d104      	bne.n	383e <nrfx_twim_xfer+0x192>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3834:	6221      	str	r1, [r4, #32]
    3836:	6161      	str	r1, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    3838:	2d00      	cmp	r5, #0
    383a:	d0e0      	beq.n	37fe <nrfx_twim_xfer+0x152>
                    transmission_finished = false;
    383c:	2300      	movs	r3, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    383e:	05c0      	lsls	r0, r0, #23
    3840:	d572      	bpl.n	3928 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3842:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
    3846:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        } while (!transmission_finished);
    384a:	e7d8      	b.n	37fe <nrfx_twim_xfer+0x152>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    384c:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    384e:	68e9      	ldr	r1, [r5, #12]
    3850:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3854:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    3858:	692b      	ldr	r3, [r5, #16]
    385a:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    385e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    3862:	f47f af3a 	bne.w	36da <nrfx_twim_xfer+0x2e>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    3866:	68a9      	ldr	r1, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    3868:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
    386c:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
    3870:	f8c4 1538 	str.w	r1, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    3874:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    3878:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    387a:	fb03 c30e 	mla	r3, r3, lr, ip
    387e:	2102      	movs	r1, #2
    3880:	e012      	b.n	38a8 <nrfx_twim_xfer+0x1fc>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    3882:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3884:	68e9      	ldr	r1, [r5, #12]
    3886:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    388a:	f017 0f20 	tst.w	r7, #32
    p_reg->TXD.MAXCNT = length;
    388e:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    3892:	f04f 0334 	mov.w	r3, #52	; 0x34
    3896:	d00b      	beq.n	38b0 <nrfx_twim_xfer+0x204>
    p_reg->SHORTS = mask;
    3898:	f44f 7180 	mov.w	r1, #256	; 0x100
    389c:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    38a0:	fb03 c30e 	mla	r3, r3, lr, ip
    38a4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    38a8:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    38aa:	2301      	movs	r3, #1
    38ac:	6223      	str	r3, [r4, #32]
    38ae:	e791      	b.n	37d4 <nrfx_twim_xfer+0x128>
    p_reg->SHORTS = mask;
    38b0:	f44f 7100 	mov.w	r1, #512	; 0x200
    38b4:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    38b8:	e7df      	b.n	387a <nrfx_twim_xfer+0x1ce>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    38ba:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    38bc:	68e9      	ldr	r1, [r5, #12]
    38be:	f8c4 1534 	str.w	r1, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    38c2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    38c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    38ca:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    38ce:	2334      	movs	r3, #52	; 0x34
    38d0:	fb03 c30e 	mla	r3, r3, lr, ip
    38d4:	2102      	movs	r1, #2
    38d6:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    38d8:	2301      	movs	r3, #1
    38da:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
    38dc:	2300      	movs	r3, #0
    38de:	e77a      	b.n	37d6 <nrfx_twim_xfer+0x12a>
    switch (p_xfer_desc->type)
    38e0:	4e2d      	ldr	r6, [pc, #180]	; (3998 <nrfx_twim_xfer+0x2ec>)
    38e2:	2308      	movs	r3, #8
    38e4:	e778      	b.n	37d8 <nrfx_twim_xfer+0x12c>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    38e6:	077a      	lsls	r2, r7, #29
            p_cb->int_mask = 0;
    38e8:	bf44      	itt	mi
    38ea:	2300      	movmi	r3, #0
    38ec:	608b      	strmi	r3, [r1, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    38ee:	067b      	lsls	r3, r7, #25
    38f0:	d406      	bmi.n	3900 <nrfx_twim_xfer+0x254>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    38f2:	2334      	movs	r3, #52	; 0x34
    38f4:	fb03 c30e 	mla	r3, r3, lr, ip
    38f8:	689a      	ldr	r2, [r3, #8]
    38fa:	f042 0202 	orr.w	r2, r2, #2
    38fe:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    3900:	2334      	movs	r3, #52	; 0x34
    3902:	fb03 cc0e 	mla	ip, r3, lr, ip
    3906:	f8dc 3008 	ldr.w	r3, [ip, #8]
    390a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    390e:	f8cc 3008 	str.w	r3, [ip, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    3912:	f8dc 3008 	ldr.w	r3, [ip, #8]
    p_reg->INTENSET = mask;
    3916:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    391a:	e6df      	b.n	36dc <nrfx_twim_xfer+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    391c:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
    3920:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
                transmission_finished = true;
    3924:	2301      	movs	r3, #1
    3926:	e774      	b.n	3812 <nrfx_twim_xfer+0x166>
        } while (!transmission_finished);
    3928:	2b00      	cmp	r3, #0
    392a:	f43f af68 	beq.w	37fe <nrfx_twim_xfer+0x152>
        p_cb->busy = false;
    392e:	2134      	movs	r1, #52	; 0x34
    uint32_t error_source = p_reg->ERRORSRC;
    3930:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    3934:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    3938:	fb01 c20e 	mla	r2, r1, lr, ip
    393c:	2000      	movs	r0, #0
    393e:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
    3942:	b18b      	cbz	r3, 3968 <nrfx_twim_xfer+0x2bc>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    3944:	4a15      	ldr	r2, [pc, #84]	; (399c <nrfx_twim_xfer+0x2f0>)
    3946:	4e16      	ldr	r6, [pc, #88]	; (39a0 <nrfx_twim_xfer+0x2f4>)
    3948:	f013 0f01 	tst.w	r3, #1
    394c:	bf18      	it	ne
    394e:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    3950:	f013 0f02 	tst.w	r3, #2
    3954:	f102 0201 	add.w	r2, r2, #1
    3958:	bf18      	it	ne
    395a:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    395c:	f013 0f04 	tst.w	r3, #4
    3960:	4b10      	ldr	r3, [pc, #64]	; (39a4 <nrfx_twim_xfer+0x2f8>)
    3962:	bf18      	it	ne
    3964:	461e      	movne	r6, r3
    3966:	e6b9      	b.n	36dc <nrfx_twim_xfer+0x30>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    3968:	067b      	lsls	r3, r7, #25
    396a:	f53f aeb7 	bmi.w	36dc <nrfx_twim_xfer+0x30>
                !xfer_completeness_check(p_twim, p_cb))
    396e:	fb0e c101 	mla	r1, lr, r1, ip
    3972:	4620      	mov	r0, r4
    3974:	f001 ff75 	bl	5862 <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    3978:	4b09      	ldr	r3, [pc, #36]	; (39a0 <nrfx_twim_xfer+0x2f4>)
    397a:	2800      	cmp	r0, #0
    397c:	bf08      	it	eq
    397e:	461e      	moveq	r6, r3
    3980:	e6ac      	b.n	36dc <nrfx_twim_xfer+0x30>
    3982:	bf00      	nop
    3984:	20000668 	.word	0x20000668
    3988:	0bad000a 	.word	0x0bad000a
    398c:	019c0202 	.word	0x019c0202
    3990:	0bad000b 	.word	0x0bad000b
    3994:	0bad0000 	.word	0x0bad0000
    3998:	0bad0004 	.word	0x0bad0004
    399c:	0bae0000 	.word	0x0bae0000
    39a0:	0bad0001 	.word	0x0bad0001
    39a4:	0bae0002 	.word	0x0bae0002

000039a8 <nrfx_twim_0_irq_handler>:

#if NRFX_CHECK(NRFX_TWIM0_ENABLED)
void nrfx_twim_0_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM0, &m_cb[NRFX_TWIM0_INST_IDX]);
    39a8:	4901      	ldr	r1, [pc, #4]	; (39b0 <nrfx_twim_0_irq_handler+0x8>)
    39aa:	4802      	ldr	r0, [pc, #8]	; (39b4 <nrfx_twim_0_irq_handler+0xc>)
    39ac:	f7ff bd0c 	b.w	33c8 <twim_irq_handler>
    39b0:	20000668 	.word	0x20000668
    39b4:	40003000 	.word	0x40003000

000039b8 <nrfx_twim_1_irq_handler>:
#endif

#if NRFX_CHECK(NRFX_TWIM1_ENABLED)
void nrfx_twim_1_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM1, &m_cb[NRFX_TWIM1_INST_IDX]);
    39b8:	4902      	ldr	r1, [pc, #8]	; (39c4 <nrfx_twim_1_irq_handler+0xc>)
    39ba:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    39be:	f7ff bd03 	b.w	33c8 <twim_irq_handler>
    39c2:	bf00      	nop
    39c4:	2000069c 	.word	0x2000069c

000039c8 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    39c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    *p_pin = pin_number & 0x1F;
    39cc:	f000 001f 	and.w	r0, r0, #31
    39d0:	f001 061f 	and.w	r6, r1, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    39d4:	2401      	movs	r4, #1
    p_reg->OUTSET = set_mask;
    39d6:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    39da:	fa04 f800 	lsl.w	r8, r4, r0
    reg->PIN_CNF[pin_number] = cnf;
    39de:	f506 72e0 	add.w	r2, r6, #448	; 0x1c0
    39e2:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    39e6:	f240 630d 	movw	r3, #1549	; 0x60d
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    39ea:	40b4      	lsls	r4, r6
    p_reg->OUTSET = set_mask;
    39ec:	f8c5 8508 	str.w	r8, [r5, #1288]	; 0x508
    39f0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    reg->PIN_CNF[pin_number] = cnf;
    39f4:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
    39f8:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    nrf_gpio_pin_set(scl_pin);
    nrf_gpio_pin_set(sda_pin);

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    39fc:	2004      	movs	r0, #4
    39fe:	f001 ff16 	bl	582e <nrfx_busy_wait>
    3a02:	2709      	movs	r7, #9
    return p_reg->IN;
    3a04:	f8d5 3510 	ldr.w	r3, [r5, #1296]	; 0x510

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    3a08:	421c      	tst	r4, r3
    3a0a:	d10d      	bne.n	3a28 <nrfx_twi_twim_bus_recover+0x60>
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    3a0c:	2004      	movs	r0, #4
    p_reg->OUTCLR = clr_mask;
    3a0e:	f8c5 850c 	str.w	r8, [r5, #1292]	; 0x50c
    3a12:	f001 ff0c 	bl	582e <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    3a16:	3f01      	subs	r7, #1
    p_reg->OUTSET = set_mask;
    3a18:	f8c5 8508 	str.w	r8, [r5, #1288]	; 0x508
            nrf_gpio_pin_set(scl_pin);
            NRFX_DELAY_US(4);
    3a1c:	2004      	movs	r0, #4
    3a1e:	f001 ff06 	bl	582e <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    3a22:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    3a26:	d1ed      	bne.n	3a04 <nrfx_twi_twim_bus_recover+0x3c>
    p_reg->OUTCLR = clr_mask;
    3a28:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    3a2c:	2004      	movs	r0, #4
    3a2e:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
    3a32:	f001 fefc 	bl	582e <nrfx_busy_wait>
    p_reg->OUTSET = set_mask;
    3a36:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    nrf_gpio_pin_set(sda_pin);
    NRFX_DELAY_US(4);
    3a3a:	2004      	movs	r0, #4
    3a3c:	f001 fef7 	bl	582e <nrfx_busy_wait>
    return p_reg->IN;
    3a40:	f8d5 1510 	ldr.w	r1, [r5, #1296]	; 0x510

    if (nrf_gpio_pin_read(sda_pin))
    3a44:	4803      	ldr	r0, [pc, #12]	; (3a54 <nrfx_twi_twim_bus_recover+0x8c>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3a46:	fa21 f606 	lsr.w	r6, r1, r6
    3a4a:	f006 0601 	and.w	r6, r6, #1
    3a4e:	1b80      	subs	r0, r0, r6
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    3a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3a54:	0bad0001 	.word	0x0bad0001

00003a58 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3a58:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3a5a:	4c14      	ldr	r4, [pc, #80]	; (3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    3a5c:	4a14      	ldr	r2, [pc, #80]	; (3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3a5e:	4915      	ldr	r1, [pc, #84]	; (3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3a60:	2303      	movs	r3, #3
    3a62:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    3a64:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3a66:	4b14      	ldr	r3, [pc, #80]	; (3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>)
  p->aUp[0].sName         = "Terminal";
    3a68:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3a6a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3a6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3a70:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    3a72:	2300      	movs	r3, #0
    3a74:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    3a76:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3a78:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    3a7a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3a7c:	4a0f      	ldr	r2, [pc, #60]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a7e:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    3a80:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3a82:	2210      	movs	r2, #16
    3a84:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    3a86:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    3a88:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3a8a:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    3a8c:	f001 f9de 	bl	4e4c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3a90:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    3a94:	490a      	ldr	r1, [pc, #40]	; (3ac0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x28>)
    3a96:	4620      	mov	r0, r4
    3a98:	f001 f9d8 	bl	4e4c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3a9c:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3aa0:	2320      	movs	r3, #32
    3aa2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3aa4:	f3bf 8f5f 	dmb	sy
}
    3aa8:	bd10      	pop	{r4, pc}
    3aaa:	bf00      	nop
    3aac:	200006d0 	.word	0x200006d0
    3ab0:	000061ea 	.word	0x000061ea
    3ab4:	000061f3 	.word	0x000061f3
    3ab8:	200007ea 	.word	0x200007ea
    3abc:	200007da 	.word	0x200007da
    3ac0:	000061f7 	.word	0x000061f7

00003ac4 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3ac4:	4b0e      	ldr	r3, [pc, #56]	; (3b00 <z_sys_init_run_level+0x3c>)
{
    3ac6:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3ac8:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3acc:	3001      	adds	r0, #1
    3ace:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3ad2:	42a6      	cmp	r6, r4
    3ad4:	d800      	bhi.n	3ad8 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    3ad6:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    3ad8:	e9d4 3500 	ldrd	r3, r5, [r4]
    3adc:	4628      	mov	r0, r5
    3ade:	4798      	blx	r3
		if (dev != NULL) {
    3ae0:	b165      	cbz	r5, 3afc <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    3ae2:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    3ae4:	b130      	cbz	r0, 3af4 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3ae6:	2800      	cmp	r0, #0
    3ae8:	bfb8      	it	lt
    3aea:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    3aec:	28ff      	cmp	r0, #255	; 0xff
    3aee:	bfa8      	it	ge
    3af0:	20ff      	movge	r0, #255	; 0xff
    3af2:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3af4:	785a      	ldrb	r2, [r3, #1]
    3af6:	f042 0201 	orr.w	r2, r2, #1
    3afa:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3afc:	3408      	adds	r4, #8
    3afe:	e7e8      	b.n	3ad2 <z_sys_init_run_level+0xe>
    3b00:	0000610c 	.word	0x0000610c

00003b04 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    3b04:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    3b06:	4605      	mov	r5, r0
    3b08:	b910      	cbnz	r0, 3b10 <z_impl_device_get_binding+0xc>
		return NULL;
    3b0a:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    3b0c:	4620      	mov	r0, r4
    3b0e:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    3b10:	7803      	ldrb	r3, [r0, #0]
    3b12:	2b00      	cmp	r3, #0
    3b14:	d0f9      	beq.n	3b0a <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    3b16:	4c0e      	ldr	r4, [pc, #56]	; (3b50 <z_impl_device_get_binding+0x4c>)
    3b18:	4e0e      	ldr	r6, [pc, #56]	; (3b54 <z_impl_device_get_binding+0x50>)
    3b1a:	42b4      	cmp	r4, r6
    3b1c:	d108      	bne.n	3b30 <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
    3b1e:	4c0c      	ldr	r4, [pc, #48]	; (3b50 <z_impl_device_get_binding+0x4c>)
    3b20:	42b4      	cmp	r4, r6
    3b22:	d0f2      	beq.n	3b0a <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    3b24:	4620      	mov	r0, r4
    3b26:	f001 fed4 	bl	58d2 <z_device_is_ready>
    3b2a:	b950      	cbnz	r0, 3b42 <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
    3b2c:	3418      	adds	r4, #24
    3b2e:	e7f7      	b.n	3b20 <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    3b30:	4620      	mov	r0, r4
    3b32:	f001 fece 	bl	58d2 <z_device_is_ready>
    3b36:	b110      	cbz	r0, 3b3e <z_impl_device_get_binding+0x3a>
    3b38:	6823      	ldr	r3, [r4, #0]
    3b3a:	42ab      	cmp	r3, r5
    3b3c:	d0e6      	beq.n	3b0c <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    3b3e:	3418      	adds	r4, #24
    3b40:	e7eb      	b.n	3b1a <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    3b42:	6821      	ldr	r1, [r4, #0]
    3b44:	4628      	mov	r0, r5
    3b46:	f001 f99b 	bl	4e80 <strcmp>
    3b4a:	2800      	cmp	r0, #0
    3b4c:	d1ee      	bne.n	3b2c <z_impl_device_get_binding+0x28>
    3b4e:	e7dd      	b.n	3b0c <z_impl_device_get_binding+0x8>
    3b50:	00005c78 	.word	0x00005c78
    3b54:	00005d98 	.word	0x00005d98

00003b58 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3b58:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    3b5a:	2300      	movs	r3, #0
{
    3b5c:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    3b5e:	2201      	movs	r2, #1
    3b60:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3b64:	220f      	movs	r2, #15
    3b66:	e9cd 3202 	strd	r3, r2, [sp, #8]
    3b6a:	9301      	str	r3, [sp, #4]
	struct k_thread *thread = &z_idle_threads[i];
    3b6c:	4c0c      	ldr	r4, [pc, #48]	; (3ba0 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3b6e:	4b0d      	ldr	r3, [pc, #52]	; (3ba4 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    3b70:	490d      	ldr	r1, [pc, #52]	; (3ba8 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3b72:	2218      	movs	r2, #24
	struct k_thread *thread = &z_idle_threads[i];
    3b74:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3b78:	fb02 3300 	mla	r3, r2, r0, r3
	z_setup_new_thread(thread, stack,
    3b7c:	f44f 75b0 	mov.w	r5, #352	; 0x160
    3b80:	9300      	str	r3, [sp, #0]
    3b82:	fb05 1100 	mla	r1, r5, r0, r1
    3b86:	4b09      	ldr	r3, [pc, #36]	; (3bac <init_idle_thread+0x54>)
    3b88:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3b8c:	4620      	mov	r0, r4
    3b8e:	f000 f8a7 	bl	3ce0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3b92:	7b63      	ldrb	r3, [r4, #13]
    3b94:	f023 0304 	bic.w	r3, r3, #4
    3b98:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3b9a:	b007      	add	sp, #28
    3b9c:	bd30      	pop	{r4, r5, pc}
    3b9e:	bf00      	nop
    3ba0:	200003e8 	.word	0x200003e8
    3ba4:	20000778 	.word	0x20000778
    3ba8:	20001260 	.word	0x20001260
    3bac:	00003e55 	.word	0x00003e55

00003bb0 <bg_thread_main>:
{
    3bb0:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3bb2:	4b0a      	ldr	r3, [pc, #40]	; (3bdc <bg_thread_main+0x2c>)
    3bb4:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3bb6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    3bb8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3bba:	f7ff ff83 	bl	3ac4 <z_sys_init_run_level>
	boot_banner();
    3bbe:	f000 ff5f 	bl	4a80 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3bc2:	2003      	movs	r0, #3
    3bc4:	f7ff ff7e 	bl	3ac4 <z_sys_init_run_level>
	z_init_static_threads();
    3bc8:	f000 f8e8 	bl	3d9c <z_init_static_threads>
	main();
    3bcc:	f002 f808 	bl	5be0 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3bd0:	4a03      	ldr	r2, [pc, #12]	; (3be0 <bg_thread_main+0x30>)
    3bd2:	7b13      	ldrb	r3, [r2, #12]
    3bd4:	f023 0301 	bic.w	r3, r3, #1
    3bd8:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3bda:	bd08      	pop	{r3, pc}
    3bdc:	20000bea 	.word	0x20000bea
    3be0:	20000468 	.word	0x20000468

00003be4 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3be4:	4802      	ldr	r0, [pc, #8]	; (3bf0 <z_bss_zero+0xc>)
    3be6:	4a03      	ldr	r2, [pc, #12]	; (3bf4 <z_bss_zero+0x10>)
    3be8:	2100      	movs	r1, #0
    3bea:	1a12      	subs	r2, r2, r0
    3bec:	f001 b95f 	b.w	4eae <memset>
    3bf0:	200001c0 	.word	0x200001c0
    3bf4:	20000bec 	.word	0x20000bec

00003bf8 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3bf8:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3bfa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3cc0 <z_cstart+0xc8>
    3bfe:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3c00:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3c04:	4d2f      	ldr	r5, [pc, #188]	; (3cc4 <z_cstart+0xcc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    3c06:	4e30      	ldr	r6, [pc, #192]	; (3cc8 <z_cstart+0xd0>)
    3c08:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3c0a:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 3ccc <z_cstart+0xd4>
    3c0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3c12:	2400      	movs	r4, #0
    3c14:	616b      	str	r3, [r5, #20]
    3c16:	23e0      	movs	r3, #224	; 0xe0
    3c18:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    3c1c:	77ec      	strb	r4, [r5, #31]
    3c1e:	762c      	strb	r4, [r5, #24]
    3c20:	766c      	strb	r4, [r5, #25]
    3c22:	76ac      	strb	r4, [r5, #26]
    3c24:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3c28:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3c2a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3c2e:	626b      	str	r3, [r5, #36]	; 0x24
    3c30:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3c34:	f7fd fc5c 	bl	14f0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3c38:	f7fd fa18 	bl	106c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3c3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3c40:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3c42:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3c44:	f7fd fd32 	bl	16ac <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3c48:	f7fd fc9a 	bl	1580 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    3c4c:	f240 1301 	movw	r3, #257	; 0x101
    3c50:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3c54:	ab06      	add	r3, sp, #24
    3c56:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    3c58:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    3c5c:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3c5e:	f001 fe37 	bl	58d0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3c62:	4620      	mov	r0, r4
    3c64:	f7ff ff2e 	bl	3ac4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3c68:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    3c6a:	4d19      	ldr	r5, [pc, #100]	; (3cd0 <z_cstart+0xd8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3c6c:	f7ff ff2a 	bl	3ac4 <z_sys_init_run_level>
	z_sched_init();
    3c70:	f000 fc9c 	bl	45ac <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3c74:	4b17      	ldr	r3, [pc, #92]	; (3cd4 <z_cstart+0xdc>)
    3c76:	9305      	str	r3, [sp, #20]
    3c78:	2301      	movs	r3, #1
    3c7a:	4917      	ldr	r1, [pc, #92]	; (3cd8 <z_cstart+0xe0>)
    3c7c:	9400      	str	r4, [sp, #0]
    3c7e:	e9cd 4303 	strd	r4, r3, [sp, #12]
    3c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3c86:	464b      	mov	r3, r9
    3c88:	e9cd 4401 	strd	r4, r4, [sp, #4]
    3c8c:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    3c8e:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3c90:	f000 f826 	bl	3ce0 <z_setup_new_thread>
    3c94:	7b6a      	ldrb	r2, [r5, #13]
    3c96:	4607      	mov	r7, r0
    3c98:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    3c9c:	4628      	mov	r0, r5
    3c9e:	736a      	strb	r2, [r5, #13]
    3ca0:	f001 fec5 	bl	5a2e <z_ready_thread>
		init_idle_thread(i);
    3ca4:	4620      	mov	r0, r4
    3ca6:	f7ff ff57 	bl	3b58 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    3caa:	4b0c      	ldr	r3, [pc, #48]	; (3cdc <z_cstart+0xe4>)
    3cac:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3cae:	464a      	mov	r2, r9
    3cb0:	4639      	mov	r1, r7
    3cb2:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    3cb4:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    3cb6:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3cba:	f7fd faed 	bl	1298 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3cbe:	bf00      	nop
    3cc0:	20001be0 	.word	0x20001be0
    3cc4:	e000ed00 	.word	0xe000ed00
    3cc8:	20000778 	.word	0x20000778
    3ccc:	00003bb1 	.word	0x00003bb1
    3cd0:	20000468 	.word	0x20000468
    3cd4:	000061fe 	.word	0x000061fe
    3cd8:	20000e40 	.word	0x20000e40
    3cdc:	200003e8 	.word	0x200003e8

00003ce0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3ce0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3ce4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    3ce6:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3ce8:	2604      	movs	r6, #4
    3cea:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3cec:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    3cee:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3cf0:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3cf4:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3cf6:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3cf8:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3cfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    3cfe:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3d00:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3d04:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3d06:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    3d0a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    3d0e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3d10:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3d12:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3d14:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3d18:	9202      	str	r2, [sp, #8]
    3d1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3d1c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    3d1e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3d22:	9200      	str	r2, [sp, #0]
    3d24:	4642      	mov	r2, r8
{
    3d26:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3d28:	f7fd fa84 	bl	1234 <arch_new_thread>
	if (!_current) {
    3d2c:	4b04      	ldr	r3, [pc, #16]	; (3d40 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    3d2e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3d30:	689b      	ldr	r3, [r3, #8]
    3d32:	b103      	cbz	r3, 3d36 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    3d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    3d36:	6723      	str	r3, [r4, #112]	; 0x70
}
    3d38:	4640      	mov	r0, r8
    3d3a:	b004      	add	sp, #16
    3d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3d40:	20000778 	.word	0x20000778

00003d44 <z_impl_k_thread_create>:
{
    3d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d46:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3d48:	2700      	movs	r7, #0
    3d4a:	9705      	str	r7, [sp, #20]
    3d4c:	9f10      	ldr	r7, [sp, #64]	; 0x40
    3d4e:	9704      	str	r7, [sp, #16]
    3d50:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3d52:	9703      	str	r7, [sp, #12]
    3d54:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3d56:	9702      	str	r7, [sp, #8]
{
    3d58:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3d5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    3d5e:	9701      	str	r7, [sp, #4]
    3d60:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    3d62:	9700      	str	r7, [sp, #0]
{
    3d64:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3d66:	f7ff ffbb 	bl	3ce0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    3d6a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    3d6e:	bf08      	it	eq
    3d70:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    3d74:	d005      	beq.n	3d82 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3d76:	ea55 0306 	orrs.w	r3, r5, r6
    3d7a:	d105      	bne.n	3d88 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    3d7c:	4620      	mov	r0, r4
    3d7e:	f000 fb57 	bl	4430 <z_sched_start>
}
    3d82:	4620      	mov	r0, r4
    3d84:	b007      	add	sp, #28
    3d86:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3d88:	4903      	ldr	r1, [pc, #12]	; (3d98 <z_impl_k_thread_create+0x54>)
    3d8a:	4632      	mov	r2, r6
    3d8c:	462b      	mov	r3, r5
    3d8e:	f104 0018 	add.w	r0, r4, #24
    3d92:	f000 fd87 	bl	48a4 <z_add_timeout>
    3d96:	e7f4      	b.n	3d82 <z_impl_k_thread_create+0x3e>
    3d98:	00005a4f 	.word	0x00005a4f

00003d9c <z_init_static_threads>:
{
    3d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3da0:	4c29      	ldr	r4, [pc, #164]	; (3e48 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    3da2:	4d2a      	ldr	r5, [pc, #168]	; (3e4c <z_init_static_threads+0xb0>)
{
    3da4:	b087      	sub	sp, #28
    3da6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    3da8:	42ae      	cmp	r6, r5
    3daa:	f104 0430 	add.w	r4, r4, #48	; 0x30
    3dae:	d30f      	bcc.n	3dd0 <z_init_static_threads+0x34>
	k_sched_lock();
    3db0:	f000 fa5a 	bl	4268 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3db4:	4c24      	ldr	r4, [pc, #144]	; (3e48 <z_init_static_threads+0xac>)
    3db6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3e50 <z_init_static_threads+0xb4>
    3dba:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    3dbe:	f240 37e7 	movw	r7, #999	; 0x3e7
    3dc2:	42ac      	cmp	r4, r5
    3dc4:	d320      	bcc.n	3e08 <z_init_static_threads+0x6c>
}
    3dc6:	b007      	add	sp, #28
    3dc8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    3dcc:	f000 bbd2 	b.w	4574 <k_sched_unlock>
		z_setup_new_thread(
    3dd0:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3dd4:	9305      	str	r3, [sp, #20]
    3dd6:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3dda:	9304      	str	r3, [sp, #16]
    3ddc:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3de0:	9303      	str	r3, [sp, #12]
    3de2:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3de6:	9302      	str	r3, [sp, #8]
    3de8:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3dec:	9301      	str	r3, [sp, #4]
    3dee:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3df2:	9300      	str	r3, [sp, #0]
    3df4:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    3df8:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    3dfc:	f7ff ff70 	bl	3ce0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    3e00:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3e04:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3e06:	e7ce      	b.n	3da6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3e0a:	1c5a      	adds	r2, r3, #1
    3e0c:	d00d      	beq.n	3e2a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    3e0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3e12:	2100      	movs	r1, #0
    3e14:	4638      	mov	r0, r7
    3e16:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3e1a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    3e1e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3e22:	d104      	bne.n	3e2e <z_init_static_threads+0x92>
	z_sched_start(thread);
    3e24:	4640      	mov	r0, r8
    3e26:	f000 fb03 	bl	4430 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3e2a:	3430      	adds	r4, #48	; 0x30
    3e2c:	e7c9      	b.n	3dc2 <z_init_static_threads+0x26>
    3e2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3e32:	2300      	movs	r3, #0
    3e34:	f7fc f952 	bl	dc <__aeabi_uldivmod>
    3e38:	4602      	mov	r2, r0
    3e3a:	460b      	mov	r3, r1
    3e3c:	f108 0018 	add.w	r0, r8, #24
    3e40:	4649      	mov	r1, r9
    3e42:	f000 fd2f 	bl	48a4 <z_add_timeout>
    3e46:	e7f0      	b.n	3e2a <z_init_static_threads+0x8e>
    3e48:	20000160 	.word	0x20000160
    3e4c:	200001c0 	.word	0x200001c0
    3e50:	00005a4f 	.word	0x00005a4f

00003e54 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3e54:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3e56:	4c0b      	ldr	r4, [pc, #44]	; (3e84 <idle+0x30>)
	return !z_sys_post_kernel;
    3e58:	4d0b      	ldr	r5, [pc, #44]	; (3e88 <idle+0x34>)
	__asm__ volatile(
    3e5a:	f04f 0220 	mov.w	r2, #32
    3e5e:	f3ef 8311 	mrs	r3, BASEPRI
    3e62:	f382 8812 	msr	BASEPRI_MAX, r2
    3e66:	f3bf 8f6f 	isb	sy
    3e6a:	f001 fe87 	bl	5b7c <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3e6e:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    3e70:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3e72:	b913      	cbnz	r3, 3e7a <idle+0x26>
	arch_cpu_idle();
    3e74:	f7fd f900 	bl	1078 <arch_cpu_idle>
}
    3e78:	e7ef      	b.n	3e5a <idle+0x6>
    3e7a:	f7fd f81f 	bl	ebc <pm_system_suspend>
    3e7e:	2800      	cmp	r0, #0
    3e80:	d1eb      	bne.n	3e5a <idle+0x6>
    3e82:	e7f7      	b.n	3e74 <idle+0x20>
    3e84:	20000778 	.word	0x20000778
    3e88:	20000bea 	.word	0x20000bea

00003e8c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3e8c:	b538      	push	{r3, r4, r5, lr}
    3e8e:	4604      	mov	r4, r0
    3e90:	f04f 0320 	mov.w	r3, #32
    3e94:	f3ef 8511 	mrs	r5, BASEPRI
    3e98:	f383 8812 	msr	BASEPRI_MAX, r3
    3e9c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3ea0:	f001 fe21 	bl	5ae6 <z_unpend_first_thread>

	if (thread != NULL) {
    3ea4:	b148      	cbz	r0, 3eba <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3ea6:	2200      	movs	r2, #0
    3ea8:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3eaa:	f001 fdc0 	bl	5a2e <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3eae:	4629      	mov	r1, r5
    3eb0:	4805      	ldr	r0, [pc, #20]	; (3ec8 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3eb6:	f000 b9c5 	b.w	4244 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3eba:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3ebe:	429a      	cmp	r2, r3
    3ec0:	bf18      	it	ne
    3ec2:	3301      	addne	r3, #1
    3ec4:	60a3      	str	r3, [r4, #8]
}
    3ec6:	e7f2      	b.n	3eae <z_impl_k_sem_give+0x22>
    3ec8:	20000beb 	.word	0x20000beb

00003ecc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3ecc:	b513      	push	{r0, r1, r4, lr}
    3ece:	f04f 0420 	mov.w	r4, #32
    3ed2:	f3ef 8111 	mrs	r1, BASEPRI
    3ed6:	f384 8812 	msr	BASEPRI_MAX, r4
    3eda:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3ede:	6884      	ldr	r4, [r0, #8]
    3ee0:	b144      	cbz	r4, 3ef4 <z_impl_k_sem_take+0x28>
		sem->count--;
    3ee2:	3c01      	subs	r4, #1
    3ee4:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3ee6:	f381 8811 	msr	BASEPRI, r1
    3eea:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3eee:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3ef0:	b002      	add	sp, #8
    3ef2:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3ef4:	ea52 0403 	orrs.w	r4, r2, r3
    3ef8:	d106      	bne.n	3f08 <z_impl_k_sem_take+0x3c>
    3efa:	f381 8811 	msr	BASEPRI, r1
    3efe:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3f02:	f06f 000f 	mvn.w	r0, #15
    3f06:	e7f3      	b.n	3ef0 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3f08:	e9cd 2300 	strd	r2, r3, [sp]
    3f0c:	4602      	mov	r2, r0
    3f0e:	4802      	ldr	r0, [pc, #8]	; (3f18 <z_impl_k_sem_take+0x4c>)
    3f10:	f000 faea 	bl	44e8 <z_pend_curr>
	return ret;
    3f14:	e7ec      	b.n	3ef0 <z_impl_k_sem_take+0x24>
    3f16:	bf00      	nop
    3f18:	20000beb 	.word	0x20000beb

00003f1c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    3f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    3f20:	4e47      	ldr	r6, [pc, #284]	; (4040 <work_queue_main+0x124>)
    3f22:	b085      	sub	sp, #20
    3f24:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    3f26:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3f2a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	__asm__ volatile(
    3f2e:	f04f 0320 	mov.w	r3, #32
    3f32:	f3ef 8711 	mrs	r7, BASEPRI
    3f36:	f383 8812 	msr	BASEPRI_MAX, r3
    3f3a:	f3bf 8f6f 	isb	sy
    3f3e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    3f42:	b98d      	cbnz	r5, 3f68 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    3f44:	2102      	movs	r1, #2
    3f46:	f104 0098 	add.w	r0, r4, #152	; 0x98
    3f4a:	f001 fd05 	bl	5958 <flag_test_and_clear>
    3f4e:	2800      	cmp	r0, #0
    3f50:	d135      	bne.n	3fbe <work_queue_main+0xa2>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    3f52:	2300      	movs	r3, #0
    3f54:	e9cd 8900 	strd	r8, r9, [sp]
    3f58:	9302      	str	r3, [sp, #8]
    3f5a:	f104 0288 	add.w	r2, r4, #136	; 0x88
    3f5e:	4639      	mov	r1, r7
    3f60:	4838      	ldr	r0, [pc, #224]	; (4044 <work_queue_main+0x128>)
    3f62:	f000 fc29 	bl	47b8 <z_sched_wait>
			continue;
    3f66:	e7e2      	b.n	3f2e <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3f68:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    3f6c:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    3f6e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    3f72:	4295      	cmp	r5, r2
    3f74:	d101      	bne.n	3f7a <work_queue_main+0x5e>
	list->tail = node;
    3f76:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    3f7a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    3f7e:	f043 0302 	orr.w	r3, r3, #2
    3f82:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    3f86:	68eb      	ldr	r3, [r5, #12]
    3f88:	f023 0304 	bic.w	r3, r3, #4
    3f8c:	f043 0301 	orr.w	r3, r3, #1
    3f90:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    3f92:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    3f94:	f387 8811 	msr	BASEPRI, r7
    3f98:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    3f9c:	4628      	mov	r0, r5
    3f9e:	4798      	blx	r3
	__asm__ volatile(
    3fa0:	f04f 0320 	mov.w	r3, #32
    3fa4:	f3ef 8b11 	mrs	fp, BASEPRI
    3fa8:	f383 8812 	msr	BASEPRI_MAX, r3
    3fac:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    3fb0:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    3fb2:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    3fb4:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    3fb8:	d40b      	bmi.n	3fd2 <work_queue_main+0xb6>
	*flagp &= ~BIT(bit);
    3fba:	60ea      	str	r2, [r5, #12]
    3fbc:	e00e      	b.n	3fdc <work_queue_main+0xc0>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    3fbe:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    3fc2:	2200      	movs	r2, #0
    3fc4:	2101      	movs	r1, #1
    3fc6:	4628      	mov	r0, r5
    3fc8:	f001 fda5 	bl	5b16 <z_sched_wake>
    3fcc:	2800      	cmp	r0, #0
    3fce:	d1f8      	bne.n	3fc2 <work_queue_main+0xa6>
    3fd0:	e7bf      	b.n	3f52 <work_queue_main+0x36>
	return list->head;
    3fd2:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    3fd4:	f023 0303 	bic.w	r3, r3, #3
    3fd8:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    3fda:	b970      	cbnz	r0, 3ffa <work_queue_main+0xde>
	*flagp &= ~BIT(bit);
    3fdc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    3fe0:	f023 0302 	bic.w	r3, r3, #2
    3fe4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    3fe8:	f38b 8811 	msr	BASEPRI, fp
    3fec:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    3ff0:	05d8      	lsls	r0, r3, #23
    3ff2:	d49c      	bmi.n	3f2e <work_queue_main+0x12>
	z_impl_k_yield();
    3ff4:	f000 fae6 	bl	45c4 <z_impl_k_yield>
}
    3ff8:	e799      	b.n	3f2e <work_queue_main+0x12>
	return node->next;
    3ffa:	2700      	movs	r7, #0
    3ffc:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    4000:	463b      	mov	r3, r7
		if (wc->work == work) {
    4002:	6842      	ldr	r2, [r0, #4]
    4004:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    4006:	4601      	mov	r1, r0
		if (wc->work == work) {
    4008:	d10c      	bne.n	4024 <work_queue_main+0x108>
	return node->next;
    400a:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    400c:	b997      	cbnz	r7, 4034 <work_queue_main+0x118>
    400e:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    4010:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    4012:	4282      	cmp	r2, r0
    4014:	d100      	bne.n	4018 <work_queue_main+0xfc>
	list->tail = node;
    4016:	6071      	str	r1, [r6, #4]
	parent->next = child;
    4018:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    401c:	f7ff ff36 	bl	3e8c <z_impl_k_sem_give>
}
    4020:	4639      	mov	r1, r7
    4022:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    4024:	f1ba 0f00 	cmp.w	sl, #0
    4028:	d0d8      	beq.n	3fdc <work_queue_main+0xc0>
	return node->next;
    402a:	4650      	mov	r0, sl
    402c:	460f      	mov	r7, r1
    402e:	f8da a000 	ldr.w	sl, [sl]
    4032:	e7e6      	b.n	4002 <work_queue_main+0xe6>
	return list->tail;
    4034:	6872      	ldr	r2, [r6, #4]
	parent->next = child;
    4036:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    4038:	4290      	cmp	r0, r2
	list->tail = node;
    403a:	bf08      	it	eq
    403c:	6077      	streq	r7, [r6, #4]
}
    403e:	e7eb      	b.n	4018 <work_queue_main+0xfc>
    4040:	200007a0 	.word	0x200007a0
    4044:	20000beb 	.word	0x20000beb

00004048 <submit_to_queue_locked>:
{
    4048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    404a:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    404c:	079a      	lsls	r2, r3, #30
{
    404e:	4604      	mov	r4, r0
    4050:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    4052:	f3c3 0540 	ubfx	r5, r3, #1, #1
    4056:	d41f      	bmi.n	4098 <submit_to_queue_locked+0x50>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    4058:	075f      	lsls	r7, r3, #29
    405a:	d41f      	bmi.n	409c <submit_to_queue_locked+0x54>
		if (*queuep == NULL) {
    405c:	680a      	ldr	r2, [r1, #0]
    405e:	b90a      	cbnz	r2, 4064 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    4060:	6882      	ldr	r2, [r0, #8]
    4062:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    4064:	07d8      	lsls	r0, r3, #31
			*queuep = work->queue;
    4066:	bf44      	itt	mi
    4068:	68a3      	ldrmi	r3, [r4, #8]
    406a:	6033      	strmi	r3, [r6, #0]
		int rc = queue_submit_locked(*queuep, work);
    406c:	6837      	ldr	r7, [r6, #0]
			ret = 2;
    406e:	bf4c      	ite	mi
    4070:	2502      	movmi	r5, #2
		ret = 1;
    4072:	2501      	movpl	r5, #1
	if (queue == NULL) {
    4074:	b37f      	cbz	r7, 40d6 <submit_to_queue_locked+0x8e>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    4076:	4b1b      	ldr	r3, [pc, #108]	; (40e4 <submit_to_queue_locked+0x9c>)
    4078:	689b      	ldr	r3, [r3, #8]
    407a:	42bb      	cmp	r3, r7
    407c:	d111      	bne.n	40a2 <submit_to_queue_locked+0x5a>
    407e:	f001 fc59 	bl	5934 <k_is_in_isr>
    4082:	f080 0001 	eor.w	r0, r0, #1
    4086:	b2c0      	uxtb	r0, r0
	return (*flagp & BIT(bit)) != 0U;
    4088:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    408c:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    408e:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    4092:	d523      	bpl.n	40dc <submit_to_queue_locked+0x94>
	} else if (draining && !chained) {
    4094:	b13a      	cbz	r2, 40a6 <submit_to_queue_locked+0x5e>
    4096:	b940      	cbnz	r0, 40aa <submit_to_queue_locked+0x62>
		ret = -EBUSY;
    4098:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    409c:	2300      	movs	r3, #0
    409e:	6033      	str	r3, [r6, #0]
	return ret;
    40a0:	e013      	b.n	40ca <submit_to_queue_locked+0x82>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    40a2:	2000      	movs	r0, #0
    40a4:	e7f0      	b.n	4088 <submit_to_queue_locked+0x40>
	} else if (plugged && !draining) {
    40a6:	071b      	lsls	r3, r3, #28
    40a8:	d4f6      	bmi.n	4098 <submit_to_queue_locked+0x50>
	parent->next = child;
    40aa:	2300      	movs	r3, #0
    40ac:	6023      	str	r3, [r4, #0]
	return list->tail;
    40ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    40b2:	b963      	cbnz	r3, 40ce <submit_to_queue_locked+0x86>
	list->head = node;
    40b4:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    40b8:	4638      	mov	r0, r7
    40ba:	f001 fc58 	bl	596e <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    40be:	68e3      	ldr	r3, [r4, #12]
    40c0:	f043 0304 	orr.w	r3, r3, #4
    40c4:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    40c6:	6833      	ldr	r3, [r6, #0]
    40c8:	60a3      	str	r3, [r4, #8]
}
    40ca:	4628      	mov	r0, r5
    40cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    40ce:	601c      	str	r4, [r3, #0]
	list->tail = node;
    40d0:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    40d4:	e7f0      	b.n	40b8 <submit_to_queue_locked+0x70>
		return -EINVAL;
    40d6:	f06f 0515 	mvn.w	r5, #21
    40da:	e7df      	b.n	409c <submit_to_queue_locked+0x54>
		ret = -ENODEV;
    40dc:	f06f 0512 	mvn.w	r5, #18
    40e0:	e7dc      	b.n	409c <submit_to_queue_locked+0x54>
    40e2:	bf00      	nop
    40e4:	20000778 	.word	0x20000778

000040e8 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    40e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    40ea:	b089      	sub	sp, #36	; 0x24
    40ec:	4604      	mov	r4, r0
	list->head = NULL;
    40ee:	2000      	movs	r0, #0
	list->tail = NULL;
    40f0:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    40f4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    40f6:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    40fa:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    40fe:	f104 0090 	add.w	r0, r4, #144	; 0x90
    4102:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    4106:	b31d      	cbz	r5, 4150 <k_work_queue_start+0x68>
    4108:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    410a:	2800      	cmp	r0, #0
    410c:	f240 1001 	movw	r0, #257	; 0x101
    4110:	bf08      	it	eq
    4112:	2001      	moveq	r0, #1
	*flagp = flags;
    4114:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    4118:	2000      	movs	r0, #0
    411a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    411e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    4122:	e9cd 3003 	strd	r3, r0, [sp, #12]
    4126:	e9cd 0001 	strd	r0, r0, [sp, #4]
    412a:	e9cd 6706 	strd	r6, r7, [sp, #24]
    412e:	4b09      	ldr	r3, [pc, #36]	; (4154 <k_work_queue_start+0x6c>)
    4130:	9400      	str	r4, [sp, #0]
    4132:	4620      	mov	r0, r4
    4134:	f7ff fe06 	bl	3d44 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    4138:	b125      	cbz	r5, 4144 <k_work_queue_start+0x5c>
    413a:	6829      	ldr	r1, [r5, #0]
    413c:	b111      	cbz	r1, 4144 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    413e:	4620      	mov	r0, r4
    4140:	f001 fbfe 	bl	5940 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    4144:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    4146:	b009      	add	sp, #36	; 0x24
    4148:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    414c:	f001 bbfb 	b.w	5946 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    4150:	2001      	movs	r0, #1
    4152:	e7df      	b.n	4114 <k_work_queue_start+0x2c>
    4154:	00003f1d 	.word	0x00003f1d

00004158 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    4158:	b513      	push	{r0, r1, r4, lr}
    415a:	9001      	str	r0, [sp, #4]
    415c:	4608      	mov	r0, r1
	__asm__ volatile(
    415e:	f04f 0120 	mov.w	r1, #32
    4162:	f3ef 8411 	mrs	r4, BASEPRI
    4166:	f381 8812 	msr	BASEPRI_MAX, r1
    416a:	f3bf 8f6f 	isb	sy
	return *flagp;
    416e:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    4170:	f011 0f0e 	tst.w	r1, #14
    4174:	d116      	bne.n	41a4 <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4176:	ea53 0c02 	orrs.w	ip, r3, r2
    417a:	d108      	bne.n	418e <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
    417c:	a901      	add	r1, sp, #4
    417e:	f7ff ff63 	bl	4048 <submit_to_queue_locked>
	__asm__ volatile(
    4182:	f384 8811 	msr	BASEPRI, r4
    4186:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    418a:	b002      	add	sp, #8
    418c:	bd10      	pop	{r4, pc}
	*flagp |= BIT(bit);
    418e:	f041 0108 	orr.w	r1, r1, #8
    4192:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    4194:	9901      	ldr	r1, [sp, #4]
    4196:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    4198:	3010      	adds	r0, #16
    419a:	4903      	ldr	r1, [pc, #12]	; (41a8 <k_work_schedule_for_queue+0x50>)
    419c:	f000 fb82 	bl	48a4 <z_add_timeout>
	return ret;
    41a0:	2001      	movs	r0, #1
    41a2:	e7ee      	b.n	4182 <k_work_schedule_for_queue+0x2a>
	int ret = 0;
    41a4:	2000      	movs	r0, #0
    41a6:	e7ec      	b.n	4182 <k_work_schedule_for_queue+0x2a>
    41a8:	0000597d 	.word	0x0000597d

000041ac <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
    41ac:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
    41ae:	4801      	ldr	r0, [pc, #4]	; (41b4 <k_work_schedule+0x8>)
    41b0:	f7ff bfd2 	b.w	4158 <k_work_schedule_for_queue>
    41b4:	200004f0 	.word	0x200004f0

000041b8 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    41b8:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    41ba:	4c08      	ldr	r4, [pc, #32]	; (41dc <z_reset_time_slice+0x24>)
    41bc:	6823      	ldr	r3, [r4, #0]
    41be:	b15b      	cbz	r3, 41d8 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    41c0:	f7fe fb62 	bl	2888 <sys_clock_elapsed>
    41c4:	4603      	mov	r3, r0
    41c6:	6820      	ldr	r0, [r4, #0]
    41c8:	4a05      	ldr	r2, [pc, #20]	; (41e0 <z_reset_time_slice+0x28>)
    41ca:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    41cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    41d0:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    41d2:	2100      	movs	r1, #0
    41d4:	f001 bce2 	b.w	5b9c <z_set_timeout_expiry>
}
    41d8:	bd10      	pop	{r4, pc}
    41da:	bf00      	nop
    41dc:	200007b0 	.word	0x200007b0
    41e0:	20000778 	.word	0x20000778

000041e4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    41e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41e6:	4604      	mov	r4, r0
    41e8:	460d      	mov	r5, r1
	__asm__ volatile(
    41ea:	f04f 0320 	mov.w	r3, #32
    41ee:	f3ef 8611 	mrs	r6, BASEPRI
    41f2:	f383 8812 	msr	BASEPRI_MAX, r3
    41f6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    41fa:	4b0f      	ldr	r3, [pc, #60]	; (4238 <k_sched_time_slice_set+0x54>)
    41fc:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    41fe:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    4202:	f240 30e7 	movw	r0, #999	; 0x3e7
    4206:	6119      	str	r1, [r3, #16]
    4208:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    420c:	2300      	movs	r3, #0
    420e:	fbe4 0107 	umlal	r0, r1, r4, r7
    4212:	f7fb ff63 	bl	dc <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4216:	2c00      	cmp	r4, #0
    4218:	4b08      	ldr	r3, [pc, #32]	; (423c <k_sched_time_slice_set+0x58>)
    421a:	dc09      	bgt.n	4230 <k_sched_time_slice_set+0x4c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    421c:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    421e:	4b08      	ldr	r3, [pc, #32]	; (4240 <k_sched_time_slice_set+0x5c>)
    4220:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    4222:	f7ff ffc9 	bl	41b8 <z_reset_time_slice>
	__asm__ volatile(
    4226:	f386 8811 	msr	BASEPRI, r6
    422a:	f3bf 8f6f 	isb	sy
	}
}
    422e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    4230:	2802      	cmp	r0, #2
    4232:	bfb8      	it	lt
    4234:	2002      	movlt	r0, #2
    4236:	e7f1      	b.n	421c <k_sched_time_slice_set+0x38>
    4238:	20000778 	.word	0x20000778
    423c:	200007b0 	.word	0x200007b0
    4240:	200007ac 	.word	0x200007ac

00004244 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4244:	b949      	cbnz	r1, 425a <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4246:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    424a:	b930      	cbnz	r0, 425a <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    424c:	4b05      	ldr	r3, [pc, #20]	; (4264 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    424e:	69da      	ldr	r2, [r3, #28]
    4250:	689b      	ldr	r3, [r3, #8]
    4252:	429a      	cmp	r2, r3
    4254:	d001      	beq.n	425a <z_reschedule+0x16>
	ret = arch_swap(key);
    4256:	f7fc bf99 	b.w	118c <arch_swap>
    425a:	f381 8811 	msr	BASEPRI, r1
    425e:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    4262:	4770      	bx	lr
    4264:	20000778 	.word	0x20000778

00004268 <k_sched_lock>:
	__asm__ volatile(
    4268:	f04f 0320 	mov.w	r3, #32
    426c:	f3ef 8111 	mrs	r1, BASEPRI
    4270:	f383 8812 	msr	BASEPRI_MAX, r3
    4274:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    4278:	4b04      	ldr	r3, [pc, #16]	; (428c <k_sched_lock+0x24>)
    427a:	689a      	ldr	r2, [r3, #8]
    427c:	7bd3      	ldrb	r3, [r2, #15]
    427e:	3b01      	subs	r3, #1
    4280:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    4282:	f381 8811 	msr	BASEPRI, r1
    4286:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    428a:	4770      	bx	lr
    428c:	20000778 	.word	0x20000778

00004290 <update_cache>:
{
    4290:	b538      	push	{r3, r4, r5, lr}
    4292:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    4294:	480c      	ldr	r0, [pc, #48]	; (42c8 <update_cache+0x38>)
    4296:	4d0d      	ldr	r5, [pc, #52]	; (42cc <update_cache+0x3c>)
    4298:	f001 fbc3 	bl	5a22 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    429c:	4604      	mov	r4, r0
    429e:	b900      	cbnz	r0, 42a2 <update_cache+0x12>
    42a0:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    42a2:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    42a4:	b94a      	cbnz	r2, 42ba <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    42a6:	7b5a      	ldrb	r2, [r3, #13]
    42a8:	06d2      	lsls	r2, r2, #27
    42aa:	d106      	bne.n	42ba <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    42ac:	69a2      	ldr	r2, [r4, #24]
    42ae:	b922      	cbnz	r2, 42ba <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    42b0:	89da      	ldrh	r2, [r3, #14]
    42b2:	2a7f      	cmp	r2, #127	; 0x7f
    42b4:	d901      	bls.n	42ba <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    42b6:	61eb      	str	r3, [r5, #28]
}
    42b8:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    42ba:	429c      	cmp	r4, r3
    42bc:	d001      	beq.n	42c2 <update_cache+0x32>
			z_reset_time_slice();
    42be:	f7ff ff7b 	bl	41b8 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    42c2:	61ec      	str	r4, [r5, #28]
}
    42c4:	e7f8      	b.n	42b8 <update_cache+0x28>
    42c6:	bf00      	nop
    42c8:	20000798 	.word	0x20000798
    42cc:	20000778 	.word	0x20000778

000042d0 <move_thread_to_end_of_prio_q>:
{
    42d0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    42d2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    42d6:	7b43      	ldrb	r3, [r0, #13]
    42d8:	2a00      	cmp	r2, #0
{
    42da:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    42dc:	da04      	bge.n	42e8 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    42e2:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    42e4:	f001 fb75 	bl	59d2 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    42e8:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    42ea:	4a15      	ldr	r2, [pc, #84]	; (4340 <move_thread_to_end_of_prio_q+0x70>)
    42ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
    42f0:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    42f2:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42f6:	f102 0520 	add.w	r5, r2, #32
    42fa:	42ab      	cmp	r3, r5
    42fc:	d01b      	beq.n	4336 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    42fe:	b1d3      	cbz	r3, 4336 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    4300:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    4304:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4308:	4286      	cmp	r6, r0
    430a:	d00f      	beq.n	432c <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    430c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    430e:	2800      	cmp	r0, #0
    4310:	dd0c      	ble.n	432c <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    4312:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    4314:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    4318:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    431a:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    431c:	6890      	ldr	r0, [r2, #8]
    431e:	1a43      	subs	r3, r0, r1
    4320:	4258      	negs	r0, r3
}
    4322:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4326:	4158      	adcs	r0, r3
    4328:	f7ff bfb2 	b.w	4290 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    432c:	42a3      	cmp	r3, r4
    432e:	d002      	beq.n	4336 <move_thread_to_end_of_prio_q+0x66>
    4330:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4332:	2b00      	cmp	r3, #0
    4334:	d1e6      	bne.n	4304 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    4336:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    433a:	6021      	str	r1, [r4, #0]
	list->tail = node;
    433c:	6251      	str	r1, [r2, #36]	; 0x24
}
    433e:	e7ed      	b.n	431c <move_thread_to_end_of_prio_q+0x4c>
    4340:	20000778 	.word	0x20000778

00004344 <z_time_slice>:
{
    4344:	b538      	push	{r3, r4, r5, lr}
    4346:	4601      	mov	r1, r0
	__asm__ volatile(
    4348:	f04f 0320 	mov.w	r3, #32
    434c:	f3ef 8411 	mrs	r4, BASEPRI
    4350:	f383 8812 	msr	BASEPRI_MAX, r3
    4354:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    4358:	4b15      	ldr	r3, [pc, #84]	; (43b0 <z_time_slice+0x6c>)
    435a:	4a16      	ldr	r2, [pc, #88]	; (43b4 <z_time_slice+0x70>)
    435c:	6898      	ldr	r0, [r3, #8]
    435e:	6815      	ldr	r5, [r2, #0]
    4360:	42a8      	cmp	r0, r5
    4362:	d106      	bne.n	4372 <z_time_slice+0x2e>
			z_reset_time_slice();
    4364:	f7ff ff28 	bl	41b8 <z_reset_time_slice>
	__asm__ volatile(
    4368:	f384 8811 	msr	BASEPRI, r4
    436c:	f3bf 8f6f 	isb	sy
}
    4370:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    4372:	2500      	movs	r5, #0
    4374:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    4376:	4a10      	ldr	r2, [pc, #64]	; (43b8 <z_time_slice+0x74>)
    4378:	6812      	ldr	r2, [r2, #0]
    437a:	b1ba      	cbz	r2, 43ac <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    437c:	89c2      	ldrh	r2, [r0, #14]
    437e:	2a7f      	cmp	r2, #127	; 0x7f
    4380:	d814      	bhi.n	43ac <z_time_slice+0x68>
		&& !z_is_thread_prevented_from_running(thread)
    4382:	7b42      	ldrb	r2, [r0, #13]
    4384:	06d2      	lsls	r2, r2, #27
    4386:	d111      	bne.n	43ac <z_time_slice+0x68>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4388:	4a0c      	ldr	r2, [pc, #48]	; (43bc <z_time_slice+0x78>)
    438a:	f990 500e 	ldrsb.w	r5, [r0, #14]
    438e:	6812      	ldr	r2, [r2, #0]
    4390:	4295      	cmp	r5, r2
    4392:	db0b      	blt.n	43ac <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    4394:	4a0a      	ldr	r2, [pc, #40]	; (43c0 <z_time_slice+0x7c>)
    4396:	4290      	cmp	r0, r2
    4398:	d008      	beq.n	43ac <z_time_slice+0x68>
		if (ticks >= _current_cpu->slice_ticks) {
    439a:	691a      	ldr	r2, [r3, #16]
    439c:	428a      	cmp	r2, r1
    439e:	dc02      	bgt.n	43a6 <z_time_slice+0x62>
			move_thread_to_end_of_prio_q(_current);
    43a0:	f7ff ff96 	bl	42d0 <move_thread_to_end_of_prio_q>
    43a4:	e7de      	b.n	4364 <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
    43a6:	1a52      	subs	r2, r2, r1
		_current_cpu->slice_ticks = 0;
    43a8:	611a      	str	r2, [r3, #16]
    43aa:	e7dd      	b.n	4368 <z_time_slice+0x24>
    43ac:	2200      	movs	r2, #0
    43ae:	e7fb      	b.n	43a8 <z_time_slice+0x64>
    43b0:	20000778 	.word	0x20000778
    43b4:	200007a8 	.word	0x200007a8
    43b8:	200007b0 	.word	0x200007b0
    43bc:	200007ac 	.word	0x200007ac
    43c0:	200003e8 	.word	0x200003e8

000043c4 <ready_thread>:
{
    43c4:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    43c6:	f990 200d 	ldrsb.w	r2, [r0, #13]
    43ca:	7b43      	ldrb	r3, [r0, #13]
    43cc:	2a00      	cmp	r2, #0
    43ce:	db2a      	blt.n	4426 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    43d0:	06da      	lsls	r2, r3, #27
    43d2:	d128      	bne.n	4426 <ready_thread+0x62>
    43d4:	6982      	ldr	r2, [r0, #24]
    43d6:	bb32      	cbnz	r2, 4426 <ready_thread+0x62>
	return list->head == list;
    43d8:	4a14      	ldr	r2, [pc, #80]	; (442c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    43da:	f063 037f 	orn	r3, r3, #127	; 0x7f
    43de:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    43e0:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    43e4:	f102 0520 	add.w	r5, r2, #32
    43e8:	42ab      	cmp	r3, r5
    43ea:	d017      	beq.n	441c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    43ec:	b1b3      	cbz	r3, 441c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    43ee:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    43f2:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    43f6:	428e      	cmp	r6, r1
    43f8:	d00b      	beq.n	4412 <ready_thread+0x4e>
		return b2 - b1;
    43fa:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    43fc:	2900      	cmp	r1, #0
    43fe:	dd08      	ble.n	4412 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    4400:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4402:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4406:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    4408:	6058      	str	r0, [r3, #4]
}
    440a:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    440c:	2000      	movs	r0, #0
    440e:	f7ff bf3f 	b.w	4290 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4412:	42a3      	cmp	r3, r4
    4414:	d002      	beq.n	441c <ready_thread+0x58>
    4416:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4418:	2b00      	cmp	r3, #0
    441a:	d1ea      	bne.n	43f2 <ready_thread+0x2e>
	node->prev = tail;
    441c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    4420:	6020      	str	r0, [r4, #0]
	list->tail = node;
    4422:	6250      	str	r0, [r2, #36]	; 0x24
}
    4424:	e7f1      	b.n	440a <ready_thread+0x46>
}
    4426:	bc70      	pop	{r4, r5, r6}
    4428:	4770      	bx	lr
    442a:	bf00      	nop
    442c:	20000778 	.word	0x20000778

00004430 <z_sched_start>:
{
    4430:	b510      	push	{r4, lr}
	__asm__ volatile(
    4432:	f04f 0220 	mov.w	r2, #32
    4436:	f3ef 8411 	mrs	r4, BASEPRI
    443a:	f382 8812 	msr	BASEPRI_MAX, r2
    443e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    4442:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    4444:	0751      	lsls	r1, r2, #29
    4446:	d404      	bmi.n	4452 <z_sched_start+0x22>
	__asm__ volatile(
    4448:	f384 8811 	msr	BASEPRI, r4
    444c:	f3bf 8f6f 	isb	sy
}
    4450:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4452:	f022 0204 	bic.w	r2, r2, #4
    4456:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    4458:	f7ff ffb4 	bl	43c4 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    445c:	4621      	mov	r1, r4
    445e:	4802      	ldr	r0, [pc, #8]	; (4468 <z_sched_start+0x38>)
}
    4460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    4464:	f7ff beee 	b.w	4244 <z_reschedule>
    4468:	20000beb 	.word	0x20000beb

0000446c <unready_thread>:
{
    446c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    446e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    4472:	7b43      	ldrb	r3, [r0, #13]
    4474:	2a00      	cmp	r2, #0
{
    4476:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4478:	da04      	bge.n	4484 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    447a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    447e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4480:	f001 faa7 	bl	59d2 <sys_dlist_remove>
	update_cache(thread == _current);
    4484:	4b04      	ldr	r3, [pc, #16]	; (4498 <unready_thread+0x2c>)
    4486:	6898      	ldr	r0, [r3, #8]
    4488:	1a43      	subs	r3, r0, r1
    448a:	4258      	negs	r0, r3
    448c:	4158      	adcs	r0, r3
}
    448e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    4492:	f7ff befd 	b.w	4290 <update_cache>
    4496:	bf00      	nop
    4498:	20000778 	.word	0x20000778

0000449c <pend>:
{
    449c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    44a0:	4606      	mov	r6, r0
    44a2:	4615      	mov	r5, r2
    44a4:	461c      	mov	r4, r3
	__asm__ volatile(
    44a6:	f04f 0320 	mov.w	r3, #32
    44aa:	f3ef 8711 	mrs	r7, BASEPRI
    44ae:	f383 8812 	msr	BASEPRI_MAX, r3
    44b2:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    44b6:	f001 faec 	bl	5a92 <add_to_waitq_locked>
	__asm__ volatile(
    44ba:	f387 8811 	msr	BASEPRI, r7
    44be:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    44c2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    44c6:	bf08      	it	eq
    44c8:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    44cc:	d008      	beq.n	44e0 <pend+0x44>
    44ce:	462a      	mov	r2, r5
    44d0:	4623      	mov	r3, r4
    44d2:	f106 0018 	add.w	r0, r6, #24
    44d6:	4903      	ldr	r1, [pc, #12]	; (44e4 <pend+0x48>)
}
    44d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    44dc:	f000 b9e2 	b.w	48a4 <z_add_timeout>
    44e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    44e4:	00005a4f 	.word	0x00005a4f

000044e8 <z_pend_curr>:
{
    44e8:	b510      	push	{r4, lr}
	pending_current = _current;
    44ea:	4b07      	ldr	r3, [pc, #28]	; (4508 <z_pend_curr+0x20>)
    44ec:	6898      	ldr	r0, [r3, #8]
    44ee:	4b07      	ldr	r3, [pc, #28]	; (450c <z_pend_curr+0x24>)
{
    44f0:	460c      	mov	r4, r1
	pending_current = _current;
    44f2:	6018      	str	r0, [r3, #0]
{
    44f4:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    44f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    44fa:	f7ff ffcf 	bl	449c <pend>
    44fe:	4620      	mov	r0, r4
}
    4500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4504:	f7fc be42 	b.w	118c <arch_swap>
    4508:	20000778 	.word	0x20000778
    450c:	200007a8 	.word	0x200007a8

00004510 <z_impl_k_thread_suspend>:
{
    4510:	b570      	push	{r4, r5, r6, lr}
    4512:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4514:	3018      	adds	r0, #24
    4516:	f001 fb1b 	bl	5b50 <z_abort_timeout>
	__asm__ volatile(
    451a:	f04f 0320 	mov.w	r3, #32
    451e:	f3ef 8611 	mrs	r6, BASEPRI
    4522:	f383 8812 	msr	BASEPRI_MAX, r3
    4526:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    452a:	f994 200d 	ldrsb.w	r2, [r4, #13]
    452e:	7b63      	ldrb	r3, [r4, #13]
    4530:	2a00      	cmp	r2, #0
    4532:	da05      	bge.n	4540 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4538:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    453a:	4620      	mov	r0, r4
    453c:	f001 fa49 	bl	59d2 <sys_dlist_remove>
		update_cache(thread == _current);
    4540:	4d0b      	ldr	r5, [pc, #44]	; (4570 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4542:	7b63      	ldrb	r3, [r4, #13]
    4544:	68a8      	ldr	r0, [r5, #8]
    4546:	f043 0310 	orr.w	r3, r3, #16
    454a:	7363      	strb	r3, [r4, #13]
    454c:	1b03      	subs	r3, r0, r4
    454e:	4258      	negs	r0, r3
    4550:	4158      	adcs	r0, r3
    4552:	f7ff fe9d 	bl	4290 <update_cache>
	__asm__ volatile(
    4556:	f386 8811 	msr	BASEPRI, r6
    455a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    455e:	68ab      	ldr	r3, [r5, #8]
    4560:	42a3      	cmp	r3, r4
    4562:	d103      	bne.n	456c <z_impl_k_thread_suspend+0x5c>
}
    4564:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4568:	f001 ba51 	b.w	5a0e <z_reschedule_unlocked>
}
    456c:	bd70      	pop	{r4, r5, r6, pc}
    456e:	bf00      	nop
    4570:	20000778 	.word	0x20000778

00004574 <k_sched_unlock>:
{
    4574:	b510      	push	{r4, lr}
	__asm__ volatile(
    4576:	f04f 0320 	mov.w	r3, #32
    457a:	f3ef 8411 	mrs	r4, BASEPRI
    457e:	f383 8812 	msr	BASEPRI_MAX, r3
    4582:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    4586:	4b08      	ldr	r3, [pc, #32]	; (45a8 <k_sched_unlock+0x34>)
    4588:	689a      	ldr	r2, [r3, #8]
    458a:	7bd3      	ldrb	r3, [r2, #15]
    458c:	3301      	adds	r3, #1
    458e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4590:	2000      	movs	r0, #0
    4592:	f7ff fe7d 	bl	4290 <update_cache>
	__asm__ volatile(
    4596:	f384 8811 	msr	BASEPRI, r4
    459a:	f3bf 8f6f 	isb	sy
}
    459e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    45a2:	f001 ba34 	b.w	5a0e <z_reschedule_unlocked>
    45a6:	bf00      	nop
    45a8:	20000778 	.word	0x20000778

000045ac <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    45ac:	4b04      	ldr	r3, [pc, #16]	; (45c0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    45ae:	2100      	movs	r1, #0
    45b0:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    45b4:	e9c3 2208 	strd	r2, r2, [r3, #32]
    45b8:	4608      	mov	r0, r1
    45ba:	f7ff be13 	b.w	41e4 <k_sched_time_slice_set>
    45be:	bf00      	nop
    45c0:	20000778 	.word	0x20000778

000045c4 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    45c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    45c6:	f04f 0320 	mov.w	r3, #32
    45ca:	f3ef 8511 	mrs	r5, BASEPRI
    45ce:	f383 8812 	msr	BASEPRI_MAX, r3
    45d2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    45d6:	491a      	ldr	r1, [pc, #104]	; (4640 <z_impl_k_yield+0x7c>)
    45d8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    45da:	7b43      	ldrb	r3, [r0, #13]
    45dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    45e0:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    45e2:	f001 f9f6 	bl	59d2 <sys_dlist_remove>
	}
	queue_thread(_current);
    45e6:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    45e8:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    45ea:	4608      	mov	r0, r1
    45ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
    45f0:	735a      	strb	r2, [r3, #13]
    45f2:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    45f6:	4282      	cmp	r2, r0
    45f8:	d01c      	beq.n	4634 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    45fa:	b1da      	cbz	r2, 4634 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    45fc:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    45fe:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    4602:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    4606:	42a6      	cmp	r6, r4
    4608:	d00f      	beq.n	462a <z_impl_k_yield+0x66>
		return b2 - b1;
    460a:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    460c:	2c00      	cmp	r4, #0
    460e:	dd0c      	ble.n	462a <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    4610:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    4612:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    4616:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    4618:	6053      	str	r3, [r2, #4]
	update_cache(1);
    461a:	2001      	movs	r0, #1
    461c:	f7ff fe38 	bl	4290 <update_cache>
    4620:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    4622:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4626:	f7fc bdb1 	b.w	118c <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    462a:	42ba      	cmp	r2, r7
    462c:	d002      	beq.n	4634 <z_impl_k_yield+0x70>
    462e:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4630:	2a00      	cmp	r2, #0
    4632:	d1e6      	bne.n	4602 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    4634:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    4636:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    463a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    463c:	624b      	str	r3, [r1, #36]	; 0x24
}
    463e:	e7ec      	b.n	461a <z_impl_k_yield+0x56>
    4640:	20000778 	.word	0x20000778

00004644 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4644:	ea50 0301 	orrs.w	r3, r0, r1
{
    4648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    464c:	4605      	mov	r5, r0
    464e:	460e      	mov	r6, r1
	if (ticks == 0) {
    4650:	d103      	bne.n	465a <z_tick_sleep+0x16>
	z_impl_k_yield();
    4652:	f7ff ffb7 	bl	45c4 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    4656:	2000      	movs	r0, #0
    4658:	e033      	b.n	46c2 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    465a:	f06f 0401 	mvn.w	r4, #1
    465e:	1a24      	subs	r4, r4, r0
    4660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4664:	eb63 0301 	sbc.w	r3, r3, r1
    4668:	2c01      	cmp	r4, #1
    466a:	f173 0300 	sbcs.w	r3, r3, #0
    466e:	da02      	bge.n	4676 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4670:	f001 faae 	bl	5bd0 <sys_clock_tick_get_32>
    4674:	1944      	adds	r4, r0, r5
    4676:	f04f 0320 	mov.w	r3, #32
    467a:	f3ef 8811 	mrs	r8, BASEPRI
    467e:	f383 8812 	msr	BASEPRI_MAX, r3
    4682:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    4686:	4f10      	ldr	r7, [pc, #64]	; (46c8 <z_tick_sleep+0x84>)
    4688:	4b10      	ldr	r3, [pc, #64]	; (46cc <z_tick_sleep+0x88>)
    468a:	68b8      	ldr	r0, [r7, #8]
    468c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    468e:	f7ff feed 	bl	446c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4692:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4694:	490e      	ldr	r1, [pc, #56]	; (46d0 <z_tick_sleep+0x8c>)
    4696:	462a      	mov	r2, r5
    4698:	4633      	mov	r3, r6
    469a:	3018      	adds	r0, #24
    469c:	f000 f902 	bl	48a4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    46a0:	68ba      	ldr	r2, [r7, #8]
    46a2:	7b53      	ldrb	r3, [r2, #13]
    46a4:	f043 0310 	orr.w	r3, r3, #16
    46a8:	7353      	strb	r3, [r2, #13]
    46aa:	4640      	mov	r0, r8
    46ac:	f7fc fd6e 	bl	118c <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    46b0:	f001 fa8e 	bl	5bd0 <sys_clock_tick_get_32>
    46b4:	1a20      	subs	r0, r4, r0
    46b6:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    46ba:	2801      	cmp	r0, #1
    46bc:	f173 0300 	sbcs.w	r3, r3, #0
    46c0:	dbc9      	blt.n	4656 <z_tick_sleep+0x12>
}
    46c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    46c6:	bf00      	nop
    46c8:	20000778 	.word	0x20000778
    46cc:	200007a8 	.word	0x200007a8
    46d0:	00005a4f 	.word	0x00005a4f

000046d4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    46d4:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    46d8:	bf08      	it	eq
    46da:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    46de:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    46e0:	d106      	bne.n	46f0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    46e2:	4b08      	ldr	r3, [pc, #32]	; (4704 <z_impl_k_sleep+0x30>)
    46e4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    46e6:	f7ff ff13 	bl	4510 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    46ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    46ee:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    46f0:	f7ff ffa8 	bl	4644 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    46f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    46f8:	fb80 0303 	smull	r0, r3, r0, r3
    46fc:	0bc0      	lsrs	r0, r0, #15
    46fe:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    4702:	e7f4      	b.n	46ee <z_impl_k_sleep+0x1a>
    4704:	20000778 	.word	0x20000778

00004708 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4708:	4b01      	ldr	r3, [pc, #4]	; (4710 <z_impl_z_current_get+0x8>)
    470a:	6898      	ldr	r0, [r3, #8]
    470c:	4770      	bx	lr
    470e:	bf00      	nop
    4710:	20000778 	.word	0x20000778

00004714 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4718:	4604      	mov	r4, r0
    471a:	f04f 0320 	mov.w	r3, #32
    471e:	f3ef 8611 	mrs	r6, BASEPRI
    4722:	f383 8812 	msr	BASEPRI_MAX, r3
    4726:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    472a:	7b43      	ldrb	r3, [r0, #13]
    472c:	071a      	lsls	r2, r3, #28
    472e:	d505      	bpl.n	473c <z_thread_abort+0x28>
	__asm__ volatile(
    4730:	f386 8811 	msr	BASEPRI, r6
    4734:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    473c:	f023 0220 	bic.w	r2, r3, #32
    4740:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4744:	09d2      	lsrs	r2, r2, #7
    4746:	d120      	bne.n	478a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4748:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    474a:	68a3      	ldr	r3, [r4, #8]
    474c:	b113      	cbz	r3, 4754 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    474e:	4620      	mov	r0, r4
    4750:	f001 f947 	bl	59e2 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4754:	f104 0018 	add.w	r0, r4, #24
    4758:	f001 f9fa 	bl	5b50 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    475c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    4760:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    4764:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4766:	42bd      	cmp	r5, r7
    4768:	d000      	beq.n	476c <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    476a:	b9b5      	cbnz	r5, 479a <z_thread_abort+0x86>
		update_cache(1);
    476c:	2001      	movs	r0, #1
    476e:	f7ff fd8f 	bl	4290 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4772:	4b10      	ldr	r3, [pc, #64]	; (47b4 <z_thread_abort+0xa0>)
    4774:	689b      	ldr	r3, [r3, #8]
    4776:	42a3      	cmp	r3, r4
    4778:	d1da      	bne.n	4730 <z_thread_abort+0x1c>
    477a:	f3ef 8305 	mrs	r3, IPSR
    477e:	2b00      	cmp	r3, #0
    4780:	d1d6      	bne.n	4730 <z_thread_abort+0x1c>
    4782:	4630      	mov	r0, r6
    4784:	f7fc fd02 	bl	118c <arch_swap>
	return ret;
    4788:	e7d2      	b.n	4730 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    478a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    478e:	f043 0308 	orr.w	r3, r3, #8
    4792:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4794:	f001 f91d 	bl	59d2 <sys_dlist_remove>
}
    4798:	e7d7      	b.n	474a <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    479a:	4628      	mov	r0, r5
    479c:	f001 f921 	bl	59e2 <unpend_thread_no_timeout>
    47a0:	f105 0018 	add.w	r0, r5, #24
    47a4:	f001 f9d4 	bl	5b50 <z_abort_timeout>
    47a8:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    47ac:	4628      	mov	r0, r5
    47ae:	f7ff fe09 	bl	43c4 <ready_thread>
    47b2:	e7d7      	b.n	4764 <z_thread_abort+0x50>
    47b4:	20000778 	.word	0x20000778

000047b8 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    47b8:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    47ba:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    47be:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    47c0:	e9cd 6700 	strd	r6, r7, [sp]
    47c4:	f7ff fe90 	bl	44e8 <z_pend_curr>

	if (data != NULL) {
    47c8:	b11c      	cbz	r4, 47d2 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    47ca:	4b03      	ldr	r3, [pc, #12]	; (47d8 <z_sched_wait+0x20>)
    47cc:	689b      	ldr	r3, [r3, #8]
    47ce:	695b      	ldr	r3, [r3, #20]
    47d0:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    47d2:	b002      	add	sp, #8
    47d4:	bdd0      	pop	{r4, r6, r7, pc}
    47d6:	bf00      	nop
    47d8:	20000778 	.word	0x20000778

000047dc <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    47dc:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    47de:	4806      	ldr	r0, [pc, #24]	; (47f8 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    47e0:	4a06      	ldr	r2, [pc, #24]	; (47fc <z_data_copy+0x20>)
    47e2:	4907      	ldr	r1, [pc, #28]	; (4800 <z_data_copy+0x24>)
    47e4:	1a12      	subs	r2, r2, r0
    47e6:	f000 fb57 	bl	4e98 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    47ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    47ee:	4a05      	ldr	r2, [pc, #20]	; (4804 <z_data_copy+0x28>)
    47f0:	4905      	ldr	r1, [pc, #20]	; (4808 <z_data_copy+0x2c>)
    47f2:	4806      	ldr	r0, [pc, #24]	; (480c <z_data_copy+0x30>)
    47f4:	f000 bb50 	b.w	4e98 <memcpy>
    47f8:	20000000 	.word	0x20000000
    47fc:	200001c0 	.word	0x200001c0
    4800:	00006244 	.word	0x00006244
    4804:	00000000 	.word	0x00000000
    4808:	00006244 	.word	0x00006244
    480c:	20000000 	.word	0x20000000

00004810 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4810:	4b03      	ldr	r3, [pc, #12]	; (4820 <elapsed+0x10>)
    4812:	681b      	ldr	r3, [r3, #0]
    4814:	b90b      	cbnz	r3, 481a <elapsed+0xa>
    4816:	f7fe b837 	b.w	2888 <sys_clock_elapsed>
}
    481a:	2000      	movs	r0, #0
    481c:	4770      	bx	lr
    481e:	bf00      	nop
    4820:	200007b4 	.word	0x200007b4

00004824 <next_timeout>:
	return list->head == list;
    4824:	4b10      	ldr	r3, [pc, #64]	; (4868 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    4826:	b510      	push	{r4, lr}
    4828:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    482a:	429c      	cmp	r4, r3
    482c:	bf08      	it	eq
    482e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    4830:	f7ff ffee 	bl	4810 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4834:	b1a4      	cbz	r4, 4860 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4836:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    483a:	1a1b      	subs	r3, r3, r0
    483c:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    4840:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4844:	f170 0200 	sbcs.w	r2, r0, #0
    4848:	da0a      	bge.n	4860 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    484a:	2800      	cmp	r0, #0
    484c:	bfac      	ite	ge
    484e:	4618      	movge	r0, r3
    4850:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4852:	4b06      	ldr	r3, [pc, #24]	; (486c <next_timeout+0x48>)
    4854:	691b      	ldr	r3, [r3, #16]
    4856:	b113      	cbz	r3, 485e <next_timeout+0x3a>
    4858:	4298      	cmp	r0, r3
    485a:	bfa8      	it	ge
    485c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    485e:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    4860:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    4864:	e7f5      	b.n	4852 <next_timeout+0x2e>
    4866:	bf00      	nop
    4868:	20000128 	.word	0x20000128
    486c:	20000778 	.word	0x20000778

00004870 <remove_timeout>:
{
    4870:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    4872:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4874:	b168      	cbz	r0, 4892 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    4876:	4a0a      	ldr	r2, [pc, #40]	; (48a0 <remove_timeout+0x30>)
    4878:	6852      	ldr	r2, [r2, #4]
    487a:	4290      	cmp	r0, r2
    487c:	d009      	beq.n	4892 <remove_timeout+0x22>
	if (next(t) != NULL) {
    487e:	b143      	cbz	r3, 4892 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    4880:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4884:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4888:	1912      	adds	r2, r2, r4
    488a:	eb41 0105 	adc.w	r1, r1, r5
    488e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    4892:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    4894:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4896:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4898:	2300      	movs	r3, #0
	node->prev = NULL;
    489a:	e9c0 3300 	strd	r3, r3, [r0]
}
    489e:	bd30      	pop	{r4, r5, pc}
    48a0:	20000128 	.word	0x20000128

000048a4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    48a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    48a8:	bf08      	it	eq
    48aa:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    48ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48b0:	4604      	mov	r4, r0
    48b2:	461f      	mov	r7, r3
    48b4:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    48b6:	d067      	beq.n	4988 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    48b8:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    48ba:	f04f 0320 	mov.w	r3, #32
    48be:	f3ef 8611 	mrs	r6, BASEPRI
    48c2:	f383 8812 	msr	BASEPRI_MAX, r3
    48c6:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    48ca:	f06f 0201 	mvn.w	r2, #1
    48ce:	1b53      	subs	r3, r2, r5
    48d0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    48d4:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    48d8:	2b00      	cmp	r3, #0
    48da:	db1b      	blt.n	4914 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    48dc:	4b2b      	ldr	r3, [pc, #172]	; (498c <z_add_timeout+0xe8>)
    48de:	e9d3 1300 	ldrd	r1, r3, [r3]
    48e2:	1a52      	subs	r2, r2, r1
    48e4:	eb6c 0303 	sbc.w	r3, ip, r3
    48e8:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    48ea:	eb63 0307 	sbc.w	r3, r3, r7
    48ee:	2d01      	cmp	r5, #1
    48f0:	f173 0200 	sbcs.w	r2, r3, #0
    48f4:	bfbc      	itt	lt
    48f6:	2501      	movlt	r5, #1
    48f8:	2300      	movlt	r3, #0
    48fa:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    48fe:	4824      	ldr	r0, [pc, #144]	; (4990 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    4900:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4904:	4283      	cmp	r3, r0
    4906:	d118      	bne.n	493a <z_add_timeout+0x96>
	node->prev = tail;
    4908:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    490c:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    4910:	6044      	str	r4, [r0, #4]
}
    4912:	e026      	b.n	4962 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4914:	f7ff ff7c 	bl	4810 <elapsed>
    4918:	3501      	adds	r5, #1
    491a:	f147 0700 	adc.w	r7, r7, #0
    491e:	182d      	adds	r5, r5, r0
    4920:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    4924:	e9c4 5704 	strd	r5, r7, [r4, #16]
    4928:	e7e9      	b.n	48fe <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    492a:	1a52      	subs	r2, r2, r1
    492c:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    4930:	459c      	cmp	ip, r3
    4932:	e9c4 2504 	strd	r2, r5, [r4, #16]
    4936:	d0e7      	beq.n	4908 <z_add_timeout+0x64>
    4938:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    493a:	2b00      	cmp	r3, #0
    493c:	d0e4      	beq.n	4908 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    493e:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    4942:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    4946:	428a      	cmp	r2, r1
    4948:	eb75 0e07 	sbcs.w	lr, r5, r7
    494c:	daed      	bge.n	492a <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    494e:	1a8a      	subs	r2, r1, r2
    4950:	eb67 0505 	sbc.w	r5, r7, r5
    4954:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    4958:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    495a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    495e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4960:	605c      	str	r4, [r3, #4]
	return list->head == list;
    4962:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4964:	4283      	cmp	r3, r0
    4966:	d00b      	beq.n	4980 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4968:	429c      	cmp	r4, r3
    496a:	d109      	bne.n	4980 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    496c:	f7ff ff5a 	bl	4824 <next_timeout>

			if (next_time == 0 ||
    4970:	b118      	cbz	r0, 497a <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    4972:	4b08      	ldr	r3, [pc, #32]	; (4994 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    4974:	691b      	ldr	r3, [r3, #16]
    4976:	4283      	cmp	r3, r0
    4978:	d002      	beq.n	4980 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    497a:	2100      	movs	r1, #0
    497c:	f7fd ff52 	bl	2824 <sys_clock_set_timeout>
	__asm__ volatile(
    4980:	f386 8811 	msr	BASEPRI, r6
    4984:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    498a:	bf00      	nop
    498c:	200004e8 	.word	0x200004e8
    4990:	20000128 	.word	0x20000128
    4994:	20000778 	.word	0x20000778

00004998 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    499c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    499e:	f7ff fcd1 	bl	4344 <z_time_slice>
	__asm__ volatile(
    49a2:	f04f 0320 	mov.w	r3, #32
    49a6:	f3ef 8411 	mrs	r4, BASEPRI
    49aa:	f383 8812 	msr	BASEPRI_MAX, r3
    49ae:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    49b2:	4e24      	ldr	r6, [pc, #144]	; (4a44 <sys_clock_announce+0xac>)
	return list->head == list;
    49b4:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4a48 <sys_clock_announce+0xb0>
    49b8:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    49ba:	4d24      	ldr	r5, [pc, #144]	; (4a4c <sys_clock_announce+0xb4>)
    49bc:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    49c0:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    49c2:	4540      	cmp	r0, r8
		curr_tick += dt;
    49c4:	e9d5 1e00 	ldrd	r1, lr, [r5]
    49c8:	ea4f 77e2 	mov.w	r7, r2, asr #31
    49cc:	d00b      	beq.n	49e6 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    49ce:	b150      	cbz	r0, 49e6 <sys_clock_announce+0x4e>
    49d0:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    49d4:	429a      	cmp	r2, r3
    49d6:	eb77 090c 	sbcs.w	r9, r7, ip
    49da:	da16      	bge.n	4a0a <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    49dc:	1a9b      	subs	r3, r3, r2
    49de:	eb6c 0c07 	sbc.w	ip, ip, r7
    49e2:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    49e6:	1852      	adds	r2, r2, r1
    49e8:	eb4e 0707 	adc.w	r7, lr, r7
    49ec:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    49f0:	2500      	movs	r5, #0
    49f2:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    49f4:	f7ff ff16 	bl	4824 <next_timeout>
    49f8:	4629      	mov	r1, r5
    49fa:	f7fd ff13 	bl	2824 <sys_clock_set_timeout>
	__asm__ volatile(
    49fe:	f384 8811 	msr	BASEPRI, r4
    4a02:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    4a0a:	1859      	adds	r1, r3, r1
    4a0c:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    4a10:	1ad3      	subs	r3, r2, r3
    4a12:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    4a14:	2200      	movs	r2, #0
    4a16:	2300      	movs	r3, #0
    4a18:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    4a1c:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    4a20:	f7ff ff26 	bl	4870 <remove_timeout>
    4a24:	f384 8811 	msr	BASEPRI, r4
    4a28:	f3bf 8f6f 	isb	sy
		t->fn(t);
    4a2c:	6883      	ldr	r3, [r0, #8]
    4a2e:	4798      	blx	r3
	__asm__ volatile(
    4a30:	f04f 0320 	mov.w	r3, #32
    4a34:	f3ef 8411 	mrs	r4, BASEPRI
    4a38:	f383 8812 	msr	BASEPRI_MAX, r3
    4a3c:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    4a40:	e7bc      	b.n	49bc <sys_clock_announce+0x24>
    4a42:	bf00      	nop
    4a44:	200007b4 	.word	0x200007b4
    4a48:	20000128 	.word	0x20000128
    4a4c:	200004e8 	.word	0x200004e8

00004a50 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4a50:	b510      	push	{r4, lr}
    4a52:	f04f 0320 	mov.w	r3, #32
    4a56:	f3ef 8411 	mrs	r4, BASEPRI
    4a5a:	f383 8812 	msr	BASEPRI_MAX, r3
    4a5e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    4a62:	f7fd ff11 	bl	2888 <sys_clock_elapsed>
    4a66:	4a05      	ldr	r2, [pc, #20]	; (4a7c <sys_clock_tick_get+0x2c>)
    4a68:	e9d2 3100 	ldrd	r3, r1, [r2]
    4a6c:	18c0      	adds	r0, r0, r3
    4a6e:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    4a72:	f384 8811 	msr	BASEPRI, r4
    4a76:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    4a7a:	bd10      	pop	{r4, pc}
    4a7c:	200004e8 	.word	0x200004e8

00004a80 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    4a80:	4a02      	ldr	r2, [pc, #8]	; (4a8c <boot_banner+0xc>)
    4a82:	4903      	ldr	r1, [pc, #12]	; (4a90 <boot_banner+0x10>)
    4a84:	4803      	ldr	r0, [pc, #12]	; (4a94 <boot_banner+0x14>)
    4a86:	f000 b860 	b.w	4b4a <printk>
    4a8a:	bf00      	nop
    4a8c:	00006174 	.word	0x00006174
    4a90:	00006203 	.word	0x00006203
    4a94:	00006211 	.word	0x00006211

00004a98 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    4a98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    4a9a:	4b09      	ldr	r3, [pc, #36]	; (4ac0 <k_sys_work_q_init+0x28>)
    4a9c:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    4a9e:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    4aa0:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    4aa2:	9300      	str	r3, [sp, #0]
    4aa4:	4907      	ldr	r1, [pc, #28]	; (4ac4 <k_sys_work_q_init+0x2c>)
    4aa6:	4808      	ldr	r0, [pc, #32]	; (4ac8 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    4aa8:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    4aac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4ab0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4ab4:	f7ff fb18 	bl	40e8 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    4ab8:	4620      	mov	r0, r4
    4aba:	b004      	add	sp, #16
    4abc:	bd10      	pop	{r4, pc}
    4abe:	bf00      	nop
    4ac0:	00006238 	.word	0x00006238
    4ac4:	20001be0 	.word	0x20001be0
    4ac8:	200004f0 	.word	0x200004f0

00004acc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    4acc:	4770      	bx	lr

00004ace <gpio_pin_set.constprop.0.isra.0>:

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    4ace:	6903      	ldr	r3, [r0, #16]
    4ad0:	681b      	ldr	r3, [r3, #0]
    4ad2:	061b      	lsls	r3, r3, #24
		value = (value != 0) ? 0 : 1;
    4ad4:	bf48      	it	mi
    4ad6:	f081 0101 	eormi.w	r1, r1, #1
	if (value != 0)	{
    4ada:	b119      	cbz	r1, 4ae4 <gpio_pin_set.constprop.0.isra.0+0x16>
	return api->port_set_bits_raw(port, pins);
    4adc:	6883      	ldr	r3, [r0, #8]
    4ade:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    4ae0:	2180      	movs	r1, #128	; 0x80
    4ae2:	4718      	bx	r3
    4ae4:	6883      	ldr	r3, [r0, #8]
    4ae6:	691b      	ldr	r3, [r3, #16]
    4ae8:	e7fa      	b.n	4ae0 <gpio_pin_set.constprop.0.isra.0+0x12>

00004aea <k_msleep.isra.0>:
static inline int32_t k_msleep(int32_t ms)
    4aea:	4601      	mov	r1, r0
    4aec:	f240 30e7 	movw	r0, #999	; 0x3e7
    4af0:	b508      	push	{r3, lr}
    4af2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4af6:	2300      	movs	r3, #0
    4af8:	eb00 30c1 	add.w	r0, r0, r1, lsl #15
    4afc:	1449      	asrs	r1, r1, #17
    4afe:	f7fb faed 	bl	dc <__aeabi_uldivmod>
}
    4b02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return z_impl_k_sleep(timeout);
    4b06:	f7ff bde5 	b.w	46d4 <z_impl_k_sleep>

00004b0a <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4b0a:	4603      	mov	r3, r0
    4b0c:	b158      	cbz	r0, 4b26 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4b0e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4b10:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4b14:	2a01      	cmp	r2, #1
    4b16:	d003      	beq.n	4b20 <sys_notify_validate+0x16>
    4b18:	2a03      	cmp	r2, #3
    4b1a:	d104      	bne.n	4b26 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4b1c:	6802      	ldr	r2, [r0, #0]
    4b1e:	b112      	cbz	r2, 4b26 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4b20:	2000      	movs	r0, #0
    4b22:	6098      	str	r0, [r3, #8]
    4b24:	4770      	bx	lr
		return -EINVAL;
    4b26:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4b2a:	4770      	bx	lr

00004b2c <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4b2c:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4b2e:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    4b30:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    4b34:	2a03      	cmp	r2, #3
    4b36:	f04f 0200 	mov.w	r2, #0
{
    4b3a:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4b3c:	bf0c      	ite	eq
    4b3e:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    4b40:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4b42:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4b44:	4770      	bx	lr

00004b46 <arch_printk_char_out>:
}
    4b46:	2000      	movs	r0, #0
    4b48:	4770      	bx	lr

00004b4a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4b4a:	b40f      	push	{r0, r1, r2, r3}
    4b4c:	b507      	push	{r0, r1, r2, lr}
    4b4e:	a904      	add	r1, sp, #16
    4b50:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4b54:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4b56:	f7fb fc77 	bl	448 <vprintk>

	va_end(ap);
}
    4b5a:	b003      	add	sp, #12
    4b5c:	f85d eb04 	ldr.w	lr, [sp], #4
    4b60:	b004      	add	sp, #16
    4b62:	4770      	bx	lr

00004b64 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4b64:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4b66:	f013 0307 	ands.w	r3, r3, #7
    4b6a:	d105      	bne.n	4b78 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    4b6c:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    4b6e:	2b00      	cmp	r3, #0
    4b70:	bf0c      	ite	eq
    4b72:	2000      	moveq	r0, #0
    4b74:	2003      	movne	r0, #3
    4b76:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4b78:	2b02      	cmp	r3, #2
    4b7a:	d105      	bne.n	4b88 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    4b7c:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    4b7e:	2b00      	cmp	r3, #0
    4b80:	bf14      	ite	ne
    4b82:	2000      	movne	r0, #0
    4b84:	2004      	moveq	r0, #4
    4b86:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    4b88:	2b01      	cmp	r3, #1
    4b8a:	d105      	bne.n	4b98 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    4b8c:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    4b8e:	2b00      	cmp	r3, #0
    4b90:	bf0c      	ite	eq
    4b92:	2000      	moveq	r0, #0
    4b94:	2005      	movne	r0, #5
    4b96:	4770      	bx	lr
	int evt = EVT_NOP;
    4b98:	2000      	movs	r0, #0
}
    4b9a:	4770      	bx	lr

00004b9c <notify_one>:
{
    4b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4ba0:	460d      	mov	r5, r1
    4ba2:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4ba4:	4619      	mov	r1, r3
    4ba6:	1d28      	adds	r0, r5, #4
{
    4ba8:	4690      	mov	r8, r2
    4baa:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4bac:	f7ff ffbe 	bl	4b2c <sys_notify_finalize>
	if (cb) {
    4bb0:	4604      	mov	r4, r0
    4bb2:	b138      	cbz	r0, 4bc4 <notify_one+0x28>
		cb(mgr, cli, state, res);
    4bb4:	4633      	mov	r3, r6
    4bb6:	4642      	mov	r2, r8
    4bb8:	4629      	mov	r1, r5
    4bba:	4638      	mov	r0, r7
    4bbc:	46a4      	mov	ip, r4
}
    4bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    4bc2:	4760      	bx	ip
}
    4bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004bc8 <transition_complete>:
{
    4bc8:	b410      	push	{r4}
	__asm__ volatile(
    4bca:	f04f 0420 	mov.w	r4, #32
    4bce:	f3ef 8211 	mrs	r2, BASEPRI
    4bd2:	f384 8812 	msr	BASEPRI_MAX, r4
    4bd6:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4bda:	6141      	str	r1, [r0, #20]
}
    4bdc:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    4bde:	2101      	movs	r1, #1
    4be0:	f7fb bc40 	b.w	464 <process_event>

00004be4 <validate_args>:
{
    4be4:	b510      	push	{r4, lr}
    4be6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    4be8:	b140      	cbz	r0, 4bfc <validate_args+0x18>
    4bea:	b139      	cbz	r1, 4bfc <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    4bec:	1d08      	adds	r0, r1, #4
    4bee:	f7ff ff8c 	bl	4b0a <sys_notify_validate>
	if ((rv == 0)
    4bf2:	b928      	cbnz	r0, 4c00 <validate_args+0x1c>
	    && ((cli->notify.flags
    4bf4:	68a3      	ldr	r3, [r4, #8]
    4bf6:	f033 0303 	bics.w	r3, r3, #3
    4bfa:	d001      	beq.n	4c00 <validate_args+0x1c>
		rv = -EINVAL;
    4bfc:	f06f 0015 	mvn.w	r0, #21
}
    4c00:	bd10      	pop	{r4, pc}

00004c02 <onoff_manager_init>:
{
    4c02:	b538      	push	{r3, r4, r5, lr}
    4c04:	460c      	mov	r4, r1
	if ((mgr == NULL)
    4c06:	4605      	mov	r5, r0
    4c08:	b158      	cbz	r0, 4c22 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    4c0a:	b151      	cbz	r1, 4c22 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    4c0c:	680b      	ldr	r3, [r1, #0]
    4c0e:	b143      	cbz	r3, 4c22 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    4c10:	684b      	ldr	r3, [r1, #4]
    4c12:	b133      	cbz	r3, 4c22 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4c14:	221c      	movs	r2, #28
    4c16:	2100      	movs	r1, #0
    4c18:	f000 f949 	bl	4eae <memset>
    4c1c:	612c      	str	r4, [r5, #16]
	return 0;
    4c1e:	2000      	movs	r0, #0
}
    4c20:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    4c22:	f06f 0015 	mvn.w	r0, #21
    4c26:	e7fb      	b.n	4c20 <onoff_manager_init+0x1e>

00004c28 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    4c28:	b570      	push	{r4, r5, r6, lr}
    4c2a:	4604      	mov	r4, r0
    4c2c:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4c2e:	f7ff ffd9 	bl	4be4 <validate_args>

	if (rv < 0) {
    4c32:	1e05      	subs	r5, r0, #0
    4c34:	db31      	blt.n	4c9a <onoff_request+0x72>
    4c36:	f04f 0320 	mov.w	r3, #32
    4c3a:	f3ef 8111 	mrs	r1, BASEPRI
    4c3e:	f383 8812 	msr	BASEPRI_MAX, r3
    4c42:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4c46:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4c48:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    4c4a:	f64f 75ff 	movw	r5, #65535	; 0xffff
    4c4e:	42ab      	cmp	r3, r5
    4c50:	f000 0207 	and.w	r2, r0, #7
    4c54:	d02e      	beq.n	4cb4 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    4c56:	2a02      	cmp	r2, #2
    4c58:	d10e      	bne.n	4c78 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    4c5a:	3301      	adds	r3, #1
    4c5c:	8363      	strh	r3, [r4, #26]
	rv = state;
    4c5e:	4615      	mov	r5, r2
		notify = true;
    4c60:	2301      	movs	r3, #1
	__asm__ volatile(
    4c62:	f381 8811 	msr	BASEPRI, r1
    4c66:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4c6a:	b1b3      	cbz	r3, 4c9a <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    4c6c:	2300      	movs	r3, #0
    4c6e:	4631      	mov	r1, r6
    4c70:	4620      	mov	r0, r4
    4c72:	f7ff ff93 	bl	4b9c <notify_one>
    4c76:	e010      	b.n	4c9a <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    4c78:	0783      	lsls	r3, r0, #30
    4c7a:	d001      	beq.n	4c80 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    4c7c:	2a06      	cmp	r2, #6
    4c7e:	d10e      	bne.n	4c9e <onoff_request+0x76>
	parent->next = child;
    4c80:	2300      	movs	r3, #0
    4c82:	6033      	str	r3, [r6, #0]
	return list->tail;
    4c84:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    4c86:	b993      	cbnz	r3, 4cae <onoff_request+0x86>
	list->head = node;
    4c88:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    4c8c:	4615      	mov	r5, r2
    4c8e:	b962      	cbnz	r2, 4caa <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    4c90:	460a      	mov	r2, r1
    4c92:	4620      	mov	r0, r4
    4c94:	2102      	movs	r1, #2
    4c96:	f7fb fbe5 	bl	464 <process_event>
		}
	}

	return rv;
}
    4c9a:	4628      	mov	r0, r5
    4c9c:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    4c9e:	2a05      	cmp	r2, #5
    4ca0:	bf0c      	ite	eq
    4ca2:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    4ca6:	f06f 0504 	mvnne.w	r5, #4
    4caa:	2300      	movs	r3, #0
    4cac:	e7d9      	b.n	4c62 <onoff_request+0x3a>
	parent->next = child;
    4cae:	601e      	str	r6, [r3, #0]
	list->tail = node;
    4cb0:	6066      	str	r6, [r4, #4]
}
    4cb2:	e7eb      	b.n	4c8c <onoff_request+0x64>
		rv = -EAGAIN;
    4cb4:	f06f 050a 	mvn.w	r5, #10
    4cb8:	e7f7      	b.n	4caa <onoff_request+0x82>

00004cba <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    4cba:	b510      	push	{r4, lr}
	__asm__ volatile(
    4cbc:	f04f 0320 	mov.w	r3, #32
    4cc0:	f3ef 8211 	mrs	r2, BASEPRI
    4cc4:	f383 8812 	msr	BASEPRI_MAX, r3
    4cc8:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4ccc:	8b04      	ldrh	r4, [r0, #24]
    4cce:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    4cd2:	2c02      	cmp	r4, #2
    4cd4:	d00a      	beq.n	4cec <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    4cd6:	2c01      	cmp	r4, #1
    4cd8:	bf0c      	ite	eq
    4cda:	f06f 0004 	mvneq.w	r0, #4
    4cde:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    4ce2:	f382 8811 	msr	BASEPRI, r2
    4ce6:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    4cea:	e008      	b.n	4cfe <onoff_release+0x44>
	mgr->refs -= 1U;
    4cec:	8b43      	ldrh	r3, [r0, #26]
    4cee:	3b01      	subs	r3, #1
    4cf0:	b29b      	uxth	r3, r3
    4cf2:	8343      	strh	r3, [r0, #26]
	if (stop) {
    4cf4:	b923      	cbnz	r3, 4d00 <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    4cf6:	4621      	mov	r1, r4
    4cf8:	f7fb fbb4 	bl	464 <process_event>
	int rv = state;
    4cfc:	4620      	mov	r0, r4
}
    4cfe:	bd10      	pop	{r4, pc}
	int rv = state;
    4d00:	4620      	mov	r0, r4
    4d02:	e7ee      	b.n	4ce2 <onoff_release+0x28>

00004d04 <onoff_sync_lock>:
	__asm__ volatile(
    4d04:	f04f 0220 	mov.w	r2, #32
    4d08:	f3ef 8311 	mrs	r3, BASEPRI
    4d0c:	f382 8812 	msr	BASEPRI_MAX, r2
    4d10:	f3bf 8f6f 	isb	sy
int onoff_sync_lock(struct onoff_sync_service *srv,
		    k_spinlock_key_t *keyp)
{
	*keyp = k_spin_lock(&srv->lock);
	return srv->count;
}
    4d14:	6800      	ldr	r0, [r0, #0]
	*keyp = k_spin_lock(&srv->lock);
    4d16:	600b      	str	r3, [r1, #0]
}
    4d18:	4770      	bx	lr

00004d1a <onoff_sync_finalize>:
int onoff_sync_finalize(struct onoff_sync_service *srv,
			k_spinlock_key_t key,
			struct onoff_client *cli,
			int res,
			bool on)
{
    4d1a:	b538      	push	{r3, r4, r5, lr}

	/* Clear errors visible when locked.  If they are to be
	 * preserved the caller must finalize with the previous
	 * error code.
	 */
	if (srv->count < 0) {
    4d1c:	6804      	ldr	r4, [r0, #0]
    4d1e:	2c00      	cmp	r4, #0
		srv->count = 0;
    4d20:	bfbc      	itt	lt
    4d22:	2400      	movlt	r4, #0
    4d24:	6004      	strlt	r4, [r0, #0]
	}
	if (res < 0) {
    4d26:	2b00      	cmp	r3, #0
{
    4d28:	460d      	mov	r5, r1
    4d2a:	4611      	mov	r1, r2
    4d2c:	f89d 2010 	ldrb.w	r2, [sp, #16]
	if (res < 0) {
    4d30:	da0c      	bge.n	4d4c <onoff_sync_finalize+0x32>
		srv->count = res;
    4d32:	6003      	str	r3, [r0, #0]
		state = ONOFF_STATE_ERROR;
    4d34:	2201      	movs	r2, #1
		 * callbacks are used only when turning on don't
		 * bother changing it.
		 */
	}

	int rv = srv->count;
    4d36:	6804      	ldr	r4, [r0, #0]
	__asm__ volatile(
    4d38:	f385 8811 	msr	BASEPRI, r5
    4d3c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&srv->lock, key);

	if (cli) {
    4d40:	b111      	cbz	r1, 4d48 <onoff_sync_finalize+0x2e>
		/* Detect service mis-use: onoff does not callback on transition
		 * to off, so no client should have been passed.
		 */
		__ASSERT_NO_MSG(on);
		notify_one(NULL, cli, state, res);
    4d42:	2000      	movs	r0, #0
    4d44:	f7ff ff2a 	bl	4b9c <notify_one>
	}

	return rv;
}
    4d48:	4620      	mov	r0, r4
    4d4a:	bd38      	pop	{r3, r4, r5, pc}
		srv->count += 1;
    4d4c:	6804      	ldr	r4, [r0, #0]
	} else if (on) {
    4d4e:	b11a      	cbz	r2, 4d58 <onoff_sync_finalize+0x3e>
		srv->count += 1;
    4d50:	3401      	adds	r4, #1
		srv->count -= 1;
    4d52:	6004      	str	r4, [r0, #0]
	uint32_t state = ONOFF_STATE_ON;
    4d54:	2202      	movs	r2, #2
    4d56:	e7ee      	b.n	4d36 <onoff_sync_finalize+0x1c>
		srv->count -= 1;
    4d58:	3c01      	subs	r4, #1
    4d5a:	e7fa      	b.n	4d52 <onoff_sync_finalize+0x38>

00004d5c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4d5c:	4604      	mov	r4, r0
    4d5e:	b508      	push	{r3, lr}
    4d60:	4608      	mov	r0, r1
    4d62:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4d64:	461a      	mov	r2, r3
    4d66:	47a0      	blx	r4
	return z_impl_z_current_get();
    4d68:	f7ff fcce 	bl	4708 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4d6c:	f7fc fbf6 	bl	155c <z_impl_k_thread_abort>

00004d70 <encode_uint>:
{
    4d70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4d74:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    4d76:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    4d78:	2b6f      	cmp	r3, #111	; 0x6f
{
    4d7a:	4680      	mov	r8, r0
    4d7c:	460f      	mov	r7, r1
    4d7e:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4d80:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4d84:	d029      	beq.n	4dda <encode_uint+0x6a>
    4d86:	d824      	bhi.n	4dd2 <encode_uint+0x62>
		return 16;
    4d88:	2b58      	cmp	r3, #88	; 0x58
    4d8a:	bf14      	ite	ne
    4d8c:	260a      	movne	r6, #10
    4d8e:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    4d90:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    4d94:	4632      	mov	r2, r6
    4d96:	2300      	movs	r3, #0
    4d98:	4640      	mov	r0, r8
    4d9a:	4639      	mov	r1, r7
    4d9c:	f7fb f99e 	bl	dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4da0:	2a09      	cmp	r2, #9
    4da2:	b2d4      	uxtb	r4, r2
    4da4:	d81e      	bhi.n	4de4 <encode_uint+0x74>
    4da6:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    4da8:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4daa:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    4dac:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4db0:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    4db4:	d301      	bcc.n	4dba <encode_uint+0x4a>
    4db6:	45d1      	cmp	r9, sl
    4db8:	d811      	bhi.n	4dde <encode_uint+0x6e>
	if (conv->flag_hash) {
    4dba:	782b      	ldrb	r3, [r5, #0]
    4dbc:	069b      	lsls	r3, r3, #26
    4dbe:	d505      	bpl.n	4dcc <encode_uint+0x5c>
		if (radix == 8) {
    4dc0:	2e08      	cmp	r6, #8
    4dc2:	d115      	bne.n	4df0 <encode_uint+0x80>
			conv->altform_0 = true;
    4dc4:	78ab      	ldrb	r3, [r5, #2]
    4dc6:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    4dca:	70ab      	strb	r3, [r5, #2]
}
    4dcc:	4648      	mov	r0, r9
    4dce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    4dd2:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    4dd6:	2b70      	cmp	r3, #112	; 0x70
    4dd8:	e7d7      	b.n	4d8a <encode_uint+0x1a>
	switch (specifier) {
    4dda:	2608      	movs	r6, #8
    4ddc:	e7d8      	b.n	4d90 <encode_uint+0x20>
		value /= radix;
    4dde:	4680      	mov	r8, r0
    4de0:	460f      	mov	r7, r1
    4de2:	e7d7      	b.n	4d94 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4de4:	f1bb 0f19 	cmp.w	fp, #25
    4de8:	bf94      	ite	ls
    4dea:	3437      	addls	r4, #55	; 0x37
    4dec:	3457      	addhi	r4, #87	; 0x57
    4dee:	e7db      	b.n	4da8 <encode_uint+0x38>
		} else if (radix == 16) {
    4df0:	2e10      	cmp	r6, #16
    4df2:	d1eb      	bne.n	4dcc <encode_uint+0x5c>
			conv->altform_0c = true;
    4df4:	78ab      	ldrb	r3, [r5, #2]
    4df6:	f043 0310 	orr.w	r3, r3, #16
    4dfa:	e7e6      	b.n	4dca <encode_uint+0x5a>

00004dfc <outs>:
{
    4dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e00:	4607      	mov	r7, r0
    4e02:	4688      	mov	r8, r1
    4e04:	4615      	mov	r5, r2
    4e06:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4e08:	4614      	mov	r4, r2
    4e0a:	42b4      	cmp	r4, r6
    4e0c:	eba4 0005 	sub.w	r0, r4, r5
    4e10:	d302      	bcc.n	4e18 <outs+0x1c>
    4e12:	b93e      	cbnz	r6, 4e24 <outs+0x28>
    4e14:	7823      	ldrb	r3, [r4, #0]
    4e16:	b12b      	cbz	r3, 4e24 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    4e18:	f814 0b01 	ldrb.w	r0, [r4], #1
    4e1c:	4641      	mov	r1, r8
    4e1e:	47b8      	blx	r7
		if (rc < 0) {
    4e20:	2800      	cmp	r0, #0
    4e22:	daf2      	bge.n	4e0a <outs+0xe>
}
    4e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004e28 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4e28:	4770      	bx	lr

00004e2a <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4e2a:	f000 bd68 	b.w	58fe <z_fatal_error>

00004e2e <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4e2e:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4e30:	6800      	ldr	r0, [r0, #0]
    4e32:	f000 bd64 	b.w	58fe <z_fatal_error>

00004e36 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4e36:	2100      	movs	r1, #0
    4e38:	2001      	movs	r0, #1
    4e3a:	f7ff bff6 	b.w	4e2a <z_arm_fatal_error>

00004e3e <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4e3e:	b508      	push	{r3, lr}
	handler();
    4e40:	f7fc f97c 	bl	113c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4e44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    4e48:	f7fc ba5c 	b.w	1304 <z_arm_exc_exit>

00004e4c <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4e4c:	3901      	subs	r1, #1
    4e4e:	4603      	mov	r3, r0
    4e50:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    4e54:	b90a      	cbnz	r2, 4e5a <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    4e56:	701a      	strb	r2, [r3, #0]

	return dest;
}
    4e58:	4770      	bx	lr
		*d = *s;
    4e5a:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    4e5e:	e7f7      	b.n	4e50 <strcpy+0x4>

00004e60 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4e60:	4603      	mov	r3, r0
	size_t n = 0;
    4e62:	2000      	movs	r0, #0

	while (*s != '\0') {
    4e64:	5c1a      	ldrb	r2, [r3, r0]
    4e66:	b902      	cbnz	r2, 4e6a <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    4e68:	4770      	bx	lr
		n++;
    4e6a:	3001      	adds	r0, #1
    4e6c:	e7fa      	b.n	4e64 <strlen+0x4>

00004e6e <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4e6e:	4603      	mov	r3, r0
	size_t n = 0;
    4e70:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4e72:	5c1a      	ldrb	r2, [r3, r0]
    4e74:	b10a      	cbz	r2, 4e7a <strnlen+0xc>
    4e76:	4288      	cmp	r0, r1
    4e78:	d100      	bne.n	4e7c <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    4e7a:	4770      	bx	lr
		n++;
    4e7c:	3001      	adds	r0, #1
    4e7e:	e7f8      	b.n	4e72 <strnlen+0x4>

00004e80 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    4e80:	1e43      	subs	r3, r0, #1
    4e82:	3901      	subs	r1, #1
    4e84:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    4e88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    4e8c:	4282      	cmp	r2, r0
    4e8e:	d101      	bne.n	4e94 <strcmp+0x14>
    4e90:	2a00      	cmp	r2, #0
    4e92:	d1f7      	bne.n	4e84 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    4e94:	1a10      	subs	r0, r2, r0
    4e96:	4770      	bx	lr

00004e98 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    4e98:	b510      	push	{r4, lr}
    4e9a:	1e43      	subs	r3, r0, #1
    4e9c:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    4e9e:	4291      	cmp	r1, r2
    4ea0:	d100      	bne.n	4ea4 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    4ea2:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    4ea4:	f811 4b01 	ldrb.w	r4, [r1], #1
    4ea8:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    4eac:	e7f7      	b.n	4e9e <memcpy+0x6>

00004eae <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    4eae:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    4eb0:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    4eb2:	4603      	mov	r3, r0
	while (n > 0) {
    4eb4:	4293      	cmp	r3, r2
    4eb6:	d100      	bne.n	4eba <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    4eb8:	4770      	bx	lr
		*(d_byte++) = c_byte;
    4eba:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4ebe:	e7f9      	b.n	4eb4 <memset+0x6>

00004ec0 <_stdout_hook_default>:
}
    4ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4ec4:	4770      	bx	lr

00004ec6 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    4ec6:	b084      	sub	sp, #16
    4ec8:	ab04      	add	r3, sp, #16
    4eca:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    4ece:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4ed2:	2b06      	cmp	r3, #6
    4ed4:	d108      	bne.n	4ee8 <pm_power_state_set+0x22>
#endif // defined(POWER_RAMSTATUS_RAMBLOCK0_Msk)

#if defined(POWER_SYSTEMOFF_SYSTEMOFF_Enter)
NRF_STATIC_INLINE void nrf_power_system_off(NRF_POWER_Type * p_reg)
{
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    4ed6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4eda:	2201      	movs	r2, #1
    4edc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4ee0:	f3bf 8f4f 	dsb	sy
    __DSB();

    /* Solution for simulated System OFF in debug mode */
    while (true)
    {
        __WFE();
    4ee4:	bf20      	wfe
    while (true)
    4ee6:	e7fd      	b.n	4ee4 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    4ee8:	b004      	add	sp, #16
    4eea:	4770      	bx	lr

00004eec <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    4eec:	b084      	sub	sp, #16
    4eee:	ab04      	add	r3, sp, #16
    4ef0:	e903 0007 	stmdb	r3, {r0, r1, r2}
    4ef4:	2300      	movs	r3, #0
    4ef6:	f383 8811 	msr	BASEPRI, r3
    4efa:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4efe:	b004      	add	sp, #16
    4f00:	4770      	bx	lr

00004f02 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4f02:	6903      	ldr	r3, [r0, #16]
    4f04:	b2c9      	uxtb	r1, r1
    4f06:	220c      	movs	r2, #12
    4f08:	fb01 3302 	mla	r3, r1, r2, r3
    4f0c:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    4f0e:	f000 0007 	and.w	r0, r0, #7
    4f12:	4770      	bx	lr

00004f14 <set_on_state>:
	__asm__ volatile(
    4f14:	f04f 0320 	mov.w	r3, #32
    4f18:	f3ef 8211 	mrs	r2, BASEPRI
    4f1c:	f383 8812 	msr	BASEPRI_MAX, r3
    4f20:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4f24:	6803      	ldr	r3, [r0, #0]
    4f26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4f2a:	f043 0302 	orr.w	r3, r3, #2
    4f2e:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4f30:	f382 8811 	msr	BASEPRI, r2
    4f34:	f3bf 8f6f 	isb	sy
}
    4f38:	4770      	bx	lr

00004f3a <stop>:
{
    4f3a:	4603      	mov	r3, r0
    4f3c:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    4f3e:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    4f40:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    4f42:	f04f 0420 	mov.w	r4, #32
    4f46:	f3ef 8611 	mrs	r6, BASEPRI
    4f4a:	f384 8812 	msr	BASEPRI_MAX, r4
    4f4e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4f52:	250c      	movs	r5, #12
    4f54:	fb05 0401 	mla	r4, r5, r1, r0
    4f58:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4f5a:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    4f5e:	d001      	beq.n	4f64 <stop+0x2a>
    4f60:	42a2      	cmp	r2, r4
    4f62:	d110      	bne.n	4f86 <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4f64:	fb05 0001 	mla	r0, r5, r1, r0
    4f68:	2201      	movs	r2, #1
    4f6a:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    4f6c:	2000      	movs	r0, #0
	__asm__ volatile(
    4f6e:	f386 8811 	msr	BASEPRI, r6
    4f72:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    4f76:	b928      	cbnz	r0, 4f84 <stop+0x4a>
	get_sub_config(dev, type)->stop();
    4f78:	685b      	ldr	r3, [r3, #4]
    4f7a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    4f7e:	684b      	ldr	r3, [r1, #4]
    4f80:	4798      	blx	r3
	return 0;
    4f82:	2000      	movs	r0, #0
}
    4f84:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    4f86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4f8a:	e7f0      	b.n	4f6e <stop+0x34>

00004f8c <api_stop>:
	return stop(dev, subsys, CTX_API);
    4f8c:	2280      	movs	r2, #128	; 0x80
    4f8e:	f7ff bfd4 	b.w	4f3a <stop>

00004f92 <async_start>:
{
    4f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f94:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    4f96:	6904      	ldr	r4, [r0, #16]
{
    4f98:	4605      	mov	r5, r0
    4f9a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    4f9c:	f04f 0020 	mov.w	r0, #32
    4fa0:	f3ef 8c11 	mrs	ip, BASEPRI
    4fa4:	f380 8812 	msr	BASEPRI_MAX, r0
    4fa8:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4fac:	260c      	movs	r6, #12
    4fae:	fb06 4601 	mla	r6, r6, r1, r4
    4fb2:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4fb4:	f000 0e07 	and.w	lr, r0, #7
    4fb8:	f1be 0f01 	cmp.w	lr, #1
    4fbc:	d111      	bne.n	4fe2 <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4fbe:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    4fc0:	2600      	movs	r6, #0
	__asm__ volatile(
    4fc2:	f38c 8811 	msr	BASEPRI, ip
    4fc6:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    4fca:	b946      	cbnz	r6, 4fde <async_start+0x4c>
	subdata->cb = cb;
    4fcc:	200c      	movs	r0, #12
    4fce:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    4fd2:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    4fd6:	686b      	ldr	r3, [r5, #4]
    4fd8:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    4fdc:	4798      	blx	r3
}
    4fde:	4630      	mov	r0, r6
    4fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4fe2:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    4fe6:	4287      	cmp	r7, r0
    4fe8:	bf14      	ite	ne
    4fea:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    4fee:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    4ff2:	e7e6      	b.n	4fc2 <async_start+0x30>

00004ff4 <api_start>:
{
    4ff4:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4ff6:	2480      	movs	r4, #128	; 0x80
    4ff8:	9400      	str	r4, [sp, #0]
    4ffa:	f7ff ffca 	bl	4f92 <async_start>
}
    4ffe:	b002      	add	sp, #8
    5000:	bd10      	pop	{r4, pc}

00005002 <onoff_started_callback>:
	return &data->mgr[type];
    5002:	6900      	ldr	r0, [r0, #16]
{
    5004:	b410      	push	{r4}
	return &data->mgr[type];
    5006:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    5008:	241c      	movs	r4, #28
    500a:	fb03 0004 	mla	r0, r3, r4, r0
    500e:	2100      	movs	r1, #0
}
    5010:	bc10      	pop	{r4}
	notify(mgr, 0);
    5012:	4710      	bx	r2

00005014 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5014:	2000      	movs	r0, #0
    5016:	f7fd be41 	b.w	2c9c <nrfx_clock_stop>

0000501a <blocking_start_callback>:
{
    501a:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    501c:	f7fe bf36 	b.w	3e8c <z_impl_k_sem_give>

00005020 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5020:	6843      	ldr	r3, [r0, #4]
    5022:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5024:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    5028:	600b      	str	r3, [r1, #0]
}
    502a:	2000      	movs	r0, #0
    502c:	4770      	bx	lr

0000502e <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    502e:	6843      	ldr	r3, [r0, #4]
    5030:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    5032:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    5036:	4042      	eors	r2, r0
    5038:	400a      	ands	r2, r1
    503a:	4042      	eors	r2, r0
    p_reg->OUT = value;
    503c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5040:	2000      	movs	r0, #0
    5042:	4770      	bx	lr

00005044 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5044:	6843      	ldr	r3, [r0, #4]
    5046:	685b      	ldr	r3, [r3, #4]
}
    5048:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    504a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    504e:	4770      	bx	lr

00005050 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5050:	6843      	ldr	r3, [r0, #4]
    5052:	685b      	ldr	r3, [r3, #4]
}
    5054:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    5056:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    505a:	4770      	bx	lr

0000505c <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    505c:	6843      	ldr	r3, [r0, #4]
    505e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5060:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    5064:	404b      	eors	r3, r1
    p_reg->OUT = value;
    5066:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    506a:	2000      	movs	r0, #0
    506c:	4770      	bx	lr

0000506e <gpio_nrfx_manage_callback>:
	return port->data;
    506e:	6903      	ldr	r3, [r0, #16]
	return list->head;
    5070:	6858      	ldr	r0, [r3, #4]
{
    5072:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    5074:	b158      	cbz	r0, 508e <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5076:	2400      	movs	r4, #0
    5078:	4281      	cmp	r1, r0
    507a:	d112      	bne.n	50a2 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    507c:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    507e:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    5080:	b954      	cbnz	r4, 5098 <gpio_nrfx_manage_callback+0x2a>
    5082:	428d      	cmp	r5, r1
	list->head = node;
    5084:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    5086:	d100      	bne.n	508a <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    5088:	6098      	str	r0, [r3, #8]
	parent->next = child;
    508a:	2000      	movs	r0, #0
    508c:	6008      	str	r0, [r1, #0]
	if (set) {
    508e:	b96a      	cbnz	r2, 50ac <gpio_nrfx_manage_callback+0x3e>
	return 0;
    5090:	2000      	movs	r0, #0
}
    5092:	bd30      	pop	{r4, r5, pc}
    5094:	4628      	mov	r0, r5
    5096:	e7ef      	b.n	5078 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    5098:	428d      	cmp	r5, r1
	parent->next = child;
    509a:	6020      	str	r0, [r4, #0]
	list->tail = node;
    509c:	bf08      	it	eq
    509e:	609c      	streq	r4, [r3, #8]
}
    50a0:	e7f3      	b.n	508a <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    50a2:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    50a4:	4604      	mov	r4, r0
    50a6:	2d00      	cmp	r5, #0
    50a8:	d1f4      	bne.n	5094 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    50aa:	b13a      	cbz	r2, 50bc <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    50ac:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    50ae:	685a      	ldr	r2, [r3, #4]
    50b0:	600a      	str	r2, [r1, #0]
	list->head = node;
    50b2:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    50b4:	2800      	cmp	r0, #0
    50b6:	d1eb      	bne.n	5090 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    50b8:	6099      	str	r1, [r3, #8]
}
    50ba:	e7ea      	b.n	5092 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    50bc:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    50c0:	e7e7      	b.n	5092 <gpio_nrfx_manage_callback+0x24>

000050c2 <pin_interrupt_configure>:
{
	int rc = 0;

	if (!IS_ENABLED(CONFIG_GPIO_SX1509B_INTERRUPT)
	    && (mode != GPIO_INT_MODE_DISABLED)) {
		return -ENOTSUP;
    50c2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000

	k_sem_give(&drv_data->lock);
#endif /* CONFIG_GPIO_SX1509B_INTERRUPT */

	return rc;
}
    50c6:	bf14      	ite	ne
    50c8:	f06f 0085 	mvnne.w	r0, #133	; 0x85
    50cc:	2000      	moveq	r0, #0
    50ce:	4770      	bx	lr

000050d0 <k_sem_take.constprop.0.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
    50d0:	f7fe befc 	b.w	3ecc <z_impl_k_sem_take>

000050d4 <i2c_write>:
 * @retval 0 If successful.
 * @retval -EIO General input / output error.
 */
static inline int i2c_write(const struct device *dev, const uint8_t *buf,
			    uint32_t num_bytes, uint16_t addr)
{
    50d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_msg msg;

	msg.buf = (uint8_t *)buf;
	msg.len = num_bytes;
    50d6:	e9cd 1201 	strd	r1, r2, [sp, #4]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    50da:	2202      	movs	r2, #2
    50dc:	f88d 200c 	strb.w	r2, [sp, #12]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    50e0:	6882      	ldr	r2, [r0, #8]
    50e2:	a901      	add	r1, sp, #4
    50e4:	6894      	ldr	r4, [r2, #8]
    50e6:	2201      	movs	r2, #1
    50e8:	47a0      	blx	r4

	return i2c_transfer(dev, &msg, 1, addr);
}
    50ea:	b004      	add	sp, #16
    50ec:	bd10      	pop	{r4, pc}

000050ee <i2c_reg_write_word_be>:
{
    50ee:	b507      	push	{r0, r1, r2, lr}
	uint8_t tx_buf[3] = { reg_addr, value >> 8, value & 0xff };
    50f0:	f88d 2004 	strb.w	r2, [sp, #4]
    50f4:	0a1a      	lsrs	r2, r3, #8
    50f6:	f88d 2005 	strb.w	r2, [sp, #5]
    50fa:	f88d 3006 	strb.w	r3, [sp, #6]
	return i2c_write(dev, tx_buf, 3, dev_addr);
    50fe:	2203      	movs	r2, #3
    5100:	460b      	mov	r3, r1
    5102:	a901      	add	r1, sp, #4
    5104:	f7ff ffe6 	bl	50d4 <i2c_write>
}
    5108:	b003      	add	sp, #12
    510a:	f85d fb04 	ldr.w	pc, [sp], #4

0000510e <port_write>:
{
    510e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5112:	4605      	mov	r5, r0
    5114:	4689      	mov	r9, r1
    5116:	4614      	mov	r4, r2
    5118:	4698      	mov	r8, r3
	if (k_is_in_isr()) {
    511a:	f000 fc0b 	bl	5934 <k_is_in_isr>
    511e:	bb08      	cbnz	r0, 5164 <port_write+0x56>
	const struct sx1509b_config *cfg = dev->config;
    5120:	686f      	ldr	r7, [r5, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    5122:	692d      	ldr	r5, [r5, #16]
	k_sem_take(&drv_data->lock, K_FOREVER);
    5124:	f105 0620 	add.w	r6, r5, #32
    5128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    512c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5130:	4630      	mov	r0, r6
    5132:	f7ff ffcd 	bl	50d0 <k_sem_take.constprop.0.isra.0>
	uint16_t orig_out = *outp;
    5136:	8b28      	ldrh	r0, [r5, #24]
	int rc = i2c_reg_write_word_be(drv_data->i2c_master, cfg->i2c_slave_addr,
    5138:	8939      	ldrh	r1, [r7, #8]
	uint16_t out = ((orig_out & ~mask) | (value & mask)) ^ toggle;
    513a:	4044      	eors	r4, r0
    513c:	ea04 0409 	and.w	r4, r4, r9
    5140:	ea84 0408 	eor.w	r4, r4, r8
    5144:	4044      	eors	r4, r0
    5146:	b2a4      	uxth	r4, r4
	int rc = i2c_reg_write_word_be(drv_data->i2c_master, cfg->i2c_slave_addr,
    5148:	6868      	ldr	r0, [r5, #4]
    514a:	4623      	mov	r3, r4
    514c:	2210      	movs	r2, #16
    514e:	f7ff ffce 	bl	50ee <i2c_reg_write_word_be>
	if (rc == 0) {
    5152:	4607      	mov	r7, r0
    5154:	b900      	cbnz	r0, 5158 <port_write+0x4a>
		*outp = out;
    5156:	832c      	strh	r4, [r5, #24]
	z_impl_k_sem_give(sem);
    5158:	4630      	mov	r0, r6
    515a:	f7fe fe97 	bl	3e8c <z_impl_k_sem_give>
}
    515e:	4638      	mov	r0, r7
    5160:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EWOULDBLOCK;
    5164:	f06f 070a 	mvn.w	r7, #10
    5168:	e7f9      	b.n	515e <port_write+0x50>

0000516a <port_toggle_bits>:
	return port_write(dev, 0, 0, pins);
    516a:	2200      	movs	r2, #0
{
    516c:	460b      	mov	r3, r1
	return port_write(dev, 0, 0, pins);
    516e:	4611      	mov	r1, r2
    5170:	f7ff bfcd 	b.w	510e <port_write>

00005174 <port_clear_bits>:
	return port_write(dev, pins, 0, 0);
    5174:	2300      	movs	r3, #0
    5176:	461a      	mov	r2, r3
    5178:	f7ff bfc9 	b.w	510e <port_write>

0000517c <port_set_bits>:
{
    517c:	460a      	mov	r2, r1
	return port_write(dev, pins, pins, 0);
    517e:	2300      	movs	r3, #0
    5180:	f7ff bfc5 	b.w	510e <port_write>

00005184 <port_set_masked>:
	return port_write(dev, mask, value, 0);
    5184:	2300      	movs	r3, #0
    5186:	f7ff bfc2 	b.w	510e <port_write>

0000518a <write_pin_state>:
{
    518a:	b530      	push	{r4, r5, lr}
    518c:	b087      	sub	sp, #28
    518e:	460c      	mov	r4, r1
	pin_buf.reg = SX1509B_REG_INPUT_DISABLE;
    5190:	2100      	movs	r1, #0
    5192:	f88d 1004 	strb.w	r1, [sp, #4]
	pin_buf.pins.input_disable = sys_cpu_to_be16(pins->input_disable);
    5196:	8811      	ldrh	r1, [r2, #0]
    5198:	ba49      	rev16	r1, r1
    519a:	f8ad 1005 	strh.w	r1, [sp, #5]
	pin_buf.pins.long_slew = sys_cpu_to_be16(pins->long_slew);
    519e:	8851      	ldrh	r1, [r2, #2]
    51a0:	ba49      	rev16	r1, r1
    51a2:	f8ad 1007 	strh.w	r1, [sp, #7]
	pin_buf.pins.low_drive = sys_cpu_to_be16(pins->low_drive);
    51a6:	8891      	ldrh	r1, [r2, #4]
    51a8:	ba49      	rev16	r1, r1
    51aa:	f8ad 1009 	strh.w	r1, [sp, #9]
	pin_buf.pins.pull_up = sys_cpu_to_be16(pins->pull_up);
    51ae:	88d1      	ldrh	r1, [r2, #6]
    51b0:	ba49      	rev16	r1, r1
    51b2:	f8ad 100b 	strh.w	r1, [sp, #11]
	pin_buf.pins.pull_down = sys_cpu_to_be16(pins->pull_down);
    51b6:	8911      	ldrh	r1, [r2, #8]
    51b8:	ba49      	rev16	r1, r1
    51ba:	f8ad 100d 	strh.w	r1, [sp, #13]
	pin_buf.pins.open_drain = sys_cpu_to_be16(pins->open_drain);
    51be:	8951      	ldrh	r1, [r2, #10]
    51c0:	ba49      	rev16	r1, r1
    51c2:	f8ad 100f 	strh.w	r1, [sp, #15]
	pin_buf.pins.polarity = sys_cpu_to_be16(pins->polarity);
    51c6:	8991      	ldrh	r1, [r2, #12]
    51c8:	ba49      	rev16	r1, r1
    51ca:	f8ad 1011 	strh.w	r1, [sp, #17]
	pin_buf.pins.dir = sys_cpu_to_be16(pins->dir);
    51ce:	89d1      	ldrh	r1, [r2, #14]
    51d0:	8a12      	ldrh	r2, [r2, #16]
{
    51d2:	4605      	mov	r5, r0
	pin_buf.pins.dir = sys_cpu_to_be16(pins->dir);
    51d4:	ba49      	rev16	r1, r1
    51d6:	f8ad 1013 	strh.w	r1, [sp, #19]
	pin_buf.pins.data = sys_cpu_to_be16(pins->data);
    51da:	ba51      	rev16	r1, r2
    51dc:	f8ad 1015 	strh.w	r1, [sp, #21]
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    51e0:	6860      	ldr	r0, [r4, #4]
    51e2:	8929      	ldrh	r1, [r5, #8]
	if (data_first) {
    51e4:	b163      	cbz	r3, 5200 <write_pin_state+0x76>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    51e6:	4613      	mov	r3, r2
    51e8:	2210      	movs	r2, #16
    51ea:	f7ff ff80 	bl	50ee <i2c_reg_write_word_be>
		if (rc == 0) {
    51ee:	b928      	cbnz	r0, 51fc <write_pin_state+0x72>
			rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    51f0:	892b      	ldrh	r3, [r5, #8]
    51f2:	6860      	ldr	r0, [r4, #4]
    51f4:	2211      	movs	r2, #17
    51f6:	a901      	add	r1, sp, #4
		rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    51f8:	f7ff ff6c 	bl	50d4 <i2c_write>
}
    51fc:	b007      	add	sp, #28
    51fe:	bd30      	pop	{r4, r5, pc}
		rc = i2c_write(drv_data->i2c_master, &pin_buf.reg,
    5200:	460b      	mov	r3, r1
    5202:	2213      	movs	r2, #19
    5204:	a901      	add	r1, sp, #4
    5206:	e7f7      	b.n	51f8 <write_pin_state+0x6e>

00005208 <sx1509b_init>:
 *
 * @param dev Device struct
 * @return 0 if successful, failed otherwise.
 */
static int sx1509b_init(const struct device *dev)
{
    5208:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	const struct sx1509b_config *cfg = dev->config;
    520c:	6846      	ldr	r6, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    520e:	6905      	ldr	r5, [r0, #16]
	int rc;

	drv_data->i2c_master = device_get_binding(cfg->i2c_master_dev_name);
    5210:	6870      	ldr	r0, [r6, #4]
    5212:	f7fe fc77 	bl	3b04 <z_impl_device_get_binding>
    5216:	6068      	str	r0, [r5, #4]
	if (!drv_data->i2c_master) {
    5218:	2800      	cmp	r0, #0
    521a:	d061      	beq.n	52e0 <sx1509b_init+0xd8>
	drv_data->irq_state = (struct sx1509b_irq_state) {
		.interrupt_mask = ALL_PINS,
	};
#endif

	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    521c:	8933      	ldrh	r3, [r6, #8]
 */
static inline int i2c_reg_write_byte(const struct device *dev,
				     uint16_t dev_addr,
				     uint8_t reg_addr, uint8_t value)
{
	uint8_t tx_buf[2] = {reg_addr, value};
    521e:	f04f 087d 	mov.w	r8, #125	; 0x7d
    5222:	2712      	movs	r7, #18

	return i2c_write(dev, tx_buf, 2, dev_addr);
    5224:	2202      	movs	r2, #2
    5226:	a901      	add	r1, sp, #4
	uint8_t tx_buf[2] = {reg_addr, value};
    5228:	f88d 8004 	strb.w	r8, [sp, #4]
    522c:	f88d 7005 	strb.w	r7, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    5230:	f7ff ff50 	bl	50d4 <i2c_write>
				SX1509B_REG_RESET, SX1509B_REG_RESET_MAGIC0);
	if (rc != 0) {
    5234:	4604      	mov	r4, r0
    5236:	2800      	cmp	r0, #0
    5238:	d14a      	bne.n	52d0 <sx1509b_init+0xc8>
	uint8_t tx_buf[2] = {reg_addr, value};
    523a:	2234      	movs	r2, #52	; 0x34
		LOG_ERR("%s: reset m0 failed: %d\n", dev->name, rc);
		goto out;
	}
	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    523c:	6868      	ldr	r0, [r5, #4]
    523e:	8933      	ldrh	r3, [r6, #8]
    5240:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    5244:	a901      	add	r1, sp, #4
    5246:	2202      	movs	r2, #2
	uint8_t tx_buf[2] = {reg_addr, value};
    5248:	f88d 8004 	strb.w	r8, [sp, #4]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    524c:	f7ff ff42 	bl	50d4 <i2c_write>
				SX1509B_REG_RESET, SX1509B_REG_RESET_MAGIC1);
	if (rc != 0) {
    5250:	4604      	mov	r4, r0
    5252:	2800      	cmp	r0, #0
    5254:	d13c      	bne.n	52d0 <sx1509b_init+0xc8>
	return z_impl_k_sleep(timeout);
    5256:	2100      	movs	r1, #0
    5258:	2063      	movs	r0, #99	; 0x63
    525a:	f7ff fa3b 	bl	46d4 <z_impl_k_sleep>
	}

	k_sleep(K_MSEC(RESET_DELAY_MS));

	/* Reset state mediated by initial configuration */
	drv_data->pin_state = (struct sx1509b_pin_state) {
    525e:	463a      	mov	r2, r7
    5260:	4621      	mov	r1, r4
    5262:	f105 0008 	add.w	r0, r5, #8
    5266:	f7ff fe22 	bl	4eae <memset>
    526a:	f24e 03e0 	movw	r3, #57568	; 0xe0e0
	uint8_t tx_buf[2] = {reg_addr, value};
    526e:	221e      	movs	r2, #30
    5270:	832b      	strh	r3, [r5, #24]
			& ~(DT_INST_PROP(0, init_out_low)
			    | DT_INST_PROP(0, init_out_high))),
		.data = (ALL_PINS
			 & ~DT_INST_PROP(0, init_out_low)),
	};
	drv_data->debounce_state = (struct sx1509b_debounce_state) {
    5272:	83ac      	strh	r4, [r5, #28]
    5274:	77ac      	strb	r4, [r5, #30]
		.debounce_config = CONFIG_GPIO_SX1509B_DEBOUNCE_TIME,
	};

	rc = i2c_reg_write_byte(drv_data->i2c_master, cfg->i2c_slave_addr,
    5276:	6868      	ldr	r0, [r5, #4]
    5278:	8933      	ldrh	r3, [r6, #8]
    527a:	f88d 2004 	strb.w	r2, [sp, #4]
    527e:	2240      	movs	r2, #64	; 0x40
    5280:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    5284:	a901      	add	r1, sp, #4
    5286:	2202      	movs	r2, #2
    5288:	f7ff ff24 	bl	50d4 <i2c_write>
	drv_data->debounce_state = (struct sx1509b_debounce_state) {
    528c:	4627      	mov	r7, r4
				SX1509B_REG_CLOCK,
				SX1509B_REG_CLOCK_FOSC_INT_2MHZ);
	if (rc == 0) {
    528e:	4604      	mov	r4, r0
    5290:	b9f0      	cbnz	r0, 52d0 <sx1509b_init+0xc8>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    5292:	8b2b      	ldrh	r3, [r5, #24]
    5294:	8931      	ldrh	r1, [r6, #8]
    5296:	6868      	ldr	r0, [r5, #4]
    5298:	2210      	movs	r2, #16
    529a:	f7ff ff28 	bl	50ee <i2c_reg_write_word_be>
					   cfg->i2c_slave_addr,
					   SX1509B_REG_DATA,
					   drv_data->pin_state.data);
	}
	if (rc == 0) {
    529e:	4604      	mov	r4, r0
    52a0:	b9b0      	cbnz	r0, 52d0 <sx1509b_init+0xc8>
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    52a2:	8aeb      	ldrh	r3, [r5, #22]
    52a4:	8931      	ldrh	r1, [r6, #8]
    52a6:	6868      	ldr	r0, [r5, #4]
    52a8:	220e      	movs	r2, #14
    52aa:	f7ff ff20 	bl	50ee <i2c_reg_write_word_be>
					   cfg->i2c_slave_addr,
					   SX1509B_REG_DIR,
					   drv_data->pin_state.dir);
	}
	if (rc == 0) {
    52ae:	4604      	mov	r4, r0
    52b0:	b970      	cbnz	r0, 52d0 <sx1509b_init+0xc8>
	uint8_t tx_buf[3] = { reg_addr, value };
    52b2:	221f      	movs	r2, #31
		rc = i2c_reg_write_byte_be(
    52b4:	6868      	ldr	r0, [r5, #4]
    52b6:	8933      	ldrh	r3, [r6, #8]
	uint8_t tx_buf[3] = { reg_addr, value };
    52b8:	f88d 2004 	strb.w	r2, [sp, #4]
    52bc:	2298      	movs	r2, #152	; 0x98
    52be:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    52c2:	a901      	add	r1, sp, #4
    52c4:	2202      	movs	r2, #2
	uint8_t tx_buf[3] = { reg_addr, value };
    52c6:	f88d 7006 	strb.w	r7, [sp, #6]
	return i2c_write(dev, tx_buf, 2, dev_addr);
    52ca:	f7ff ff03 	bl	50d4 <i2c_write>
    52ce:	4604      	mov	r4, r0
	z_impl_k_sem_give(sem);
    52d0:	f105 0020 	add.w	r0, r5, #32
    52d4:	f7fe fdda 	bl	3e8c <z_impl_k_sem_give>
	} else {
		LOG_INF("%s init ok", dev->name);
	}
	k_sem_give(&drv_data->lock);
	return rc;
}
    52d8:	4620      	mov	r0, r4
    52da:	b002      	add	sp, #8
    52dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rc = -EINVAL;
    52e0:	f06f 0415 	mvn.w	r4, #21
    52e4:	e7f4      	b.n	52d0 <sx1509b_init+0xc8>

000052e6 <sx1509b_config>:
{
    52e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct sx1509b_config *cfg = dev->config;
    52ea:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    52ee:	6904      	ldr	r4, [r0, #16]
{
    52f0:	460d      	mov	r5, r1
    52f2:	4617      	mov	r7, r2
	if (k_is_in_isr()) {
    52f4:	f000 fb1e 	bl	5934 <k_is_in_isr>
    52f8:	4683      	mov	fp, r0
    52fa:	2800      	cmp	r0, #0
    52fc:	f040 808c 	bne.w	5418 <sx1509b_config+0x132>
	if ((flags & GPIO_DS_ALT) != 0) {
    5300:	f417 0fa0 	tst.w	r7, #5242880	; 0x500000
    5304:	f040 808b 	bne.w	541e <sx1509b_config+0x138>
	k_sem_take(&drv_data->lock, K_FOREVER);
    5308:	f104 0920 	add.w	r9, r4, #32
    530c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5310:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5314:	4648      	mov	r0, r9
    5316:	f7ff fedb 	bl	50d0 <k_sem_take.constprop.0.isra.0>
		drv_data->led_drv_enable &= ~BIT(pin);
    531a:	2601      	movs	r6, #1
	if (drv_data->led_drv_enable & BIT(pin)) {
    531c:	8b63      	ldrh	r3, [r4, #26]
		drv_data->led_drv_enable &= ~BIT(pin);
    531e:	40ae      	lsls	r6, r5
    5320:	b2b6      	uxth	r6, r6
	if (drv_data->led_drv_enable & BIT(pin)) {
    5322:	fa23 f505 	lsr.w	r5, r3, r5
		drv_data->led_drv_enable &= ~BIT(pin);
    5326:	ea6f 0806 	mvn.w	r8, r6
	if (drv_data->led_drv_enable & BIT(pin)) {
    532a:	07e9      	lsls	r1, r5, #31
		drv_data->led_drv_enable &= ~BIT(pin);
    532c:	fa1f f888 	uxth.w	r8, r8
	if (drv_data->led_drv_enable & BIT(pin)) {
    5330:	d44f      	bmi.n	53d2 <sx1509b_config+0xec>
	pins->open_drain &= ~BIT(pin);
    5332:	8a63      	ldrh	r3, [r4, #18]
    5334:	ea03 0208 	and.w	r2, r3, r8
    5338:	8262      	strh	r2, [r4, #18]
	if ((flags & GPIO_SINGLE_ENDED) != 0) {
    533a:	07ba      	lsls	r2, r7, #30
    533c:	d45c      	bmi.n	53f8 <sx1509b_config+0x112>
		pins->pull_up |= BIT(pin);
    533e:	89e3      	ldrh	r3, [r4, #14]
	if ((flags & GPIO_PULL_UP) != 0) {
    5340:	06f8      	lsls	r0, r7, #27
		pins->pull_up |= BIT(pin);
    5342:	bf4c      	ite	mi
    5344:	4333      	orrmi	r3, r6
		pins->pull_up &= ~BIT(pin);
    5346:	ea08 0303 	andpl.w	r3, r8, r3
    534a:	81e3      	strh	r3, [r4, #14]
		pins->pull_down |= BIT(pin);
    534c:	8a23      	ldrh	r3, [r4, #16]
	if ((flags & GPIO_PULL_DOWN) != 0) {
    534e:	06b9      	lsls	r1, r7, #26
		pins->pull_down |= BIT(pin);
    5350:	bf4c      	ite	mi
    5352:	4333      	orrmi	r3, r6
		pins->pull_down &= ~BIT(pin);
    5354:	ea08 0303 	andpl.w	r3, r8, r3
    5358:	8223      	strh	r3, [r4, #16]
		pins->input_disable &= ~BIT(pin);
    535a:	8923      	ldrh	r3, [r4, #8]
	if ((flags & GPIO_INPUT) != 0) {
    535c:	05fa      	lsls	r2, r7, #23
		pins->input_disable &= ~BIT(pin);
    535e:	bf4c      	ite	mi
    5360:	ea08 0303 	andmi.w	r3, r8, r3
		pins->input_disable |= BIT(pin);
    5364:	4333      	orrpl	r3, r6
	if ((flags & GPIO_OUTPUT) != 0) {
    5366:	05bd      	lsls	r5, r7, #22
    5368:	8123      	strh	r3, [r4, #8]
		pins->dir &= ~BIT(pin);
    536a:	8ae3      	ldrh	r3, [r4, #22]
	if ((flags & GPIO_OUTPUT) != 0) {
    536c:	d54e      	bpl.n	540c <sx1509b_config+0x126>
		pins->dir &= ~BIT(pin);
    536e:	ea08 0303 	and.w	r3, r8, r3
		if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    5372:	0578      	lsls	r0, r7, #21
		pins->dir &= ~BIT(pin);
    5374:	82e3      	strh	r3, [r4, #22]
		if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    5376:	d544      	bpl.n	5402 <sx1509b_config+0x11c>
			pins->data &= ~BIT(pin);
    5378:	8b23      	ldrh	r3, [r4, #24]
    537a:	ea08 0303 	and.w	r3, r8, r3
			pins->data |= BIT(pin);
    537e:	8323      	strh	r3, [r4, #24]
			data_first = true;
    5380:	f04f 0b01 	mov.w	fp, #1
		debounce->debounce_enable |= BIT(pin);
    5384:	f8b4 301d 	ldrh.w	r3, [r4, #29]
	if ((flags & GPIO_INT_DEBOUNCE) != 0) {
    5388:	033a      	lsls	r2, r7, #12
		debounce->debounce_enable |= BIT(pin);
    538a:	bf4c      	ite	mi
    538c:	431e      	orrmi	r6, r3
		debounce->debounce_enable &= ~BIT(pin);
    538e:	ea08 0603 	andpl.w	r6, r8, r3
    5392:	f8a4 601d 	strh.w	r6, [r4, #29]
	rc = write_pin_state(cfg, drv_data, pins, data_first);
    5396:	465b      	mov	r3, fp
    5398:	f104 0208 	add.w	r2, r4, #8
    539c:	4621      	mov	r1, r4
    539e:	4650      	mov	r0, sl
    53a0:	f7ff fef3 	bl	518a <write_pin_state>
	if (rc == 0) {
    53a4:	4605      	mov	r5, r0
    53a6:	bb00      	cbnz	r0, 53ea <sx1509b_config+0x104>
		debounce_buf.reg = SX1509B_REG_DEBOUNCE_CONFIG;
    53a8:	2322      	movs	r3, #34	; 0x22
    53aa:	f88d 3004 	strb.w	r3, [sp, #4]
			= debounce->debounce_config;
    53ae:	7f23      	ldrb	r3, [r4, #28]
    53b0:	f88d 3005 	strb.w	r3, [sp, #5]
			= sys_cpu_to_be16(debounce->debounce_enable);
    53b4:	f8b4 301d 	ldrh.w	r3, [r4, #29]
		rc = i2c_write(drv_data->i2c_master,
    53b8:	6860      	ldr	r0, [r4, #4]
			= sys_cpu_to_be16(debounce->debounce_enable);
    53ba:	ba5b      	rev16	r3, r3
		rc = i2c_write(drv_data->i2c_master,
    53bc:	2204      	movs	r2, #4
			= sys_cpu_to_be16(debounce->debounce_enable);
    53be:	f8ad 3006 	strh.w	r3, [sp, #6]
		rc = i2c_write(drv_data->i2c_master,
    53c2:	eb0d 0102 	add.w	r1, sp, r2
    53c6:	f8ba 3008 	ldrh.w	r3, [sl, #8]
    53ca:	f7ff fe83 	bl	50d4 <i2c_write>
    53ce:	4605      	mov	r5, r0
    53d0:	e00b      	b.n	53ea <sx1509b_config+0x104>
		drv_data->led_drv_enable &= ~BIT(pin);
    53d2:	ea03 0308 	and.w	r3, r3, r8
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    53d6:	f8ba 1008 	ldrh.w	r1, [sl, #8]
    53da:	6860      	ldr	r0, [r4, #4]
		drv_data->led_drv_enable &= ~BIT(pin);
    53dc:	8363      	strh	r3, [r4, #26]
		rc = i2c_reg_write_word_be(drv_data->i2c_master,
    53de:	2220      	movs	r2, #32
    53e0:	f7ff fe85 	bl	50ee <i2c_reg_write_word_be>
		if (rc) {
    53e4:	4605      	mov	r5, r0
    53e6:	2800      	cmp	r0, #0
    53e8:	d0a3      	beq.n	5332 <sx1509b_config+0x4c>
    53ea:	4648      	mov	r0, r9
    53ec:	f7fe fd4e 	bl	3e8c <z_impl_k_sem_give>
}
    53f0:	4628      	mov	r0, r5
    53f2:	b003      	add	sp, #12
    53f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((flags & GPIO_LINE_OPEN_DRAIN) != 0) {
    53f8:	077d      	lsls	r5, r7, #29
    53fa:	d50a      	bpl.n	5412 <sx1509b_config+0x12c>
			pins->open_drain |= BIT(pin);
    53fc:	4333      	orrs	r3, r6
    53fe:	8263      	strh	r3, [r4, #18]
    5400:	e79d      	b.n	533e <sx1509b_config+0x58>
		} else if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    5402:	0539      	lsls	r1, r7, #20
    5404:	d5be      	bpl.n	5384 <sx1509b_config+0x9e>
			pins->data |= BIT(pin);
    5406:	8b23      	ldrh	r3, [r4, #24]
    5408:	4333      	orrs	r3, r6
    540a:	e7b8      	b.n	537e <sx1509b_config+0x98>
		pins->dir |= BIT(pin);
    540c:	4333      	orrs	r3, r6
    540e:	82e3      	strh	r3, [r4, #22]
    5410:	e7b8      	b.n	5384 <sx1509b_config+0x9e>
			rc = -ENOTSUP;
    5412:	f06f 0585 	mvn.w	r5, #133	; 0x85
    5416:	e7e8      	b.n	53ea <sx1509b_config+0x104>
		return -EWOULDBLOCK;
    5418:	f06f 050a 	mvn.w	r5, #10
    541c:	e7e8      	b.n	53f0 <sx1509b_config+0x10a>
		return -ENOTSUP;
    541e:	f06f 0585 	mvn.w	r5, #133	; 0x85
    5422:	e7e5      	b.n	53f0 <sx1509b_config+0x10a>

00005424 <port_get>:
{
    5424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5428:	b088      	sub	sp, #32
	const struct sx1509b_config *cfg = dev->config;
    542a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	struct sx1509b_drv_data *drv_data = dev->data;
    542e:	6907      	ldr	r7, [r0, #16]
{
    5430:	460d      	mov	r5, r1
	if (k_is_in_isr()) {
    5432:	f000 fa7f 	bl	5934 <k_is_in_isr>
    5436:	4604      	mov	r4, r0
    5438:	bb78      	cbnz	r0, 549a <port_get+0x76>
	k_sem_take(&drv_data->lock, K_FOREVER);
    543a:	f107 0620 	add.w	r6, r7, #32
    543e:	4630      	mov	r0, r6
    5440:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5444:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5448:	f7ff fe42 	bl	50d0 <k_sem_take.constprop.0.isra.0>
	msg[0].buf = (uint8_t *)write_buf;
    544c:	f10d 0205 	add.w	r2, sp, #5
    5450:	9202      	str	r2, [sp, #8]
	msg[0].len = num_write;
    5452:	2201      	movs	r2, #1
	rc = i2c_write_read(drv_data->i2c_master, cfg->i2c_slave_addr,
    5454:	6878      	ldr	r0, [r7, #4]
    5456:	9203      	str	r2, [sp, #12]
	uint8_t cmd = SX1509B_REG_DATA;
    5458:	2310      	movs	r3, #16
	msg[1].buf = (uint8_t *)read_buf;
    545a:	f10d 0206 	add.w	r2, sp, #6
    545e:	f88d 3005 	strb.w	r3, [sp, #5]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    5462:	2107      	movs	r1, #7
	rc = i2c_write_read(drv_data->i2c_master, cfg->i2c_slave_addr,
    5464:	f8b8 3008 	ldrh.w	r3, [r8, #8]
	msg[1].buf = (uint8_t *)read_buf;
    5468:	9205      	str	r2, [sp, #20]
	msg[1].len = num_read;
    546a:	2202      	movs	r2, #2
	msg[0].flags = I2C_MSG_WRITE;
    546c:	f88d 4010 	strb.w	r4, [sp, #16]
	msg[1].len = num_read;
    5470:	9206      	str	r2, [sp, #24]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    5472:	f88d 101c 	strb.w	r1, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    5476:	6881      	ldr	r1, [r0, #8]
    5478:	688c      	ldr	r4, [r1, #8]
    547a:	a902      	add	r1, sp, #8
    547c:	47a0      	blx	r4
	if (rc != 0) {
    547e:	4604      	mov	r4, r0
    5480:	b920      	cbnz	r0, 548c <port_get+0x68>
	*value = sys_be16_to_cpu(pin_data);
    5482:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    5486:	ba5b      	rev16	r3, r3
    5488:	b29b      	uxth	r3, r3
    548a:	602b      	str	r3, [r5, #0]
    548c:	4630      	mov	r0, r6
    548e:	f7fe fcfd 	bl	3e8c <z_impl_k_sem_give>
}
    5492:	4620      	mov	r0, r4
    5494:	b008      	add	sp, #32
    5496:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EWOULDBLOCK;
    549a:	f06f 040a 	mvn.w	r4, #10
    549e:	e7f8      	b.n	5492 <port_get+0x6e>

000054a0 <i2c_nrfx_twim_configure>:
{
    54a0:	b538      	push	{r3, r4, r5, lr}
	if (I2C_ADDR_10_BITS & i2c_config) {
    54a2:	07cb      	lsls	r3, r1, #31
{
    54a4:	4604      	mov	r4, r0
	if (I2C_ADDR_10_BITS & i2c_config) {
    54a6:	d41d      	bmi.n	54e4 <i2c_nrfx_twim_configure+0x44>
	switch (I2C_SPEED_GET(i2c_config)) {
    54a8:	f3c1 0142 	ubfx	r1, r1, #1, #3
    54ac:	2901      	cmp	r1, #1
    54ae:	d016      	beq.n	54de <i2c_nrfx_twim_configure+0x3e>
    54b0:	2902      	cmp	r1, #2
    54b2:	d117      	bne.n	54e4 <i2c_nrfx_twim_configure+0x44>
    54b4:	f04f 63c8 	mov.w	r3, #104857600	; 0x6400000
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    54b8:	6925      	ldr	r5, [r4, #16]
	if (frequency != dev_data->twim_config.frequency) {
    54ba:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    54bc:	4293      	cmp	r3, r2
    54be:	d014      	beq.n	54ea <i2c_nrfx_twim_configure+0x4a>
		dev_data->twim_config.frequency = frequency;
    54c0:	62ab      	str	r3, [r5, #40]	; 0x28
	if (dev_data->twim_initialized) {
    54c2:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
    54c6:	b12b      	cbz	r3, 54d4 <i2c_nrfx_twim_configure+0x34>
		nrfx_twim_uninit(&dev_config->twim);
    54c8:	6860      	ldr	r0, [r4, #4]
    54ca:	f7fe f8b9 	bl	3640 <nrfx_twim_uninit>
		dev_data->twim_initialized = false;
    54ce:	2300      	movs	r3, #0
    54d0:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
		return init_twim(dev);
    54d4:	4620      	mov	r0, r4
}
    54d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return init_twim(dev);
    54da:	f7fc bc69 	b.w	1db0 <init_twim>
		frequency = NRF_TWIM_FREQ_100K;
    54de:	f04f 73cc 	mov.w	r3, #26738688	; 0x1980000
    54e2:	e7e9      	b.n	54b8 <i2c_nrfx_twim_configure+0x18>
	switch (I2C_SPEED_GET(i2c_config)) {
    54e4:	f06f 0015 	mvn.w	r0, #21
}
    54e8:	bd38      	pop	{r3, r4, r5, pc}
	return 0;
    54ea:	2000      	movs	r0, #0
    54ec:	e7fc      	b.n	54e8 <i2c_nrfx_twim_configure+0x48>

000054ee <twim_0_init>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twim_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(0);
    54ee:	b510      	push	{r4, lr}
    54f0:	2200      	movs	r2, #0
    54f2:	4604      	mov	r4, r0
    54f4:	2101      	movs	r1, #1
    54f6:	2003      	movs	r0, #3
    54f8:	f7fb fe08 	bl	110c <z_arm_irq_priority_set>
    54fc:	4620      	mov	r0, r4
    54fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5502:	f7fc bc55 	b.w	1db0 <init_twim>

00005506 <twim_1_init>:
#endif

#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
    5506:	b510      	push	{r4, lr}
    5508:	2200      	movs	r2, #0
    550a:	4604      	mov	r4, r0
    550c:	2101      	movs	r1, #1
    550e:	2004      	movs	r0, #4
    5510:	f7fb fdfc 	bl	110c <z_arm_irq_priority_set>
    5514:	4620      	mov	r0, r4
    5516:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    551a:	f7fc bc49 	b.w	1db0 <init_twim>

0000551e <gpio_pin_set_dt>:
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
    551e:	4603      	mov	r3, r0
    5520:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
    5522:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    5524:	7919      	ldrb	r1, [r3, #4]
    5526:	2301      	movs	r3, #1
    5528:	fa03 f101 	lsl.w	r1, r3, r1
    552c:	6903      	ldr	r3, [r0, #16]
    552e:	681b      	ldr	r3, [r3, #0]
    5530:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    5532:	bf18      	it	ne
    5534:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    5538:	b112      	cbz	r2, 5540 <gpio_pin_set_dt+0x22>
	return api->port_set_bits_raw(port, pins);
    553a:	6883      	ldr	r3, [r0, #8]
    553c:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    553e:	4718      	bx	r3
    5540:	6883      	ldr	r3, [r0, #8]
    5542:	691b      	ldr	r3, [r3, #16]
    5544:	e7fb      	b.n	553e <gpio_pin_set_dt+0x20>

00005546 <disable_sync>:

	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
}

static int disable_sync(const struct device *dev)
{
    5546:	b530      	push	{r4, r5, lr}
	struct driver_data_sync *data = dev->data;
	const struct driver_config *cfg = dev->config;
	k_spinlock_key_t key;
	int rc = onoff_sync_lock(&data->srv, &key);
    5548:	6904      	ldr	r4, [r0, #16]
	const struct driver_config *cfg = dev->config;
    554a:	6845      	ldr	r5, [r0, #4]
{
    554c:	b085      	sub	sp, #20
	int rc = onoff_sync_lock(&data->srv, &key);
    554e:	a903      	add	r1, sp, #12
    5550:	4620      	mov	r0, r4
    5552:	f7ff fbd7 	bl	4d04 <onoff_sync_lock>

	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    5556:	7d29      	ldrb	r1, [r5, #20]
    5558:	f011 0101 	ands.w	r1, r1, #1
	int rc = onoff_sync_lock(&data->srv, &key);
    555c:	4603      	mov	r3, r0
	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    555e:	d114      	bne.n	558a <disable_sync+0x44>
		rc = 0;
	} else if (rc == 1) {
    5560:	2801      	cmp	r0, #1
    5562:	d10c      	bne.n	557e <disable_sync+0x38>
		rc = gpio_pin_set_dt(&cfg->enable, false);
    5564:	f105 000c 	add.w	r0, r5, #12
    5568:	f7ff ffd9 	bl	551e <gpio_pin_set_dt>
    556c:	4603      	mov	r3, r0
	} else if (rc == 0) {
		rc = -EINVAL;
	} /* else rc > 0, leave it on */

	return onoff_sync_finalize(&data->srv, key, NULL, rc, false);
    556e:	2200      	movs	r2, #0
    5570:	9903      	ldr	r1, [sp, #12]
    5572:	9200      	str	r2, [sp, #0]
    5574:	4620      	mov	r0, r4
    5576:	f7ff fbd0 	bl	4d1a <onoff_sync_finalize>
}
    557a:	b005      	add	sp, #20
    557c:	bd30      	pop	{r4, r5, pc}
		rc = -EINVAL;
    557e:	2800      	cmp	r0, #0
    5580:	bf14      	ite	ne
    5582:	4603      	movne	r3, r0
    5584:	f06f 0315 	mvneq.w	r3, #21
    5588:	e7f1      	b.n	556e <disable_sync+0x28>
		rc = 0;
    558a:	2300      	movs	r3, #0
    558c:	e7ef      	b.n	556e <disable_sync+0x28>

0000558e <enable_sync>:
{
    558e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int rc = onoff_sync_lock(&data->srv, &key);
    5590:	6905      	ldr	r5, [r0, #16]
	const struct driver_config *cfg = dev->config;
    5592:	6846      	ldr	r6, [r0, #4]
{
    5594:	460c      	mov	r4, r1
	int rc = onoff_sync_lock(&data->srv, &key);
    5596:	4628      	mov	r0, r5
    5598:	a903      	add	r1, sp, #12
    559a:	f7ff fbb3 	bl	4d04 <onoff_sync_lock>
	if ((rc == 0)
    559e:	4603      	mov	r3, r0
    55a0:	b940      	cbnz	r0, 55b4 <enable_sync+0x26>
	    && ((cfg->options & OPTION_ALWAYS_ON) == 0)) {
    55a2:	7d32      	ldrb	r2, [r6, #20]
    55a4:	07d2      	lsls	r2, r2, #31
    55a6:	d405      	bmi.n	55b4 <enable_sync+0x26>
		rc = gpio_pin_set_dt(&cfg->enable, true);
    55a8:	2101      	movs	r1, #1
    55aa:	f106 000c 	add.w	r0, r6, #12
    55ae:	f7ff ffb6 	bl	551e <gpio_pin_set_dt>
    55b2:	4603      	mov	r3, r0
	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
    55b4:	2201      	movs	r2, #1
    55b6:	9200      	str	r2, [sp, #0]
    55b8:	9903      	ldr	r1, [sp, #12]
    55ba:	4622      	mov	r2, r4
    55bc:	4628      	mov	r0, r5
    55be:	f7ff fbac 	bl	4d1a <onoff_sync_finalize>
}
    55c2:	b004      	add	sp, #16
    55c4:	bd70      	pop	{r4, r5, r6, pc}

000055c6 <disable_onoff>:
	return onoff_release(&data->mgr);
    55c6:	6900      	ldr	r0, [r0, #16]
    55c8:	3004      	adds	r0, #4
    55ca:	f7ff bb76 	b.w	4cba <onoff_release>

000055ce <enable_onoff>:
	return onoff_request(&data->mgr, cli);
    55ce:	6900      	ldr	r0, [r0, #16]
    55d0:	3004      	adds	r0, #4
    55d2:	f7ff bb29 	b.w	4c28 <onoff_request>

000055d6 <common_init.isra.0>:
static int common_init(const struct device *dev)
    55d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    55d8:	4605      	mov	r5, r0
	if (!device_is_ready(cfg->enable.port)) {
    55da:	68c0      	ldr	r0, [r0, #12]
    55dc:	f000 f979 	bl	58d2 <z_device_is_ready>
    55e0:	b340      	cbz	r0, 5634 <common_init.isra.0+0x5e>
	if (on) {
    55e2:	7d2c      	ldrb	r4, [r5, #20]
				  spec->dt_flags | extra_flags);
    55e4:	7c6b      	ldrb	r3, [r5, #17]
	return gpio_pin_configure(spec->port,
    55e6:	68e8      	ldr	r0, [r5, #12]
    55e8:	7c29      	ldrb	r1, [r5, #16]
    55ea:	f014 0403 	ands.w	r4, r4, #3
		flags = GPIO_OUTPUT_ACTIVE;
    55ee:	bf16      	itet	ne
    55f0:	f44f 52d0 	movne.w	r2, #6656	; 0x1a00
		flags = GPIO_OUTPUT_INACTIVE;
    55f4:	f44f 52b0 	moveq.w	r2, #5632	; 0x1600
		delay_us = cfg->startup_delay_us;
    55f8:	686c      	ldrne	r4, [r5, #4]
    55fa:	4313      	orrs	r3, r2
	struct gpio_driver_data *data =
    55fc:	6907      	ldr	r7, [r0, #16]
	const struct gpio_driver_api *api =
    55fe:	f8d0 c008 	ldr.w	ip, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5602:	683d      	ldr	r5, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    5604:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    5606:	bf48      	it	mi
    5608:	f483 6340 	eormi.w	r3, r3, #3072	; 0xc00
		data->invert |= (gpio_port_pins_t)BIT(pin);
    560c:	2601      	movs	r6, #1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    560e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5612:	408e      	lsls	r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    5614:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5616:	bf4c      	ite	mi
    5618:	4335      	orrmi	r5, r6
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    561a:	43b5      	bicpl	r5, r6
    561c:	603d      	str	r5, [r7, #0]
	return api->pin_configure(port, pin, flags);
    561e:	f8dc 3000 	ldr.w	r3, [ip]
    5622:	4798      	blx	r3
	if ((rc == 0) && (delay_us > 0)) {
    5624:	4605      	mov	r5, r0
    5626:	b918      	cbnz	r0, 5630 <common_init.isra.0+0x5a>
    5628:	b114      	cbz	r4, 5630 <common_init.isra.0+0x5a>
	z_impl_k_busy_wait(usec_to_wait);
    562a:	4620      	mov	r0, r4
    562c:	f000 fad4 	bl	5bd8 <z_impl_k_busy_wait>
}
    5630:	4628      	mov	r0, r5
    5632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
    5634:	f06f 0512 	mvn.w	r5, #18
    5638:	e7fa      	b.n	5630 <common_init.isra.0+0x5a>

0000563a <regulator_fixed_init_sync>:
};

static int regulator_fixed_init_sync(const struct device *dev)
{
	const struct driver_config *cfg = dev->config;
	int rc = common_init(dev);
    563a:	6840      	ldr	r0, [r0, #4]
    563c:	f7ff bfcb 	b.w	55d6 <common_init.isra.0>

00005640 <onoff_worker>:
{
    5640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (data->task == WORK_TASK_ENABLE) {
    5644:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
	const struct driver_config *cfg = data->dev->config;
    5648:	f850 3c20 	ldr.w	r3, [r0, #-32]
	onoff_notify_fn notify = data->notify;
    564c:	6b07      	ldr	r7, [r0, #48]	; 0x30
	const struct driver_config *cfg = data->dev->config;
    564e:	685d      	ldr	r5, [r3, #4]
	if (data->task == WORK_TASK_ENABLE) {
    5650:	2901      	cmp	r1, #1
{
    5652:	4604      	mov	r4, r0
	struct driver_data_onoff *data
    5654:	f1a0 0620 	sub.w	r6, r0, #32
	if (data->task == WORK_TASK_ENABLE) {
    5658:	d10f      	bne.n	567a <onoff_worker+0x3a>
		rc = gpio_pin_set_dt(&cfg->enable, true);
    565a:	f105 000c 	add.w	r0, r5, #12
    565e:	f7ff ff5e 	bl	551e <gpio_pin_set_dt>
		delay_us = cfg->startup_delay_us;
    5662:	686a      	ldr	r2, [r5, #4]
		rc = gpio_pin_set_dt(&cfg->enable, true);
    5664:	4603      	mov	r3, r0
	data->notify = NULL;
    5666:	2100      	movs	r1, #0
    5668:	6321      	str	r1, [r4, #48]	; 0x30
	data->task = WORK_TASK_UNDEFINED;
    566a:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
	finalize_transition(data, notify, delay_us, rc);
    566e:	4630      	mov	r0, r6
    5670:	4639      	mov	r1, r7
}
    5672:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    5676:	f7fc bcbd 	b.w	1ff4 <finalize_transition>
	} else if (data->task == WORK_TASK_DISABLE) {
    567a:	2902      	cmp	r1, #2
    567c:	d107      	bne.n	568e <onoff_worker+0x4e>
		rc = gpio_pin_set_dt(&cfg->enable, false);
    567e:	2100      	movs	r1, #0
    5680:	f105 000c 	add.w	r0, r5, #12
    5684:	f7ff ff4b 	bl	551e <gpio_pin_set_dt>
		delay_us = cfg->off_on_delay_us;
    5688:	68aa      	ldr	r2, [r5, #8]
		rc = gpio_pin_set_dt(&cfg->enable, false);
    568a:	4603      	mov	r3, r0
		delay_us = cfg->off_on_delay_us;
    568c:	e7eb      	b.n	5666 <onoff_worker+0x26>
	int rc = 0;
    568e:	2300      	movs	r3, #0
	uint32_t delay_us = 0;
    5690:	461a      	mov	r2, r3
    5692:	e7e8      	b.n	5666 <onoff_worker+0x26>

00005694 <stop>:
{
    5694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
    5698:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
    569c:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
    569e:	1f06      	subs	r6, r0, #4
	const struct driver_config *cfg = data->dev->config;
    56a0:	6858      	ldr	r0, [r3, #4]
{
    56a2:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    56a4:	7d01      	ldrb	r1, [r0, #20]
    56a6:	f011 0101 	ands.w	r1, r1, #1
    56aa:	d113      	bne.n	56d4 <stop+0x40>
	uint32_t delay_us = cfg->off_on_delay_us;
    56ac:	6887      	ldr	r7, [r0, #8]
	rc = gpio_pin_set_dt(&cfg->enable, false);
    56ae:	300c      	adds	r0, #12
    56b0:	f7ff ff35 	bl	551e <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
    56b4:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, false);
    56b8:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
    56ba:	d10d      	bne.n	56d8 <stop+0x44>
		data->task = WORK_TASK_DISABLE;
    56bc:	2302      	movs	r3, #2
    56be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
    56c2:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
    56c4:	f104 001c 	add.w	r0, r4, #28
    56c8:	2200      	movs	r2, #0
}
    56ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
    56ce:	2300      	movs	r3, #0
    56d0:	f7fe bd6c 	b.w	41ac <k_work_schedule>
	int rc = 0;
    56d4:	2300      	movs	r3, #0
		delay_us = 0;
    56d6:	461f      	mov	r7, r3
	finalize_transition(data, notify, delay_us, rc);
    56d8:	463a      	mov	r2, r7
    56da:	4629      	mov	r1, r5
    56dc:	4630      	mov	r0, r6
}
    56de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    56e2:	f7fc bc87 	b.w	1ff4 <finalize_transition>

000056e6 <start>:
{
    56e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
    56ea:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
    56ee:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
    56f0:	1f07      	subs	r7, r0, #4
	const struct driver_config *cfg = data->dev->config;
    56f2:	6858      	ldr	r0, [r3, #4]
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    56f4:	7d03      	ldrb	r3, [r0, #20]
    56f6:	07db      	lsls	r3, r3, #31
{
    56f8:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    56fa:	d414      	bmi.n	5726 <start+0x40>
	uint32_t delay_us = cfg->startup_delay_us;
    56fc:	6846      	ldr	r6, [r0, #4]
	rc = gpio_pin_set_dt(&cfg->enable, true);
    56fe:	2101      	movs	r1, #1
    5700:	300c      	adds	r0, #12
    5702:	f7ff ff0c 	bl	551e <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
    5706:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, true);
    570a:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
    570c:	d10d      	bne.n	572a <start+0x44>
		data->task = WORK_TASK_ENABLE;
    570e:	2301      	movs	r3, #1
    5710:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
    5714:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
    5716:	f104 001c 	add.w	r0, r4, #28
    571a:	2200      	movs	r2, #0
}
    571c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
    5720:	2300      	movs	r3, #0
    5722:	f7fe bd43 	b.w	41ac <k_work_schedule>
	int rc = 0;
    5726:	2300      	movs	r3, #0
		delay_us = 0;
    5728:	461e      	mov	r6, r3
	finalize_transition(data, notify, delay_us, rc);
    572a:	4632      	mov	r2, r6
    572c:	4629      	mov	r1, r5
    572e:	4638      	mov	r0, r7
}
    5730:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
    5734:	f7fc bc5e 	b.w	1ff4 <finalize_transition>

00005738 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    5738:	6902      	ldr	r2, [r0, #16]
{
    573a:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    573c:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    5740:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5744:	2000      	movs	r0, #0
    5746:	4770      	bx	lr

00005748 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    5748:	6843      	ldr	r3, [r0, #4]
    574a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    574c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5750:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5754:	4770      	bx	lr

00005756 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    5756:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    5758:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    575a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    575c:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5760:	b148      	cbz	r0, 5776 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    5762:	7c52      	ldrb	r2, [r2, #17]
    5764:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5766:	2000      	movs	r0, #0
    5768:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    576c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5770:	2201      	movs	r2, #1
    5772:	601a      	str	r2, [r3, #0]
	return 0;
    5774:	4770      	bx	lr
		return -1;
    5776:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    577a:	4770      	bx	lr

0000577c <is_tx_ready.isra.0>:
	return config->uarte_regs;
    577c:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    577e:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5780:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5784:	b940      	cbnz	r0, 5798 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5786:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5788:	079b      	lsls	r3, r3, #30
    578a:	d406      	bmi.n	579a <is_tx_ready.isra.0+0x1e>
    578c:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    5790:	3800      	subs	r0, #0
    5792:	bf18      	it	ne
    5794:	2001      	movne	r0, #1
    5796:	4770      	bx	lr
    5798:	2001      	movs	r0, #1
}
    579a:	4770      	bx	lr

0000579c <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    579c:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    579e:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    57a0:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    57a4:	05c9      	lsls	r1, r1, #23
    57a6:	d518      	bpl.n	57da <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    57a8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    57ac:	b1a9      	cbz	r1, 57da <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    57ae:	f04f 0020 	mov.w	r0, #32
    57b2:	f3ef 8111 	mrs	r1, BASEPRI
    57b6:	f380 8812 	msr	BASEPRI_MAX, r0
    57ba:	f3bf 8f6f 	isb	sy
    57be:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    57c2:	b130      	cbz	r0, 57d2 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57c4:	2000      	movs	r0, #0
    57c6:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    57ca:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57ce:	2001      	movs	r0, #1
    57d0:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    57d2:	f381 8811 	msr	BASEPRI, r1
    57d6:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    57da:	6852      	ldr	r2, [r2, #4]
    57dc:	06d2      	lsls	r2, r2, #27
    57de:	d515      	bpl.n	580c <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    57e0:	f04f 0120 	mov.w	r1, #32
    57e4:	f3ef 8211 	mrs	r2, BASEPRI
    57e8:	f381 8812 	msr	BASEPRI_MAX, r1
    57ec:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    57f0:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    57f4:	b111      	cbz	r1, 57fc <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    57f6:	2100      	movs	r1, #0
    57f8:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    57fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    5800:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    5804:	f382 8811 	msr	BASEPRI, r2
    5808:	f3bf 8f6f 	isb	sy
}
    580c:	4770      	bx	lr

0000580e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    580e:	4770      	bx	lr

00005810 <nrf52_errata_108>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    5810:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5814:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    5818:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    581a:	bf04      	itt	eq
    581c:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    5820:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
}
    5824:	1f83      	subs	r3, r0, #6
    5826:	4258      	negs	r0, r3
    5828:	4158      	adcs	r0, r3
    582a:	4770      	bx	lr

0000582c <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    582c:	4700      	bx	r0

0000582e <nrfx_busy_wait>:
    582e:	f000 b9d3 	b.w	5bd8 <z_impl_k_busy_wait>

00005832 <nrfx_clock_enable>:
{
    5832:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5834:	2000      	movs	r0, #0
    5836:	f7fb fc5b 	bl	10f0 <arch_irq_is_enabled>
    583a:	b918      	cbnz	r0, 5844 <nrfx_clock_enable+0x12>
}
    583c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5840:	f7fb bc32 	b.w	10a8 <arch_irq_enable>
    5844:	bd08      	pop	{r3, pc}

00005846 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    5846:	f000 001f 	and.w	r0, r0, #31
    584a:	0080      	lsls	r0, r0, #2
    584c:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5850:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    5854:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    5858:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    585c:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    5860:	4770      	bx	lr

00005862 <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
    5862:	7b0a      	ldrb	r2, [r1, #12]
{
    5864:	4603      	mov	r3, r0
    switch (p_cb->xfer_desc.type)
    5866:	2a03      	cmp	r2, #3
    5868:	d829      	bhi.n	58be <xfer_completeness_check+0x5c>
    586a:	e8df f002 	tbb	[pc, r2]
    586e:	2521      	.short	0x2521
    5870:	0219      	.short	0x0219
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    5872:	688a      	ldr	r2, [r1, #8]
    5874:	0350      	lsls	r0, r2, #13
    5876:	d504      	bpl.n	5882 <xfer_completeness_check+0x20>
    return p_reg->TXD.AMOUNT;
    5878:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
    587c:	6908      	ldr	r0, [r1, #16]
    587e:	4290      	cmp	r0, r2
    5880:	d107      	bne.n	5892 <xfer_completeness_check+0x30>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    5882:	688a      	ldr	r2, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
    5884:	0352      	lsls	r2, r2, #13
    5886:	d41a      	bmi.n	58be <xfer_completeness_check+0x5c>
    5888:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    588c:	6949      	ldr	r1, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    588e:	4291      	cmp	r1, r2
    5890:	d015      	beq.n	58be <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    5892:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    5894:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    5896:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    589a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    589e:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    58a0:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    58a4:	6908      	ldr	r0, [r1, #16]
    58a6:	4290      	cmp	r0, r2
    58a8:	d1f3      	bne.n	5892 <xfer_completeness_check+0x30>
    return p_reg->RXD.AMOUNT;
    58aa:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    58ae:	e7ed      	b.n	588c <xfer_completeness_check+0x2a>
    return p_reg->TXD.AMOUNT;
    58b0:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    58b4:	6909      	ldr	r1, [r1, #16]
    58b6:	e7ea      	b.n	588e <xfer_completeness_check+0x2c>
    return p_reg->RXD.AMOUNT;
    58b8:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    58bc:	e7fa      	b.n	58b4 <xfer_completeness_check+0x52>
    bool transfer_complete = true;
    58be:	2001      	movs	r0, #1
}
    58c0:	4770      	bx	lr

000058c2 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    58c2:	f7fe b8c9 	b.w	3a58 <_DoInit>

000058c6 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    58c6:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    58c8:	f7ff fffb 	bl	58c2 <SEGGER_RTT_Init>

	return 0;
}
    58cc:	2000      	movs	r0, #0
    58ce:	bd08      	pop	{r3, pc}

000058d0 <z_device_state_init>:
}
    58d0:	4770      	bx	lr

000058d2 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    58d2:	b138      	cbz	r0, 58e4 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    58d4:	68c3      	ldr	r3, [r0, #12]
    58d6:	8818      	ldrh	r0, [r3, #0]
    58d8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    58dc:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    58e0:	4258      	negs	r0, r3
    58e2:	4158      	adcs	r0, r3
}
    58e4:	4770      	bx	lr

000058e6 <arch_system_halt>:
	__asm__ volatile(
    58e6:	f04f 0220 	mov.w	r2, #32
    58ea:	f3ef 8311 	mrs	r3, BASEPRI
    58ee:	f382 8812 	msr	BASEPRI_MAX, r2
    58f2:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    58f6:	e7fe      	b.n	58f6 <arch_system_halt+0x10>

000058f8 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    58f8:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    58fa:	f7ff fff4 	bl	58e6 <arch_system_halt>

000058fe <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    58fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5900:	4605      	mov	r5, r0
    5902:	460e      	mov	r6, r1
    5904:	f04f 0320 	mov.w	r3, #32
    5908:	f3ef 8711 	mrs	r7, BASEPRI
    590c:	f383 8812 	msr	BASEPRI_MAX, r3
    5910:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5914:	f7fe fef8 	bl	4708 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5918:	4631      	mov	r1, r6
    591a:	4604      	mov	r4, r0
    591c:	4628      	mov	r0, r5
    591e:	f7ff ffeb 	bl	58f8 <k_sys_fatal_error_handler>
	__asm__ volatile(
    5922:	f387 8811 	msr	BASEPRI, r7
    5926:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    592a:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    592c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5930:	f7fb be14 	b.w	155c <z_impl_k_thread_abort>

00005934 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5934:	f3ef 8005 	mrs	r0, IPSR
}
    5938:	3800      	subs	r0, #0
    593a:	bf18      	it	ne
    593c:	2001      	movne	r0, #1
    593e:	4770      	bx	lr

00005940 <z_impl_k_thread_name_set>:
}
    5940:	f06f 0057 	mvn.w	r0, #87	; 0x57
    5944:	4770      	bx	lr

00005946 <z_impl_k_thread_start>:
	z_sched_start(thread);
    5946:	f7fe bd73 	b.w	4430 <z_sched_start>

0000594a <z_pm_save_idle_exit>:
{
    594a:	b508      	push	{r3, lr}
	pm_system_resume();
    594c:	f7fb fa72 	bl	e34 <pm_system_resume>
}
    5950:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    5954:	f7ff bf5b 	b.w	580e <sys_clock_idle_exit>

00005958 <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    5958:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    595a:	2301      	movs	r3, #1
    595c:	408b      	lsls	r3, r1
    595e:	ea22 0303 	bic.w	r3, r2, r3
    5962:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    5964:	fa22 f001 	lsr.w	r0, r2, r1
}
    5968:	f000 0001 	and.w	r0, r0, #1
    596c:	4770      	bx	lr

0000596e <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    596e:	b120      	cbz	r0, 597a <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    5970:	2200      	movs	r2, #0
    5972:	4611      	mov	r1, r2
    5974:	3088      	adds	r0, #136	; 0x88
    5976:	f000 b8ce 	b.w	5b16 <z_sched_wake>
}
    597a:	4770      	bx	lr

0000597c <work_timeout>:
{
    597c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    597e:	4604      	mov	r4, r0
	__asm__ volatile(
    5980:	f04f 0320 	mov.w	r3, #32
    5984:	f3ef 8511 	mrs	r5, BASEPRI
    5988:	f383 8812 	msr	BASEPRI_MAX, r3
    598c:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    5990:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    5992:	f1a0 0610 	sub.w	r6, r0, #16
    5996:	2103      	movs	r1, #3
    5998:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    599a:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    599c:	f7ff ffdc 	bl	5958 <flag_test_and_clear>
    59a0:	b128      	cbz	r0, 59ae <work_timeout+0x32>
		queue = dw->queue;
    59a2:	69a3      	ldr	r3, [r4, #24]
    59a4:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    59a6:	a901      	add	r1, sp, #4
    59a8:	4630      	mov	r0, r6
    59aa:	f7fe fb4d 	bl	4048 <submit_to_queue_locked>
	__asm__ volatile(
    59ae:	f385 8811 	msr	BASEPRI, r5
    59b2:	f3bf 8f6f 	isb	sy
}
    59b6:	b002      	add	sp, #8
    59b8:	bd70      	pop	{r4, r5, r6, pc}

000059ba <k_work_init_delayable>:
{
    59ba:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    59bc:	2230      	movs	r2, #48	; 0x30
{
    59be:	4604      	mov	r4, r0
    59c0:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    59c2:	2100      	movs	r1, #0
    59c4:	f7ff fa73 	bl	4eae <memset>
    59c8:	f44f 7380 	mov.w	r3, #256	; 0x100
    59cc:	6065      	str	r5, [r4, #4]
    59ce:	60e3      	str	r3, [r4, #12]
}
    59d0:	bd38      	pop	{r3, r4, r5, pc}

000059d2 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    59d2:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    59d6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    59d8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    59da:	2300      	movs	r3, #0
	node->prev = NULL;
    59dc:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    59e0:	4770      	bx	lr

000059e2 <unpend_thread_no_timeout>:
{
    59e2:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    59e4:	f7ff fff5 	bl	59d2 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    59e8:	7b43      	ldrb	r3, [r0, #13]
    59ea:	f023 0302 	bic.w	r3, r3, #2
    59ee:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    59f0:	2300      	movs	r3, #0
    59f2:	6083      	str	r3, [r0, #8]
}
    59f4:	bd08      	pop	{r3, pc}

000059f6 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    59f6:	4603      	mov	r3, r0
    59f8:	b920      	cbnz	r0, 5a04 <z_reschedule_irqlock+0xe>
    59fa:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    59fe:	b90a      	cbnz	r2, 5a04 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    5a00:	f7fb bbc4 	b.w	118c <arch_swap>
    5a04:	f383 8811 	msr	BASEPRI, r3
    5a08:	f3bf 8f6f 	isb	sy
}
    5a0c:	4770      	bx	lr

00005a0e <z_reschedule_unlocked>:
	__asm__ volatile(
    5a0e:	f04f 0320 	mov.w	r3, #32
    5a12:	f3ef 8011 	mrs	r0, BASEPRI
    5a16:	f383 8812 	msr	BASEPRI_MAX, r3
    5a1a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5a1e:	f7ff bfea 	b.w	59f6 <z_reschedule_irqlock>

00005a22 <z_priq_dumb_best>:
{
    5a22:	4603      	mov	r3, r0
	return list->head == list;
    5a24:	6800      	ldr	r0, [r0, #0]
}
    5a26:	4283      	cmp	r3, r0
    5a28:	bf08      	it	eq
    5a2a:	2000      	moveq	r0, #0
    5a2c:	4770      	bx	lr

00005a2e <z_ready_thread>:
{
    5a2e:	b510      	push	{r4, lr}
    5a30:	f04f 0320 	mov.w	r3, #32
    5a34:	f3ef 8411 	mrs	r4, BASEPRI
    5a38:	f383 8812 	msr	BASEPRI_MAX, r3
    5a3c:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    5a40:	f7fe fcc0 	bl	43c4 <ready_thread>
	__asm__ volatile(
    5a44:	f384 8811 	msr	BASEPRI, r4
    5a48:	f3bf 8f6f 	isb	sy
}
    5a4c:	bd10      	pop	{r4, pc}

00005a4e <z_thread_timeout>:
{
    5a4e:	b510      	push	{r4, lr}
    5a50:	4601      	mov	r1, r0
	__asm__ volatile(
    5a52:	f04f 0320 	mov.w	r3, #32
    5a56:	f3ef 8411 	mrs	r4, BASEPRI
    5a5a:	f383 8812 	msr	BASEPRI_MAX, r3
    5a5e:	f3bf 8f6f 	isb	sy
		if (!killed) {
    5a62:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    5a66:	f013 0f28 	tst.w	r3, #40	; 0x28
    5a6a:	d10d      	bne.n	5a88 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    5a6c:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    5a70:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    5a72:	b10b      	cbz	r3, 5a78 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    5a74:	f7ff ffb5 	bl	59e2 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5a78:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    5a7c:	f023 0314 	bic.w	r3, r3, #20
    5a80:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    5a84:	f7fe fc9e 	bl	43c4 <ready_thread>
	__asm__ volatile(
    5a88:	f384 8811 	msr	BASEPRI, r4
    5a8c:	f3bf 8f6f 	isb	sy
}
    5a90:	bd10      	pop	{r4, pc}

00005a92 <add_to_waitq_locked>:
{
    5a92:	b538      	push	{r3, r4, r5, lr}
    5a94:	4604      	mov	r4, r0
    5a96:	460d      	mov	r5, r1
	unready_thread(thread);
    5a98:	f7fe fce8 	bl	446c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5a9c:	7b63      	ldrb	r3, [r4, #13]
    5a9e:	f043 0302 	orr.w	r3, r3, #2
    5aa2:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    5aa4:	b195      	cbz	r5, 5acc <add_to_waitq_locked+0x3a>
    5aa6:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    5aa8:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5aaa:	429d      	cmp	r5, r3
    5aac:	d015      	beq.n	5ada <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5aae:	b1a3      	cbz	r3, 5ada <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    5ab0:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5ab4:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    5ab8:	4291      	cmp	r1, r2
    5aba:	d008      	beq.n	5ace <add_to_waitq_locked+0x3c>
		return b2 - b1;
    5abc:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    5abe:	2a00      	cmp	r2, #0
    5ac0:	dd05      	ble.n	5ace <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    5ac2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5ac4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5ac8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5aca:	605c      	str	r4, [r3, #4]
}
    5acc:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    5ace:	686a      	ldr	r2, [r5, #4]
    5ad0:	4293      	cmp	r3, r2
    5ad2:	d002      	beq.n	5ada <add_to_waitq_locked+0x48>
    5ad4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5ad6:	2b00      	cmp	r3, #0
    5ad8:	d1ec      	bne.n	5ab4 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    5ada:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    5adc:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5ae0:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5ae2:	606c      	str	r4, [r5, #4]
}
    5ae4:	e7f2      	b.n	5acc <add_to_waitq_locked+0x3a>

00005ae6 <z_unpend_first_thread>:
{
    5ae6:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5ae8:	f04f 0320 	mov.w	r3, #32
    5aec:	f3ef 8511 	mrs	r5, BASEPRI
    5af0:	f383 8812 	msr	BASEPRI_MAX, r3
    5af4:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    5af8:	f7ff ff93 	bl	5a22 <z_priq_dumb_best>
		if (thread != NULL) {
    5afc:	4604      	mov	r4, r0
    5afe:	b120      	cbz	r0, 5b0a <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    5b00:	f7ff ff6f 	bl	59e2 <unpend_thread_no_timeout>
    5b04:	3018      	adds	r0, #24
    5b06:	f000 f823 	bl	5b50 <z_abort_timeout>
	__asm__ volatile(
    5b0a:	f385 8811 	msr	BASEPRI, r5
    5b0e:	f3bf 8f6f 	isb	sy
}
    5b12:	4620      	mov	r0, r4
    5b14:	bd38      	pop	{r3, r4, r5, pc}

00005b16 <z_sched_wake>:
{
    5b16:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5b18:	f04f 0320 	mov.w	r3, #32
    5b1c:	f3ef 8511 	mrs	r5, BASEPRI
    5b20:	f383 8812 	msr	BASEPRI_MAX, r3
    5b24:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    5b28:	f7ff ff7b 	bl	5a22 <z_priq_dumb_best>
		if (thread != NULL) {
    5b2c:	4604      	mov	r4, r0
    5b2e:	b150      	cbz	r0, 5b46 <z_sched_wake+0x30>
    5b30:	6781      	str	r1, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    5b32:	6142      	str	r2, [r0, #20]
			unpend_thread_no_timeout(thread);
    5b34:	f7ff ff55 	bl	59e2 <unpend_thread_no_timeout>
    5b38:	3018      	adds	r0, #24
    5b3a:	f000 f809 	bl	5b50 <z_abort_timeout>
			ready_thread(thread);
    5b3e:	4620      	mov	r0, r4
    5b40:	f7fe fc40 	bl	43c4 <ready_thread>
			ret = true;
    5b44:	2001      	movs	r0, #1
	__asm__ volatile(
    5b46:	f385 8811 	msr	BASEPRI, r5
    5b4a:	f3bf 8f6f 	isb	sy
}
    5b4e:	bd38      	pop	{r3, r4, r5, pc}

00005b50 <z_abort_timeout>:
{
    5b50:	b510      	push	{r4, lr}
	__asm__ volatile(
    5b52:	f04f 0220 	mov.w	r2, #32
    5b56:	f3ef 8411 	mrs	r4, BASEPRI
    5b5a:	f382 8812 	msr	BASEPRI_MAX, r2
    5b5e:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    5b62:	6803      	ldr	r3, [r0, #0]
    5b64:	b13b      	cbz	r3, 5b76 <z_abort_timeout+0x26>
			remove_timeout(to);
    5b66:	f7fe fe83 	bl	4870 <remove_timeout>
			ret = 0;
    5b6a:	2000      	movs	r0, #0
	__asm__ volatile(
    5b6c:	f384 8811 	msr	BASEPRI, r4
    5b70:	f3bf 8f6f 	isb	sy
}
    5b74:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    5b76:	f06f 0015 	mvn.w	r0, #21
    5b7a:	e7f7      	b.n	5b6c <z_abort_timeout+0x1c>

00005b7c <z_get_next_timeout_expiry>:
{
    5b7c:	b510      	push	{r4, lr}
	__asm__ volatile(
    5b7e:	f04f 0320 	mov.w	r3, #32
    5b82:	f3ef 8411 	mrs	r4, BASEPRI
    5b86:	f383 8812 	msr	BASEPRI_MAX, r3
    5b8a:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    5b8e:	f7fe fe49 	bl	4824 <next_timeout>
	__asm__ volatile(
    5b92:	f384 8811 	msr	BASEPRI, r4
    5b96:	f3bf 8f6f 	isb	sy
}
    5b9a:	bd10      	pop	{r4, pc}

00005b9c <z_set_timeout_expiry>:
{
    5b9c:	b570      	push	{r4, r5, r6, lr}
    5b9e:	4604      	mov	r4, r0
    5ba0:	460d      	mov	r5, r1
	__asm__ volatile(
    5ba2:	f04f 0320 	mov.w	r3, #32
    5ba6:	f3ef 8611 	mrs	r6, BASEPRI
    5baa:	f383 8812 	msr	BASEPRI_MAX, r3
    5bae:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    5bb2:	f7fe fe37 	bl	4824 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5bb6:	2801      	cmp	r0, #1
    5bb8:	dd05      	ble.n	5bc6 <z_set_timeout_expiry+0x2a>
    5bba:	42a0      	cmp	r0, r4
    5bbc:	db03      	blt.n	5bc6 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5bbe:	4629      	mov	r1, r5
    5bc0:	4620      	mov	r0, r4
    5bc2:	f7fc fe2f 	bl	2824 <sys_clock_set_timeout>
	__asm__ volatile(
    5bc6:	f386 8811 	msr	BASEPRI, r6
    5bca:	f3bf 8f6f 	isb	sy
}
    5bce:	bd70      	pop	{r4, r5, r6, pc}

00005bd0 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5bd0:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5bd2:	f7fe ff3d 	bl	4a50 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5bd6:	bd08      	pop	{r3, pc}

00005bd8 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5bd8:	b108      	cbz	r0, 5bde <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5bda:	f7fb bdb1 	b.w	1740 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5bde:	4770      	bx	lr

00005be0 <main>:
	return sys_clock_cycle_get_64();
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
    5be0:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
    5be2:	4770      	bx	lr

00005be4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    5be4:	f7fc be76 	b.w	28d4 <SystemInit>
