#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug  9 21:05:54 2023
# Process ID: 15256
# Current directory: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Col_pipeline/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/max_pool_1/xsim_script.tcl}
# Log file: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Col_pipeline/sim/verilog/xsim.log
# Journal file: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Col_pipeline/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/max_pool_1/xsim_script.tcl
source max_pool_1.tcl
