{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465482636430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465482636508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 09:30:36 2016 " "Processing started: Thu Jun 09 09:30:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465482636508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465482636508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_arduino -c DE0_NANO_SOC_arduino " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_arduino -c DE0_NANO_SOC_arduino" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465482636508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465482637396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom_musical.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom_musical.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_musical " "Found entity 1: rom_musical" {  } { { "modules/rom_musical.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/modules/rom_musical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glue-Behavioral " "Found design unit 1: glue-Behavioral" {  } { { "glue.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/glue.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659890 ""} { "Info" "ISGN_ENTITY_NAME" "1 glue " "Found entity 1: glue" {  } { { "glue.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/glue.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/simotor_v.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/pid/simotor_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 simotor_v " "Found entity 1: simotor_v" {  } { { "soc/pid/simotor_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/simotor_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/simotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/pid/simotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simotor-syn " "Found design unit 1: simotor-syn" {  } { { "soc/pid/simotor.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/simotor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""} { "Info" "ISGN_ENTITY_NAME" "1 simotor " "Found entity 1: simotor" {  } { { "soc/pid/simotor.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/simotor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/rotary_decoder_v.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/pid/rotary_decoder_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder_v " "Found entity 1: rotary_decoder_v" {  } { { "soc/pid/rotary_decoder_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/rotary_decoder_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/rotary_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/pid/rotary_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotary_decoder-syn " "Found design unit 1: rotary_decoder-syn" {  } { { "soc/pid/rotary_decoder.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/rotary_decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder " "Found entity 1: rotary_decoder" {  } { { "soc/pid/rotary_decoder.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/rotary_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/pid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/pid/pid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid-arch " "Found design unit 1: pid-arch" {  } { { "soc/pid/pid.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/pid.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "soc/pid/pid.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/pid.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KP Kp ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KP\" differs only in case from object \"Kp\" in the same scope" {  } { { "soc/pid/ctrlpid_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KI Ki ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KI\" differs only in case from object \"Ki\" in the same scope" {  } { { "soc/pid/ctrlpid_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KD Kd ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KD\" differs only in case from object \"Kd\" in the same scope" {  } { { "soc/pid/ctrlpid_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/ctrlpid_v.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/pid/ctrlpid_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid_v " "Found entity 1: ctrlpid_v" {  } { { "soc/pid/ctrlpid_v.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid_v.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/pid/ctrlpid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/pid/ctrlpid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlpid-syn " "Found design unit 1: ctrlpid-syn" {  } { { "soc/pid/ctrlpid.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid " "Found entity 1: ctrlpid" {  } { { "soc/pid/ctrlpid.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/pid/ctrlpid.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "soc/timer.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/timer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "soc/timer.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "soc/spi.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/spi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "soc/spi.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/spi.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/sio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/sio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sio-Behavioral " "Found design unit 1: sio-Behavioral" {  } { { "soc/sio.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/sio.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""} { "Info" "ISGN_ENTITY_NAME" "1 sio " "Found entity 1: sio" {  } { { "soc/sio.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/sio.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-arch " "Found design unit 1: gpio-arch" {  } { { "soc/gpio.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/gpio.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "soc/gpio.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/soc/gpio.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bootloader/defs_bootblock.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generic/bootloader/defs_bootblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_block_pack " "Found design unit 1: boot_block_pack" {  } { { "generic/bootloader/defs_bootblock.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bootloader/defs_bootblock.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bootloader/boot_sio_rv32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generic/bootloader/boot_sio_rv32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_rv32el " "Found design unit 1: boot_sio_rv32el" {  } { { "generic/bootloader/boot_sio_rv32el.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bootloader/boot_sio_rv32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bootloader/boot_sio_mi32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generic/bootloader/boot_sio_mi32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32el " "Found design unit 1: boot_sio_mi32el" {  } { { "generic/bootloader/boot_sio_mi32el.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bootloader/boot_sio_mi32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bootloader/boot_sio_mi32eb.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generic/bootloader/boot_sio_mi32eb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32eb " "Found design unit 1: boot_sio_mi32eb" {  } { { "generic/bootloader/boot_sio_mi32eb.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bootloader/boot_sio_mi32eb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bootloader/boot_rom_mi32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file generic/bootloader/boot_rom_mi32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_rom_mi32el " "Found design unit 1: boot_rom_mi32el" {  } { { "generic/bootloader/boot_rom_mi32el.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bootloader/boot_rom_mi32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/reg1w2r.vhd(56) " "Unrecognized synthesis attribute \"ram_style\" at generic/reg1w2r.vhd(56)" {  } { { "generic/reg1w2r.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/reg1w2r.vhd" 56 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/reg1w2r.vhd(57) " "Unrecognized synthesis attribute \"ram_style\" at generic/reg1w2r.vhd(57)" {  } { { "generic/reg1w2r.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/reg1w2r.vhd" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/reg1w2r.vhd(58) " "Unrecognized synthesis attribute \"ram_style\" at generic/reg1w2r.vhd(58)" {  } { { "generic/reg1w2r.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/reg1w2r.vhd" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/reg1w2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic/reg1w2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1w2r-Behavioral " "Found design unit 1: reg1w2r-Behavioral" {  } { { "generic/reg1w2r.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/reg1w2r.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1w2r " "Found entity 1: reg1w2r" {  } { { "generic/reg1w2r.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/reg1w2r.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/glue_bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic/glue_bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glue_bram-Behavioral " "Found design unit 1: glue_bram-Behavioral" {  } { { "generic/glue_bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/glue_bram.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659972 ""} { "Info" "ISGN_ENTITY_NAME" "1 glue_bram " "Found entity 1: glue_bram" {  } { { "generic/glue_bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/glue_bram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659972 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/bram.vhd(137) " "Unrecognized synthesis attribute \"ram_style\" at generic/bram.vhd(137)" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/bram.vhd(138) " "Unrecognized synthesis attribute \"ram_style\" at generic/bram.vhd(138)" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659976 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/bram.vhd(139) " "Unrecognized synthesis attribute \"ram_style\" at generic/bram.vhd(139)" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659976 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style generic/bram.vhd(140) " "Unrecognized synthesis attribute \"ram_style\" at generic/bram.vhd(140)" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465482659976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic/bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-x " "Found design unit 1: bram-x" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659977 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "generic/bram.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic/bptrace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic/bptrace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bptrace-Structure " "Found design unit 1: bptrace-Structure" {  } { { "generic/bptrace.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bptrace.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659982 ""} { "Info" "ISGN_ENTITY_NAME" "1 bptrace " "Found entity 1: bptrace" {  } { { "generic/bptrace.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/generic/bptrace.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-Behavioral " "Found design unit 1: shift-Behavioral" {  } { { "cpu/shift.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/shift.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659985 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "cpu/shift.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/shift.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-Behavioral " "Found design unit 1: pipeline-Behavioral" {  } { { "cpu/pipeline.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/pipeline.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659994 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "cpu/pipeline.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/pipeline.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/loadalign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/loadalign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadalign-Behavioral " "Found design unit 1: loadalign-Behavioral" {  } { { "cpu/loadalign.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/loadalign.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659998 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadalign " "Found entity 1: loadalign" {  } { { "cpu/loadalign.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/loadalign.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482659998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482659998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/idecode_rv32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/idecode_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_rv32-Behavioral " "Found design unit 1: idecode_rv32-Behavioral" {  } { { "cpu/idecode_rv32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/idecode_rv32.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660002 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_rv32 " "Found entity 1: idecode_rv32" {  } { { "cpu/idecode_rv32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/idecode_rv32.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/idecode_mi32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/idecode_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_mi32-Behavioral " "Found design unit 1: idecode_mi32-Behavioral" {  } { { "cpu/idecode_mi32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/idecode_mi32.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_mi32 " "Found entity 1: idecode_mi32" {  } { { "cpu/idecode_mi32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/idecode_mi32.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defs_rv32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/defs_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pack " "Found design unit 1: rv32_pack" {  } { { "cpu/defs_rv32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/defs_rv32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defs_mi32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/defs_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi32_pack " "Found design unit 1: mi32_pack" {  } { { "cpu/defs_mi32.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/defs_mi32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defs_f32c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu/defs_f32c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f32c_pack " "Found design unit 1: f32c_pack" {  } { { "cpu/defs_f32c.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/defs_f32c.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f32c_pack-body " "Found design unit 2: f32c_pack-body" {  } { { "cpu/defs_f32c.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/defs_f32c.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-x " "Found design unit 1: debug-x" {  } { { "cpu/debug.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/debug.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "cpu/debug.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/debug.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/alu.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/cpu/alu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera/de0nano/clocks/pll_50m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera/de0nano/clocks/pll_50m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50m-SYN " "Found design unit 1: pll_50m-SYN" {  } { { "altera/de0nano/clocks/pll_50m.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/altera/de0nano/clocks/pll_50m.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50m " "Found entity 1: pll_50m" {  } { { "altera/de0nano/clocks/pll_50m.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/altera/de0nano/clocks/pll_50m.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465482660019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_arduino.v 1 1 " "Using design file de0_nano_soc_arduino.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_arduino " "Found entity 1: DE0_NANO_SOC_arduino" {  } { { "de0_nano_soc_arduino.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/de0_nano_soc_arduino.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465482660258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465482660258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in_adress de0_nano_soc_arduino.v(124) " "Verilog HDL error at de0_nano_soc_arduino.v(124): object \"in_adress\" is not declared" {  } { { "de0_nano_soc_arduino.v" "" { Text "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/de0_nano_soc_arduino.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1465482660273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/DE0_NANO_SOC_arduino.map.smsg " "Generated suppressed messages file C:/Users/hogar/Documents/Trabajo FPGAs/Proyectos/Tetrisv2/DE0_NANO_SOC_arduino.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465482660428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465482660519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 09 09:31:00 2016 " "Processing ended: Thu Jun 09 09:31:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465482660519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465482660519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465482660519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465482660519 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 9 s " "Quartus II Flow was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465482661193 ""}
