#ChipScope Pro Analyzer Project File, Version 3.0
#Tue Jul 08 15:36:54 EDT 2008
device.2.configFileDir=D\:\\Telops\\Common_HDL\\DDR_Ctrl\\Active-HDL\\Workspace\\workspace\\MIG_tests\\implement\\ver1\\rev1
device.2.configFilename=mig_dataproc_top_merge_chipscope.bit
device.3.configFileDir=D\:\\Telops\\Common_HDL\\DDR_Ctrl\\Active-HDL\\Workspace\\workspace\\MIG_tests\\implement\\ver1\\rev1
device.3.configFilename=mig_dataproc_top_merge_chipscope.bit
deviceChain.deviceName0=XCF32P
deviceChain.deviceName1=XCF32P
deviceChain.deviceName2=XC4VFX100
deviceChain.deviceName3=XC4VFX100
deviceChain.iRLength0=16
deviceChain.iRLength1=16
deviceChain.iRLength2=14
deviceChain.iRLength3=14
deviceChain.name0=MyDevice0
deviceChain.name1=MyDevice1
deviceChain.name2=MyDevice2
deviceChain.name3=MyDevice3
deviceIds=f5059093f505909301ee409301ee4093
import.certifyIdx=-1
import.dir=D\:\\Telops\\Common_HDL\\DDR_Ctrl\\Active-HDL\\Workspace\\workspace\\MIG_tests\\chipscope\\
import.filename=MIG_dataproc_top.cdc
import.unitDeviceIdx=1
mdiAreaHeight=0.8151618398637138
mdiAreaHeightLast=0.6729131175468483
mdiCount=4
mdiDevice0=2
mdiDevice1=2
mdiDevice2=3
mdiDevice3=3
mdiType0=1
mdiType1=0
mdiType2=0
mdiType3=1
mdiUnit0=0
mdiUnit1=0
mdiUnit2=0
mdiUnit3=0
navigatorHeight=0.21039182282793867
navigatorHeightLast=0.15076660988074958
navigatorWidth=0.22053231939163498
navigatorWidthLast=0.22053231939163498
unit.-1.-1.username=
unit.2.0.0.HEIGHT0=0.21698113
unit.2.0.0.TriggerRow0=1
unit.2.0.0.TriggerRow1=1
unit.2.0.0.TriggerRow2=1
unit.2.0.0.WIDTH0=1.1024793
unit.2.0.0.X0=0.0
unit.2.0.0.Y0=0.0
unit.2.0.1.HEIGHT1=0.7484277
unit.2.0.1.WIDTH1=1.1024793
unit.2.0.1.X1=0.0
unit.2.0.1.Y1=0.21698113
unit.2.0.MFBitsA0=XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
unit.2.0.MFBitsB0=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
unit.2.0.MFCompareA0=0
unit.2.0.MFCompareB0=999
unit.2.0.MFCount=1
unit.2.0.MFDisplay0=0
unit.2.0.MFEventType0=3
unit.2.0.SQCondition=All Data
unit.2.0.SQContiguous0=0
unit.2.0.SequencerOn=0
unit.2.0.TCActive=0
unit.2.0.TCAdvanced0=0
unit.2.0.TCCondition0_0=M0
unit.2.0.TCCondition0_1=
unit.2.0.TCConditionType0=0
unit.2.0.TCCount=1
unit.2.0.TCEventCount0=1
unit.2.0.TCEventType0=3
unit.2.0.TCName0=TriggerCondition0
unit.2.0.TCOutputEnable0=0
unit.2.0.TCOutputHigh0=1
unit.2.0.TCOutputMode0=0
unit.2.0.browser_tree_state<Data\ Port>=1
unit.2.0.coretype=ILA
unit.2.0.eventCount0=1
unit.2.0.port.-1.b.0.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.2.0.port.-1.b.0.channellist=1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
unit.2.0.port.-1.b.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.0.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.2.0.port.-1.b.0.orderindex=-1
unit.2.0.port.-1.b.0.radix=Hex
unit.2.0.port.-1.b.0.signedOffset=0.0
unit.2.0.port.-1.b.0.signedPrecision=0
unit.2.0.port.-1.b.0.signedScaleFactor=1.0
unit.2.0.port.-1.b.0.tokencount=0
unit.2.0.port.-1.b.0.unsignedOffset=0.0
unit.2.0.port.-1.b.0.unsignedPrecision=0
unit.2.0.port.-1.b.0.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.0.visible=1
unit.2.0.port.-1.b.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.2.0.port.-1.b.1.channellist=19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
unit.2.0.port.-1.b.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.1.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.2.0.port.-1.b.1.orderindex=-1
unit.2.0.port.-1.b.1.radix=Hex
unit.2.0.port.-1.b.1.signedOffset=0.0
unit.2.0.port.-1.b.1.signedPrecision=0
unit.2.0.port.-1.b.1.signedScaleFactor=1.0
unit.2.0.port.-1.b.1.tokencount=0
unit.2.0.port.-1.b.1.unsignedOffset=0.0
unit.2.0.port.-1.b.1.unsignedPrecision=0
unit.2.0.port.-1.b.1.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.1.visible=1
unit.2.0.port.-1.b.10.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count
unit.2.0.port.-1.b.10.channellist=69 70 71 72 73 74
unit.2.0.port.-1.b.10.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.10.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count
unit.2.0.port.-1.b.10.orderindex=-1
unit.2.0.port.-1.b.10.radix=Hex
unit.2.0.port.-1.b.10.signedOffset=0.0
unit.2.0.port.-1.b.10.signedPrecision=0
unit.2.0.port.-1.b.10.signedScaleFactor=1.0
unit.2.0.port.-1.b.10.tokencount=0
unit.2.0.port.-1.b.10.unsignedOffset=0.0
unit.2.0.port.-1.b.10.unsignedPrecision=0
unit.2.0.port.-1.b.10.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.10.visible=1
unit.2.0.port.-1.b.11.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc
unit.2.0.port.-1.b.11.channellist=61 62
unit.2.0.port.-1.b.11.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.11.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc
unit.2.0.port.-1.b.11.orderindex=-1
unit.2.0.port.-1.b.11.radix=Hex
unit.2.0.port.-1.b.11.signedOffset=0.0
unit.2.0.port.-1.b.11.signedPrecision=0
unit.2.0.port.-1.b.11.signedScaleFactor=1.0
unit.2.0.port.-1.b.11.tokencount=0
unit.2.0.port.-1.b.11.unsignedOffset=0.0
unit.2.0.port.-1.b.11.unsignedPrecision=0
unit.2.0.port.-1.b.11.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.11.visible=1
unit.2.0.port.-1.b.12.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.2.0.port.-1.b.12.channellist=39 40 41 42 43
unit.2.0.port.-1.b.12.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.12.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.2.0.port.-1.b.12.orderindex=-1
unit.2.0.port.-1.b.12.radix=Hex
unit.2.0.port.-1.b.12.signedOffset=0.0
unit.2.0.port.-1.b.12.signedPrecision=0
unit.2.0.port.-1.b.12.signedScaleFactor=1.0
unit.2.0.port.-1.b.12.tokencount=0
unit.2.0.port.-1.b.12.unsignedOffset=0.0
unit.2.0.port.-1.b.12.unsignedPrecision=0
unit.2.0.port.-1.b.12.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.12.visible=1
unit.2.0.port.-1.b.13.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.2.0.port.-1.b.13.channellist=47 48 49 50
unit.2.0.port.-1.b.13.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.13.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.2.0.port.-1.b.13.orderindex=-1
unit.2.0.port.-1.b.13.radix=Hex
unit.2.0.port.-1.b.13.signedOffset=0.0
unit.2.0.port.-1.b.13.signedPrecision=0
unit.2.0.port.-1.b.13.signedScaleFactor=1.0
unit.2.0.port.-1.b.13.tokencount=0
unit.2.0.port.-1.b.13.unsignedOffset=0.0
unit.2.0.port.-1.b.13.unsignedPrecision=0
unit.2.0.port.-1.b.13.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.13.visible=1
unit.2.0.port.-1.b.14.alias=DataPort
unit.2.0.port.-1.b.14.channellist=67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
unit.2.0.port.-1.b.14.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.14.name=DataPort
unit.2.0.port.-1.b.14.orderindex=-1
unit.2.0.port.-1.b.14.radix=Hex
unit.2.0.port.-1.b.14.signedOffset=0.0
unit.2.0.port.-1.b.14.signedPrecision=0
unit.2.0.port.-1.b.14.signedScaleFactor=1.0
unit.2.0.port.-1.b.14.tokencount=0
unit.2.0.port.-1.b.14.unsignedOffset=0.0
unit.2.0.port.-1.b.14.unsignedPrecision=0
unit.2.0.port.-1.b.14.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.14.visible=1
unit.2.0.port.-1.b.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen
unit.2.0.port.-1.b.2.channellist=54 55 56 63 64 65 66
unit.2.0.port.-1.b.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.2.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen
unit.2.0.port.-1.b.2.orderindex=-1
unit.2.0.port.-1.b.2.radix=Hex
unit.2.0.port.-1.b.2.signedOffset=0.0
unit.2.0.port.-1.b.2.signedPrecision=0
unit.2.0.port.-1.b.2.signedScaleFactor=1.0
unit.2.0.port.-1.b.2.tokencount=0
unit.2.0.port.-1.b.2.unsignedOffset=0.0
unit.2.0.port.-1.b.2.unsignedPrecision=0
unit.2.0.port.-1.b.2.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.2.visible=1
unit.2.0.port.-1.b.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r
unit.2.0.port.-1.b.3.channellist=104 105 106 107
unit.2.0.port.-1.b.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.3.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r
unit.2.0.port.-1.b.3.orderindex=-1
unit.2.0.port.-1.b.3.radix=Hex
unit.2.0.port.-1.b.3.signedOffset=0.0
unit.2.0.port.-1.b.3.signedPrecision=0
unit.2.0.port.-1.b.3.signedScaleFactor=1.0
unit.2.0.port.-1.b.3.tokencount=0
unit.2.0.port.-1.b.3.unsignedOffset=0.0
unit.2.0.port.-1.b.3.unsignedPrecision=0
unit.2.0.port.-1.b.3.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.3.visible=1
unit.2.0.port.-1.b.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int
unit.2.0.port.-1.b.4.channellist=98 99 100 101
unit.2.0.port.-1.b.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.4.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int
unit.2.0.port.-1.b.4.orderindex=-1
unit.2.0.port.-1.b.4.radix=Hex
unit.2.0.port.-1.b.4.signedOffset=0.0
unit.2.0.port.-1.b.4.signedPrecision=0
unit.2.0.port.-1.b.4.signedScaleFactor=1.0
unit.2.0.port.-1.b.4.tokencount=0
unit.2.0.port.-1.b.4.unsignedOffset=0.0
unit.2.0.port.-1.b.4.unsignedPrecision=0
unit.2.0.port.-1.b.4.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.4.visible=1
unit.2.0.port.-1.b.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE
unit.2.0.port.-1.b.5.channellist=111 112 113 114
unit.2.0.port.-1.b.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.5.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE
unit.2.0.port.-1.b.5.orderindex=-1
unit.2.0.port.-1.b.5.radix=Hex
unit.2.0.port.-1.b.5.signedOffset=0.0
unit.2.0.port.-1.b.5.signedPrecision=0
unit.2.0.port.-1.b.5.signedScaleFactor=1.0
unit.2.0.port.-1.b.5.tokencount=0
unit.2.0.port.-1.b.5.unsignedOffset=0.0
unit.2.0.port.-1.b.5.unsignedPrecision=0
unit.2.0.port.-1.b.5.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.5.visible=1
unit.2.0.port.-1.b.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC
unit.2.0.port.-1.b.6.channellist=115 116 117 118
unit.2.0.port.-1.b.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.6.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC
unit.2.0.port.-1.b.6.orderindex=-1
unit.2.0.port.-1.b.6.radix=Hex
unit.2.0.port.-1.b.6.signedOffset=0.0
unit.2.0.port.-1.b.6.signedPrecision=0
unit.2.0.port.-1.b.6.signedScaleFactor=1.0
unit.2.0.port.-1.b.6.tokencount=0
unit.2.0.port.-1.b.6.unsignedOffset=0.0
unit.2.0.port.-1.b.6.unsignedPrecision=0
unit.2.0.port.-1.b.6.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.6.visible=1
unit.2.0.port.-1.b.7.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count
unit.2.0.port.-1.b.7.channellist=57 58 59 60
unit.2.0.port.-1.b.7.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.7.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count
unit.2.0.port.-1.b.7.orderindex=-1
unit.2.0.port.-1.b.7.radix=Hex
unit.2.0.port.-1.b.7.signedOffset=0.0
unit.2.0.port.-1.b.7.signedPrecision=0
unit.2.0.port.-1.b.7.signedScaleFactor=1.0
unit.2.0.port.-1.b.7.tokencount=0
unit.2.0.port.-1.b.7.unsignedOffset=0.0
unit.2.0.port.-1.b.7.unsignedPrecision=0
unit.2.0.port.-1.b.7.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.7.visible=1
unit.2.0.port.-1.b.8.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count
unit.2.0.port.-1.b.8.channellist=77 78 79 80 81 82
unit.2.0.port.-1.b.8.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.8.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count
unit.2.0.port.-1.b.8.orderindex=-1
unit.2.0.port.-1.b.8.radix=Hex
unit.2.0.port.-1.b.8.signedOffset=0.0
unit.2.0.port.-1.b.8.signedPrecision=0
unit.2.0.port.-1.b.8.signedScaleFactor=1.0
unit.2.0.port.-1.b.8.tokencount=0
unit.2.0.port.-1.b.8.unsignedOffset=0.0
unit.2.0.port.-1.b.8.unsignedPrecision=0
unit.2.0.port.-1.b.8.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.8.visible=1
unit.2.0.port.-1.b.9.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt
unit.2.0.port.-1.b.9.channellist=88 89 90 91 92 93
unit.2.0.port.-1.b.9.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.b.9.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt
unit.2.0.port.-1.b.9.orderindex=-1
unit.2.0.port.-1.b.9.radix=Hex
unit.2.0.port.-1.b.9.signedOffset=0.0
unit.2.0.port.-1.b.9.signedPrecision=0
unit.2.0.port.-1.b.9.signedScaleFactor=1.0
unit.2.0.port.-1.b.9.tokencount=0
unit.2.0.port.-1.b.9.unsignedOffset=0.0
unit.2.0.port.-1.b.9.unsignedPrecision=0
unit.2.0.port.-1.b.9.unsignedScaleFactor=1.0
unit.2.0.port.-1.b.9.visible=1
unit.2.0.port.-1.buscount=15
unit.2.0.port.-1.channelcount=124
unit.2.0.port.-1.s.0.alias=/CORE_INITDONE
unit.2.0.port.-1.s.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.0.name=DataPort[0]
unit.2.0.port.-1.s.0.orderindex=-1
unit.2.0.port.-1.s.0.visible=1
unit.2.0.port.-1.s.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<0>
unit.2.0.port.-1.s.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.1.name=DataPort[1]
unit.2.0.port.-1.s.1.orderindex=-1
unit.2.0.port.-1.s.1.visible=1
unit.2.0.port.-1.s.10.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<9>
unit.2.0.port.-1.s.10.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.10.name=DataPort[10]
unit.2.0.port.-1.s.10.orderindex=-1
unit.2.0.port.-1.s.10.visible=1
unit.2.0.port.-1.s.100.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<2>
unit.2.0.port.-1.s.100.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.100.name=DataPort[100]
unit.2.0.port.-1.s.100.orderindex=-1
unit.2.0.port.-1.s.100.visible=1
unit.2.0.port.-1.s.101.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<3>
unit.2.0.port.-1.s.101.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.101.name=DataPort[101]
unit.2.0.port.-1.s.101.orderindex=-1
unit.2.0.port.-1.s.101.visible=1
unit.2.0.port.-1.s.102.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CHAN_DONE
unit.2.0.port.-1.s.102.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.102.name=DataPort[102]
unit.2.0.port.-1.s.102.orderindex=-1
unit.2.0.port.-1.s.102.visible=1
unit.2.0.port.-1.s.103.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC_GLOBAL_FLAG
unit.2.0.port.-1.s.103.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.103.name=DataPort[103]
unit.2.0.port.-1.s.103.orderindex=-1
unit.2.0.port.-1.s.103.visible=1
unit.2.0.port.-1.s.104.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<0>
unit.2.0.port.-1.s.104.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.104.name=DataPort[104]
unit.2.0.port.-1.s.104.orderindex=-1
unit.2.0.port.-1.s.104.visible=1
unit.2.0.port.-1.s.105.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<1>
unit.2.0.port.-1.s.105.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.105.name=DataPort[105]
unit.2.0.port.-1.s.105.orderindex=-1
unit.2.0.port.-1.s.105.visible=1
unit.2.0.port.-1.s.106.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<2>
unit.2.0.port.-1.s.106.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.106.name=DataPort[106]
unit.2.0.port.-1.s.106.orderindex=-1
unit.2.0.port.-1.s.106.visible=1
unit.2.0.port.-1.s.107.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<3>
unit.2.0.port.-1.s.107.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.107.name=DataPort[107]
unit.2.0.port.-1.s.107.orderindex=-1
unit.2.0.port.-1.s.107.visible=1
unit.2.0.port.-1.s.108.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CALIB_DONE
unit.2.0.port.-1.s.108.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.108.name=DataPort[108]
unit.2.0.port.-1.s.108.orderindex=-1
unit.2.0.port.-1.s.108.visible=1
unit.2.0.port.-1.s.109.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/COMPARE_BIT
unit.2.0.port.-1.s.109.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.109.name=DataPort[109]
unit.2.0.port.-1.s.109.orderindex=-1
unit.2.0.port.-1.s.109.visible=1
unit.2.0.port.-1.s.11.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<10>
unit.2.0.port.-1.s.11.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.11.name=DataPort[11]
unit.2.0.port.-1.s.11.orderindex=-1
unit.2.0.port.-1.s.11.visible=1
unit.2.0.port.-1.s.110.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CTRL_CALIB_START
unit.2.0.port.-1.s.110.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.110.name=DataPort[110]
unit.2.0.port.-1.s.110.orderindex=-1
unit.2.0.port.-1.s.110.visible=1
unit.2.0.port.-1.s.111.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<0>
unit.2.0.port.-1.s.111.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.111.name=DataPort[111]
unit.2.0.port.-1.s.111.orderindex=-1
unit.2.0.port.-1.s.111.visible=1
unit.2.0.port.-1.s.112.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<1>
unit.2.0.port.-1.s.112.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.112.name=DataPort[112]
unit.2.0.port.-1.s.112.orderindex=-1
unit.2.0.port.-1.s.112.visible=1
unit.2.0.port.-1.s.113.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<2>
unit.2.0.port.-1.s.113.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.113.name=DataPort[113]
unit.2.0.port.-1.s.113.orderindex=-1
unit.2.0.port.-1.s.113.visible=1
unit.2.0.port.-1.s.114.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<3>
unit.2.0.port.-1.s.114.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.114.name=DataPort[114]
unit.2.0.port.-1.s.114.orderindex=-1
unit.2.0.port.-1.s.114.visible=1
unit.2.0.port.-1.s.115.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<0>
unit.2.0.port.-1.s.115.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.115.name=DataPort[115]
unit.2.0.port.-1.s.115.orderindex=-1
unit.2.0.port.-1.s.115.visible=1
unit.2.0.port.-1.s.116.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<1>
unit.2.0.port.-1.s.116.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.116.name=DataPort[116]
unit.2.0.port.-1.s.116.orderindex=-1
unit.2.0.port.-1.s.116.visible=1
unit.2.0.port.-1.s.117.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<2>
unit.2.0.port.-1.s.117.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.117.name=DataPort[117]
unit.2.0.port.-1.s.117.orderindex=-1
unit.2.0.port.-1.s.117.visible=1
unit.2.0.port.-1.s.118.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<3>
unit.2.0.port.-1.s.118.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.118.name=DataPort[118]
unit.2.0.port.-1.s.118.orderindex=-1
unit.2.0.port.-1.s.118.visible=1
unit.2.0.port.-1.s.119.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYRST<0>
unit.2.0.port.-1.s.119.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.119.name=DataPort[119]
unit.2.0.port.-1.s.119.orderindex=-1
unit.2.0.port.-1.s.119.visible=1
unit.2.0.port.-1.s.12.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<11>
unit.2.0.port.-1.s.12.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.12.name=DataPort[12]
unit.2.0.port.-1.s.12.orderindex=-1
unit.2.0.port.-1.s.12.visible=1
unit.2.0.port.-1.s.120.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYCE
unit.2.0.port.-1.s.120.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.120.name=DataPort[120]
unit.2.0.port.-1.s.120.orderindex=-1
unit.2.0.port.-1.s.120.visible=1
unit.2.0.port.-1.s.121.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC
unit.2.0.port.-1.s.121.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.121.name=DataPort[121]
unit.2.0.port.-1.s.121.orderindex=-1
unit.2.0.port.-1.s.121.visible=1
unit.2.0.port.-1.s.122.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DQ_DATA
unit.2.0.port.-1.s.122.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.122.name=DataPort[122]
unit.2.0.port.-1.s.122.orderindex=-1
unit.2.0.port.-1.s.122.visible=1
unit.2.0.port.-1.s.123.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.port.-1.s.123.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.123.name=DataPort[123]
unit.2.0.port.-1.s.123.orderindex=-1
unit.2.0.port.-1.s.123.visible=1
unit.2.0.port.-1.s.13.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<12>
unit.2.0.port.-1.s.13.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.13.name=DataPort[13]
unit.2.0.port.-1.s.13.orderindex=-1
unit.2.0.port.-1.s.13.visible=1
unit.2.0.port.-1.s.14.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<13>
unit.2.0.port.-1.s.14.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.14.name=DataPort[14]
unit.2.0.port.-1.s.14.orderindex=-1
unit.2.0.port.-1.s.14.visible=1
unit.2.0.port.-1.s.15.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<14>
unit.2.0.port.-1.s.15.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.15.name=DataPort[15]
unit.2.0.port.-1.s.15.orderindex=-1
unit.2.0.port.-1.s.15.visible=1
unit.2.0.port.-1.s.16.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<15>
unit.2.0.port.-1.s.16.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.16.name=DataPort[16]
unit.2.0.port.-1.s.16.orderindex=-1
unit.2.0.port.-1.s.16.visible=1
unit.2.0.port.-1.s.17.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<16>
unit.2.0.port.-1.s.17.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.17.name=DataPort[17]
unit.2.0.port.-1.s.17.orderindex=-1
unit.2.0.port.-1.s.17.visible=1
unit.2.0.port.-1.s.18.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<17>
unit.2.0.port.-1.s.18.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.18.name=DataPort[18]
unit.2.0.port.-1.s.18.orderindex=-1
unit.2.0.port.-1.s.18.visible=1
unit.2.0.port.-1.s.19.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<0>
unit.2.0.port.-1.s.19.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.19.name=DataPort[19]
unit.2.0.port.-1.s.19.orderindex=-1
unit.2.0.port.-1.s.19.visible=1
unit.2.0.port.-1.s.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<1>
unit.2.0.port.-1.s.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.2.name=DataPort[2]
unit.2.0.port.-1.s.2.orderindex=-1
unit.2.0.port.-1.s.2.visible=1
unit.2.0.port.-1.s.20.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<1>
unit.2.0.port.-1.s.20.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.20.name=DataPort[20]
unit.2.0.port.-1.s.20.orderindex=-1
unit.2.0.port.-1.s.20.visible=1
unit.2.0.port.-1.s.21.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<2>
unit.2.0.port.-1.s.21.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.21.name=DataPort[21]
unit.2.0.port.-1.s.21.orderindex=-1
unit.2.0.port.-1.s.21.visible=1
unit.2.0.port.-1.s.22.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<3>
unit.2.0.port.-1.s.22.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.22.name=DataPort[22]
unit.2.0.port.-1.s.22.orderindex=-1
unit.2.0.port.-1.s.22.visible=1
unit.2.0.port.-1.s.23.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<4>
unit.2.0.port.-1.s.23.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.23.name=DataPort[23]
unit.2.0.port.-1.s.23.orderindex=-1
unit.2.0.port.-1.s.23.visible=1
unit.2.0.port.-1.s.24.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<5>
unit.2.0.port.-1.s.24.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.24.name=DataPort[24]
unit.2.0.port.-1.s.24.orderindex=-1
unit.2.0.port.-1.s.24.visible=1
unit.2.0.port.-1.s.25.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<6>
unit.2.0.port.-1.s.25.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.25.name=DataPort[25]
unit.2.0.port.-1.s.25.orderindex=-1
unit.2.0.port.-1.s.25.visible=1
unit.2.0.port.-1.s.26.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<7>
unit.2.0.port.-1.s.26.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.26.name=DataPort[26]
unit.2.0.port.-1.s.26.orderindex=-1
unit.2.0.port.-1.s.26.visible=1
unit.2.0.port.-1.s.27.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<8>
unit.2.0.port.-1.s.27.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.27.name=DataPort[27]
unit.2.0.port.-1.s.27.orderindex=-1
unit.2.0.port.-1.s.27.visible=1
unit.2.0.port.-1.s.28.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<9>
unit.2.0.port.-1.s.28.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.28.name=DataPort[28]
unit.2.0.port.-1.s.28.orderindex=-1
unit.2.0.port.-1.s.28.visible=1
unit.2.0.port.-1.s.29.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<10>
unit.2.0.port.-1.s.29.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.29.name=DataPort[29]
unit.2.0.port.-1.s.29.orderindex=-1
unit.2.0.port.-1.s.29.visible=1
unit.2.0.port.-1.s.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<2>
unit.2.0.port.-1.s.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.3.name=DataPort[3]
unit.2.0.port.-1.s.3.orderindex=-1
unit.2.0.port.-1.s.3.visible=1
unit.2.0.port.-1.s.30.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<11>
unit.2.0.port.-1.s.30.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.30.name=DataPort[30]
unit.2.0.port.-1.s.30.orderindex=-1
unit.2.0.port.-1.s.30.visible=1
unit.2.0.port.-1.s.31.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<12>
unit.2.0.port.-1.s.31.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.31.name=DataPort[31]
unit.2.0.port.-1.s.31.orderindex=-1
unit.2.0.port.-1.s.31.visible=1
unit.2.0.port.-1.s.32.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<13>
unit.2.0.port.-1.s.32.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.32.name=DataPort[32]
unit.2.0.port.-1.s.32.orderindex=-1
unit.2.0.port.-1.s.32.visible=1
unit.2.0.port.-1.s.33.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<14>
unit.2.0.port.-1.s.33.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.33.name=DataPort[33]
unit.2.0.port.-1.s.33.orderindex=-1
unit.2.0.port.-1.s.33.visible=1
unit.2.0.port.-1.s.34.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<15>
unit.2.0.port.-1.s.34.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.34.name=DataPort[34]
unit.2.0.port.-1.s.34.orderindex=-1
unit.2.0.port.-1.s.34.visible=1
unit.2.0.port.-1.s.35.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<16>
unit.2.0.port.-1.s.35.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.35.name=DataPort[35]
unit.2.0.port.-1.s.35.orderindex=-1
unit.2.0.port.-1.s.35.visible=1
unit.2.0.port.-1.s.36.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<17>
unit.2.0.port.-1.s.36.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.36.name=DataPort[36]
unit.2.0.port.-1.s.36.orderindex=-1
unit.2.0.port.-1.s.36.visible=1
unit.2.0.port.-1.s.37.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.2.0.port.-1.s.37.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.37.name=DataPort[37]
unit.2.0.port.-1.s.37.orderindex=-1
unit.2.0.port.-1.s.37.visible=1
unit.2.0.port.-1.s.38.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.2.0.port.-1.s.38.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.38.name=DataPort[38]
unit.2.0.port.-1.s.38.orderindex=-1
unit.2.0.port.-1.s.38.visible=1
unit.2.0.port.-1.s.39.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<0>
unit.2.0.port.-1.s.39.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.39.name=DataPort[39]
unit.2.0.port.-1.s.39.orderindex=-1
unit.2.0.port.-1.s.39.visible=1
unit.2.0.port.-1.s.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<3>
unit.2.0.port.-1.s.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.4.name=DataPort[4]
unit.2.0.port.-1.s.4.orderindex=-1
unit.2.0.port.-1.s.4.visible=1
unit.2.0.port.-1.s.40.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<1>
unit.2.0.port.-1.s.40.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.40.name=DataPort[40]
unit.2.0.port.-1.s.40.orderindex=-1
unit.2.0.port.-1.s.40.visible=1
unit.2.0.port.-1.s.41.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<2>
unit.2.0.port.-1.s.41.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.41.name=DataPort[41]
unit.2.0.port.-1.s.41.orderindex=-1
unit.2.0.port.-1.s.41.visible=1
unit.2.0.port.-1.s.42.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<3>
unit.2.0.port.-1.s.42.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.42.name=DataPort[42]
unit.2.0.port.-1.s.42.orderindex=-1
unit.2.0.port.-1.s.42.visible=1
unit.2.0.port.-1.s.43.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<4>
unit.2.0.port.-1.s.43.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.43.name=DataPort[43]
unit.2.0.port.-1.s.43.orderindex=-1
unit.2.0.port.-1.s.43.visible=1
unit.2.0.port.-1.s.44.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.2.0.port.-1.s.44.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.44.name=DataPort[44]
unit.2.0.port.-1.s.44.orderindex=-1
unit.2.0.port.-1.s.44.visible=1
unit.2.0.port.-1.s.45.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.2.0.port.-1.s.45.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.45.name=DataPort[45]
unit.2.0.port.-1.s.45.orderindex=-1
unit.2.0.port.-1.s.45.visible=1
unit.2.0.port.-1.s.46.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.2.0.port.-1.s.46.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.46.name=DataPort[46]
unit.2.0.port.-1.s.46.orderindex=-1
unit.2.0.port.-1.s.46.visible=1
unit.2.0.port.-1.s.47.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<0>
unit.2.0.port.-1.s.47.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.47.name=DataPort[47]
unit.2.0.port.-1.s.47.orderindex=-1
unit.2.0.port.-1.s.47.visible=1
unit.2.0.port.-1.s.48.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<1>
unit.2.0.port.-1.s.48.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.48.name=DataPort[48]
unit.2.0.port.-1.s.48.orderindex=-1
unit.2.0.port.-1.s.48.visible=1
unit.2.0.port.-1.s.49.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<2>
unit.2.0.port.-1.s.49.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.49.name=DataPort[49]
unit.2.0.port.-1.s.49.orderindex=-1
unit.2.0.port.-1.s.49.visible=1
unit.2.0.port.-1.s.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<4>
unit.2.0.port.-1.s.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.5.name=DataPort[5]
unit.2.0.port.-1.s.5.orderindex=-1
unit.2.0.port.-1.s.5.visible=1
unit.2.0.port.-1.s.50.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<3>
unit.2.0.port.-1.s.50.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.50.name=DataPort[50]
unit.2.0.port.-1.s.50.orderindex=-1
unit.2.0.port.-1.s.50.visible=1
unit.2.0.port.-1.s.51.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.2.0.port.-1.s.51.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.51.name=DataPort[51]
unit.2.0.port.-1.s.51.orderindex=-1
unit.2.0.port.-1.s.51.visible=1
unit.2.0.port.-1.s.52.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.2.0.port.-1.s.52.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.52.name=DataPort[52]
unit.2.0.port.-1.s.52.orderindex=-1
unit.2.0.port.-1.s.52.visible=1
unit.2.0.port.-1.s.53.alias=/DDR/MEM_INITDONE
unit.2.0.port.-1.s.53.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.53.name=DataPort[53]
unit.2.0.port.-1.s.53.orderindex=-1
unit.2.0.port.-1.s.53.visible=1
unit.2.0.port.-1.s.54.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/CTRL_DUMMYREAD_START
unit.2.0.port.-1.s.54.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.54.name=DataPort[54]
unit.2.0.port.-1.s.54.orderindex=-1
unit.2.0.port.-1.s.54.visible=1
unit.2.0.port.-1.s.55.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/calib_start
unit.2.0.port.-1.s.55.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.55.name=DataPort[55]
unit.2.0.port.-1.s.55.orderindex=-1
unit.2.0.port.-1.s.55.visible=1
unit.2.0.port.-1.s.56.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/BIT_BOUNDARY_CHECK
unit.2.0.port.-1.s.56.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.56.name=DataPort[56]
unit.2.0.port.-1.s.56.orderindex=-1
unit.2.0.port.-1.s.56.visible=1
unit.2.0.port.-1.s.57.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.2.0.port.-1.s.57.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.57.name=DataPort[57]
unit.2.0.port.-1.s.57.orderindex=-1
unit.2.0.port.-1.s.57.visible=1
unit.2.0.port.-1.s.58.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.2.0.port.-1.s.58.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.58.name=DataPort[58]
unit.2.0.port.-1.s.58.orderindex=-1
unit.2.0.port.-1.s.58.visible=1
unit.2.0.port.-1.s.59.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.2.0.port.-1.s.59.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.59.name=DataPort[59]
unit.2.0.port.-1.s.59.orderindex=-1
unit.2.0.port.-1.s.59.visible=1
unit.2.0.port.-1.s.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<5>
unit.2.0.port.-1.s.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.6.name=DataPort[6]
unit.2.0.port.-1.s.6.orderindex=-1
unit.2.0.port.-1.s.6.visible=1
unit.2.0.port.-1.s.60.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.2.0.port.-1.s.60.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.60.name=DataPort[60]
unit.2.0.port.-1.s.60.orderindex=-1
unit.2.0.port.-1.s.60.visible=1
unit.2.0.port.-1.s.61.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.2.0.port.-1.s.61.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.61.name=DataPort[61]
unit.2.0.port.-1.s.61.orderindex=-1
unit.2.0.port.-1.s.61.visible=1
unit.2.0.port.-1.s.62.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.2.0.port.-1.s.62.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.62.name=DataPort[62]
unit.2.0.port.-1.s.62.orderindex=-1
unit.2.0.port.-1.s.62.visible=1
unit.2.0.port.-1.s.63.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/bit_boundary_aligned
unit.2.0.port.-1.s.63.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.63.name=DataPort[63]
unit.2.0.port.-1.s.63.orderindex=-1
unit.2.0.port.-1.s.63.visible=1
unit.2.0.port.-1.s.64.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_inc
unit.2.0.port.-1.s.64.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.64.name=DataPort[64]
unit.2.0.port.-1.s.64.orderindex=-1
unit.2.0.port.-1.s.64.visible=1
unit.2.0.port.-1.s.65.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_rst
unit.2.0.port.-1.s.65.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.65.name=DataPort[65]
unit.2.0.port.-1.s.65.orderindex=-1
unit.2.0.port.-1.s.65.visible=1
unit.2.0.port.-1.s.66.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/inc_flag
unit.2.0.port.-1.s.66.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.66.name=DataPort[66]
unit.2.0.port.-1.s.66.orderindex=-1
unit.2.0.port.-1.s.66.visible=1
unit.2.0.port.-1.s.67.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYCE
unit.2.0.port.-1.s.67.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.67.name=DataPort[67]
unit.2.0.port.-1.s.67.orderindex=-1
unit.2.0.port.-1.s.67.visible=1
unit.2.0.port.-1.s.68.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYINC
unit.2.0.port.-1.s.68.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.68.name=DataPort[68]
unit.2.0.port.-1.s.68.orderindex=-1
unit.2.0.port.-1.s.68.visible=1
unit.2.0.port.-1.s.69.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<0>
unit.2.0.port.-1.s.69.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.69.name=DataPort[69]
unit.2.0.port.-1.s.69.orderindex=-1
unit.2.0.port.-1.s.69.visible=1
unit.2.0.port.-1.s.7.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<6>
unit.2.0.port.-1.s.7.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.7.name=DataPort[7]
unit.2.0.port.-1.s.7.orderindex=-1
unit.2.0.port.-1.s.7.visible=1
unit.2.0.port.-1.s.70.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<1>
unit.2.0.port.-1.s.70.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.70.name=DataPort[70]
unit.2.0.port.-1.s.70.orderindex=-1
unit.2.0.port.-1.s.70.visible=1
unit.2.0.port.-1.s.71.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<2>
unit.2.0.port.-1.s.71.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.71.name=DataPort[71]
unit.2.0.port.-1.s.71.orderindex=-1
unit.2.0.port.-1.s.71.visible=1
unit.2.0.port.-1.s.72.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<3>
unit.2.0.port.-1.s.72.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.72.name=DataPort[72]
unit.2.0.port.-1.s.72.orderindex=-1
unit.2.0.port.-1.s.72.visible=1
unit.2.0.port.-1.s.73.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<4>
unit.2.0.port.-1.s.73.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.73.name=DataPort[73]
unit.2.0.port.-1.s.73.orderindex=-1
unit.2.0.port.-1.s.73.visible=1
unit.2.0.port.-1.s.74.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<5>
unit.2.0.port.-1.s.74.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.74.name=DataPort[74]
unit.2.0.port.-1.s.74.orderindex=-1
unit.2.0.port.-1.s.74.visible=1
unit.2.0.port.-1.s.75.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA
unit.2.0.port.-1.s.75.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.75.name=DataPort[75]
unit.2.0.port.-1.s.75.orderindex=-1
unit.2.0.port.-1.s.75.visible=1
unit.2.0.port.-1.s.76.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA_R
unit.2.0.port.-1.s.76.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.76.name=DataPort[76]
unit.2.0.port.-1.s.76.orderindex=-1
unit.2.0.port.-1.s.76.visible=1
unit.2.0.port.-1.s.77.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<0>
unit.2.0.port.-1.s.77.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.77.name=DataPort[77]
unit.2.0.port.-1.s.77.orderindex=-1
unit.2.0.port.-1.s.77.visible=1
unit.2.0.port.-1.s.78.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<1>
unit.2.0.port.-1.s.78.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.78.name=DataPort[78]
unit.2.0.port.-1.s.78.orderindex=-1
unit.2.0.port.-1.s.78.visible=1
unit.2.0.port.-1.s.79.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<2>
unit.2.0.port.-1.s.79.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.79.name=DataPort[79]
unit.2.0.port.-1.s.79.orderindex=-1
unit.2.0.port.-1.s.79.visible=1
unit.2.0.port.-1.s.8.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<7>
unit.2.0.port.-1.s.8.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.8.name=DataPort[8]
unit.2.0.port.-1.s.8.orderindex=-1
unit.2.0.port.-1.s.8.visible=1
unit.2.0.port.-1.s.80.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<3>
unit.2.0.port.-1.s.80.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.80.name=DataPort[80]
unit.2.0.port.-1.s.80.orderindex=-1
unit.2.0.port.-1.s.80.visible=1
unit.2.0.port.-1.s.81.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<4>
unit.2.0.port.-1.s.81.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.81.name=DataPort[81]
unit.2.0.port.-1.s.81.orderindex=-1
unit.2.0.port.-1.s.81.visible=1
unit.2.0.port.-1.s.82.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<5>
unit.2.0.port.-1.s.82.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.82.name=DataPort[82]
unit.2.0.port.-1.s.82.orderindex=-1
unit.2.0.port.-1.s.82.visible=1
unit.2.0.port.-1.s.83.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/compare
unit.2.0.port.-1.s.83.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.83.name=DataPort[83]
unit.2.0.port.-1.s.83.orderindex=-1
unit.2.0.port.-1.s.83.visible=1
unit.2.0.port.-1.s.84.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd1
unit.2.0.port.-1.s.84.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.84.name=DataPort[84]
unit.2.0.port.-1.s.84.orderindex=-1
unit.2.0.port.-1.s.84.visible=1
unit.2.0.port.-1.s.85.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd2
unit.2.0.port.-1.s.85.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.85.name=DataPort[85]
unit.2.0.port.-1.s.85.orderindex=-1
unit.2.0.port.-1.s.85.visible=1
unit.2.0.port.-1.s.86.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd3
unit.2.0.port.-1.s.86.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.86.name=DataPort[86]
unit.2.0.port.-1.s.86.orderindex=-1
unit.2.0.port.-1.s.86.visible=1
unit.2.0.port.-1.s.87.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd4
unit.2.0.port.-1.s.87.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.87.name=DataPort[87]
unit.2.0.port.-1.s.87.orderindex=-1
unit.2.0.port.-1.s.87.visible=1
unit.2.0.port.-1.s.88.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<0>
unit.2.0.port.-1.s.88.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.88.name=DataPort[88]
unit.2.0.port.-1.s.88.orderindex=-1
unit.2.0.port.-1.s.88.visible=1
unit.2.0.port.-1.s.89.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<1>
unit.2.0.port.-1.s.89.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.89.name=DataPort[89]
unit.2.0.port.-1.s.89.orderindex=-1
unit.2.0.port.-1.s.89.visible=1
unit.2.0.port.-1.s.9.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<8>
unit.2.0.port.-1.s.9.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.9.name=DataPort[9]
unit.2.0.port.-1.s.9.orderindex=-1
unit.2.0.port.-1.s.9.visible=1
unit.2.0.port.-1.s.90.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<2>
unit.2.0.port.-1.s.90.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.90.name=DataPort[90]
unit.2.0.port.-1.s.90.orderindex=-1
unit.2.0.port.-1.s.90.visible=1
unit.2.0.port.-1.s.91.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<3>
unit.2.0.port.-1.s.91.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.91.name=DataPort[91]
unit.2.0.port.-1.s.91.orderindex=-1
unit.2.0.port.-1.s.91.visible=1
unit.2.0.port.-1.s.92.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<4>
unit.2.0.port.-1.s.92.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.92.name=DataPort[92]
unit.2.0.port.-1.s.92.orderindex=-1
unit.2.0.port.-1.s.92.visible=1
unit.2.0.port.-1.s.93.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<5>
unit.2.0.port.-1.s.93.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.93.name=DataPort[93]
unit.2.0.port.-1.s.93.orderindex=-1
unit.2.0.port.-1.s.93.visible=1
unit.2.0.port.-1.s.94.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_inc
unit.2.0.port.-1.s.94.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.94.name=DataPort[94]
unit.2.0.port.-1.s.94.orderindex=-1
unit.2.0.port.-1.s.94.visible=1
unit.2.0.port.-1.s.95.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RDY_STATUS
unit.2.0.port.-1.s.95.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.95.name=DataPort[95]
unit.2.0.port.-1.s.95.orderindex=-1
unit.2.0.port.-1.s.95.visible=1
unit.2.0.port.-1.s.96.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/COMPARE_BIT
unit.2.0.port.-1.s.96.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.96.name=DataPort[96]
unit.2.0.port.-1.s.96.orderindex=-1
unit.2.0.port.-1.s.96.visible=1
unit.2.0.port.-1.s.97.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/reset_int
unit.2.0.port.-1.s.97.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.97.name=DataPort[97]
unit.2.0.port.-1.s.97.orderindex=-1
unit.2.0.port.-1.s.97.visible=1
unit.2.0.port.-1.s.98.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<0>
unit.2.0.port.-1.s.98.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.98.name=DataPort[98]
unit.2.0.port.-1.s.98.orderindex=-1
unit.2.0.port.-1.s.98.visible=1
unit.2.0.port.-1.s.99.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<1>
unit.2.0.port.-1.s.99.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.-1.s.99.name=DataPort[99]
unit.2.0.port.-1.s.99.orderindex=-1
unit.2.0.port.-1.s.99.visible=1
unit.2.0.port.0.b.0.alias=
unit.2.0.port.0.b.0.channellist=0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
unit.2.0.port.0.b.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.b.0.name=TriggerPort0
unit.2.0.port.0.b.0.orderindex=-1
unit.2.0.port.0.b.0.radix=Hex
unit.2.0.port.0.b.0.signedOffset=0.0
unit.2.0.port.0.b.0.signedPrecision=0
unit.2.0.port.0.b.0.signedScaleFactor=1.0
unit.2.0.port.0.b.0.unsignedOffset=0.0
unit.2.0.port.0.b.0.unsignedPrecision=0
unit.2.0.port.0.b.0.unsignedScaleFactor=1.0
unit.2.0.port.0.b.0.visible=1
unit.2.0.port.0.buscount=1
unit.2.0.port.0.channelcount=124
unit.2.0.port.0.s.0.alias=/CORE_INITDONE
unit.2.0.port.0.s.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.0.name=TriggerPort0[0]
unit.2.0.port.0.s.0.orderindex=-1
unit.2.0.port.0.s.0.visible=1
unit.2.0.port.0.s.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<0>
unit.2.0.port.0.s.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.1.name=TriggerPort0[1]
unit.2.0.port.0.s.1.orderindex=-1
unit.2.0.port.0.s.1.visible=1
unit.2.0.port.0.s.10.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<9>
unit.2.0.port.0.s.10.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.10.name=TriggerPort0[10]
unit.2.0.port.0.s.10.orderindex=-1
unit.2.0.port.0.s.10.visible=1
unit.2.0.port.0.s.100.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<2>
unit.2.0.port.0.s.100.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.100.name=TriggerPort0[100]
unit.2.0.port.0.s.100.orderindex=-1
unit.2.0.port.0.s.100.visible=1
unit.2.0.port.0.s.101.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<3>
unit.2.0.port.0.s.101.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.101.name=TriggerPort0[101]
unit.2.0.port.0.s.101.orderindex=-1
unit.2.0.port.0.s.101.visible=1
unit.2.0.port.0.s.102.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CHAN_DONE
unit.2.0.port.0.s.102.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.102.name=TriggerPort0[102]
unit.2.0.port.0.s.102.orderindex=-1
unit.2.0.port.0.s.102.visible=1
unit.2.0.port.0.s.103.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC_GLOBAL_FLAG
unit.2.0.port.0.s.103.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.103.name=TriggerPort0[103]
unit.2.0.port.0.s.103.orderindex=-1
unit.2.0.port.0.s.103.visible=1
unit.2.0.port.0.s.104.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<0>
unit.2.0.port.0.s.104.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.104.name=TriggerPort0[104]
unit.2.0.port.0.s.104.orderindex=-1
unit.2.0.port.0.s.104.visible=1
unit.2.0.port.0.s.105.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<1>
unit.2.0.port.0.s.105.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.105.name=TriggerPort0[105]
unit.2.0.port.0.s.105.orderindex=-1
unit.2.0.port.0.s.105.visible=1
unit.2.0.port.0.s.106.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<2>
unit.2.0.port.0.s.106.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.106.name=TriggerPort0[106]
unit.2.0.port.0.s.106.orderindex=-1
unit.2.0.port.0.s.106.visible=1
unit.2.0.port.0.s.107.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<3>
unit.2.0.port.0.s.107.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.107.name=TriggerPort0[107]
unit.2.0.port.0.s.107.orderindex=-1
unit.2.0.port.0.s.107.visible=1
unit.2.0.port.0.s.108.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CALIB_DONE
unit.2.0.port.0.s.108.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.108.name=TriggerPort0[108]
unit.2.0.port.0.s.108.orderindex=-1
unit.2.0.port.0.s.108.visible=1
unit.2.0.port.0.s.109.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/COMPARE_BIT
unit.2.0.port.0.s.109.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.109.name=TriggerPort0[109]
unit.2.0.port.0.s.109.orderindex=-1
unit.2.0.port.0.s.109.visible=1
unit.2.0.port.0.s.11.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<10>
unit.2.0.port.0.s.11.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.11.name=TriggerPort0[11]
unit.2.0.port.0.s.11.orderindex=-1
unit.2.0.port.0.s.11.visible=1
unit.2.0.port.0.s.110.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CTRL_CALIB_START
unit.2.0.port.0.s.110.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.110.name=TriggerPort0[110]
unit.2.0.port.0.s.110.orderindex=-1
unit.2.0.port.0.s.110.visible=1
unit.2.0.port.0.s.111.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<0>
unit.2.0.port.0.s.111.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.111.name=TriggerPort0[111]
unit.2.0.port.0.s.111.orderindex=-1
unit.2.0.port.0.s.111.visible=1
unit.2.0.port.0.s.112.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<1>
unit.2.0.port.0.s.112.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.112.name=TriggerPort0[112]
unit.2.0.port.0.s.112.orderindex=-1
unit.2.0.port.0.s.112.visible=1
unit.2.0.port.0.s.113.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<2>
unit.2.0.port.0.s.113.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.113.name=TriggerPort0[113]
unit.2.0.port.0.s.113.orderindex=-1
unit.2.0.port.0.s.113.visible=1
unit.2.0.port.0.s.114.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<3>
unit.2.0.port.0.s.114.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.114.name=TriggerPort0[114]
unit.2.0.port.0.s.114.orderindex=-1
unit.2.0.port.0.s.114.visible=1
unit.2.0.port.0.s.115.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<0>
unit.2.0.port.0.s.115.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.115.name=TriggerPort0[115]
unit.2.0.port.0.s.115.orderindex=-1
unit.2.0.port.0.s.115.visible=1
unit.2.0.port.0.s.116.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<1>
unit.2.0.port.0.s.116.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.116.name=TriggerPort0[116]
unit.2.0.port.0.s.116.orderindex=-1
unit.2.0.port.0.s.116.visible=1
unit.2.0.port.0.s.117.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<2>
unit.2.0.port.0.s.117.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.117.name=TriggerPort0[117]
unit.2.0.port.0.s.117.orderindex=-1
unit.2.0.port.0.s.117.visible=1
unit.2.0.port.0.s.118.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<3>
unit.2.0.port.0.s.118.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.118.name=TriggerPort0[118]
unit.2.0.port.0.s.118.orderindex=-1
unit.2.0.port.0.s.118.visible=1
unit.2.0.port.0.s.119.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYRST<0>
unit.2.0.port.0.s.119.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.119.name=TriggerPort0[119]
unit.2.0.port.0.s.119.orderindex=-1
unit.2.0.port.0.s.119.visible=1
unit.2.0.port.0.s.12.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<11>
unit.2.0.port.0.s.12.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.12.name=TriggerPort0[12]
unit.2.0.port.0.s.12.orderindex=-1
unit.2.0.port.0.s.12.visible=1
unit.2.0.port.0.s.120.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYCE
unit.2.0.port.0.s.120.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.120.name=TriggerPort0[120]
unit.2.0.port.0.s.120.orderindex=-1
unit.2.0.port.0.s.120.visible=1
unit.2.0.port.0.s.121.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC
unit.2.0.port.0.s.121.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.121.name=TriggerPort0[121]
unit.2.0.port.0.s.121.orderindex=-1
unit.2.0.port.0.s.121.visible=1
unit.2.0.port.0.s.122.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DQ_DATA
unit.2.0.port.0.s.122.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.122.name=TriggerPort0[122]
unit.2.0.port.0.s.122.orderindex=-1
unit.2.0.port.0.s.122.visible=1
unit.2.0.port.0.s.123.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.port.0.s.123.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.123.name=TriggerPort0[123]
unit.2.0.port.0.s.123.orderindex=-1
unit.2.0.port.0.s.123.visible=1
unit.2.0.port.0.s.13.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<12>
unit.2.0.port.0.s.13.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.13.name=TriggerPort0[13]
unit.2.0.port.0.s.13.orderindex=-1
unit.2.0.port.0.s.13.visible=1
unit.2.0.port.0.s.14.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<13>
unit.2.0.port.0.s.14.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.14.name=TriggerPort0[14]
unit.2.0.port.0.s.14.orderindex=-1
unit.2.0.port.0.s.14.visible=1
unit.2.0.port.0.s.15.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<14>
unit.2.0.port.0.s.15.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.15.name=TriggerPort0[15]
unit.2.0.port.0.s.15.orderindex=-1
unit.2.0.port.0.s.15.visible=1
unit.2.0.port.0.s.16.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<15>
unit.2.0.port.0.s.16.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.16.name=TriggerPort0[16]
unit.2.0.port.0.s.16.orderindex=-1
unit.2.0.port.0.s.16.visible=1
unit.2.0.port.0.s.17.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<16>
unit.2.0.port.0.s.17.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.17.name=TriggerPort0[17]
unit.2.0.port.0.s.17.orderindex=-1
unit.2.0.port.0.s.17.visible=1
unit.2.0.port.0.s.18.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<17>
unit.2.0.port.0.s.18.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.18.name=TriggerPort0[18]
unit.2.0.port.0.s.18.orderindex=-1
unit.2.0.port.0.s.18.visible=1
unit.2.0.port.0.s.19.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<0>
unit.2.0.port.0.s.19.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.19.name=TriggerPort0[19]
unit.2.0.port.0.s.19.orderindex=-1
unit.2.0.port.0.s.19.visible=1
unit.2.0.port.0.s.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<1>
unit.2.0.port.0.s.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.2.name=TriggerPort0[2]
unit.2.0.port.0.s.2.orderindex=-1
unit.2.0.port.0.s.2.visible=1
unit.2.0.port.0.s.20.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<1>
unit.2.0.port.0.s.20.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.20.name=TriggerPort0[20]
unit.2.0.port.0.s.20.orderindex=-1
unit.2.0.port.0.s.20.visible=1
unit.2.0.port.0.s.21.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<2>
unit.2.0.port.0.s.21.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.21.name=TriggerPort0[21]
unit.2.0.port.0.s.21.orderindex=-1
unit.2.0.port.0.s.21.visible=1
unit.2.0.port.0.s.22.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<3>
unit.2.0.port.0.s.22.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.22.name=TriggerPort0[22]
unit.2.0.port.0.s.22.orderindex=-1
unit.2.0.port.0.s.22.visible=1
unit.2.0.port.0.s.23.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<4>
unit.2.0.port.0.s.23.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.23.name=TriggerPort0[23]
unit.2.0.port.0.s.23.orderindex=-1
unit.2.0.port.0.s.23.visible=1
unit.2.0.port.0.s.24.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<5>
unit.2.0.port.0.s.24.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.24.name=TriggerPort0[24]
unit.2.0.port.0.s.24.orderindex=-1
unit.2.0.port.0.s.24.visible=1
unit.2.0.port.0.s.25.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<6>
unit.2.0.port.0.s.25.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.25.name=TriggerPort0[25]
unit.2.0.port.0.s.25.orderindex=-1
unit.2.0.port.0.s.25.visible=1
unit.2.0.port.0.s.26.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<7>
unit.2.0.port.0.s.26.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.26.name=TriggerPort0[26]
unit.2.0.port.0.s.26.orderindex=-1
unit.2.0.port.0.s.26.visible=1
unit.2.0.port.0.s.27.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<8>
unit.2.0.port.0.s.27.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.27.name=TriggerPort0[27]
unit.2.0.port.0.s.27.orderindex=-1
unit.2.0.port.0.s.27.visible=1
unit.2.0.port.0.s.28.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<9>
unit.2.0.port.0.s.28.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.28.name=TriggerPort0[28]
unit.2.0.port.0.s.28.orderindex=-1
unit.2.0.port.0.s.28.visible=1
unit.2.0.port.0.s.29.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<10>
unit.2.0.port.0.s.29.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.29.name=TriggerPort0[29]
unit.2.0.port.0.s.29.orderindex=-1
unit.2.0.port.0.s.29.visible=1
unit.2.0.port.0.s.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<2>
unit.2.0.port.0.s.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.3.name=TriggerPort0[3]
unit.2.0.port.0.s.3.orderindex=-1
unit.2.0.port.0.s.3.visible=1
unit.2.0.port.0.s.30.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<11>
unit.2.0.port.0.s.30.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.30.name=TriggerPort0[30]
unit.2.0.port.0.s.30.orderindex=-1
unit.2.0.port.0.s.30.visible=1
unit.2.0.port.0.s.31.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<12>
unit.2.0.port.0.s.31.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.31.name=TriggerPort0[31]
unit.2.0.port.0.s.31.orderindex=-1
unit.2.0.port.0.s.31.visible=1
unit.2.0.port.0.s.32.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<13>
unit.2.0.port.0.s.32.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.32.name=TriggerPort0[32]
unit.2.0.port.0.s.32.orderindex=-1
unit.2.0.port.0.s.32.visible=1
unit.2.0.port.0.s.33.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<14>
unit.2.0.port.0.s.33.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.33.name=TriggerPort0[33]
unit.2.0.port.0.s.33.orderindex=-1
unit.2.0.port.0.s.33.visible=1
unit.2.0.port.0.s.34.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<15>
unit.2.0.port.0.s.34.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.34.name=TriggerPort0[34]
unit.2.0.port.0.s.34.orderindex=-1
unit.2.0.port.0.s.34.visible=1
unit.2.0.port.0.s.35.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<16>
unit.2.0.port.0.s.35.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.35.name=TriggerPort0[35]
unit.2.0.port.0.s.35.orderindex=-1
unit.2.0.port.0.s.35.visible=1
unit.2.0.port.0.s.36.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<17>
unit.2.0.port.0.s.36.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.36.name=TriggerPort0[36]
unit.2.0.port.0.s.36.orderindex=-1
unit.2.0.port.0.s.36.visible=1
unit.2.0.port.0.s.37.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.2.0.port.0.s.37.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.37.name=TriggerPort0[37]
unit.2.0.port.0.s.37.orderindex=-1
unit.2.0.port.0.s.37.visible=1
unit.2.0.port.0.s.38.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.2.0.port.0.s.38.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.38.name=TriggerPort0[38]
unit.2.0.port.0.s.38.orderindex=-1
unit.2.0.port.0.s.38.visible=1
unit.2.0.port.0.s.39.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<0>
unit.2.0.port.0.s.39.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.39.name=TriggerPort0[39]
unit.2.0.port.0.s.39.orderindex=-1
unit.2.0.port.0.s.39.visible=1
unit.2.0.port.0.s.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<3>
unit.2.0.port.0.s.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.4.name=TriggerPort0[4]
unit.2.0.port.0.s.4.orderindex=-1
unit.2.0.port.0.s.4.visible=1
unit.2.0.port.0.s.40.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<1>
unit.2.0.port.0.s.40.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.40.name=TriggerPort0[40]
unit.2.0.port.0.s.40.orderindex=-1
unit.2.0.port.0.s.40.visible=1
unit.2.0.port.0.s.41.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<2>
unit.2.0.port.0.s.41.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.41.name=TriggerPort0[41]
unit.2.0.port.0.s.41.orderindex=-1
unit.2.0.port.0.s.41.visible=1
unit.2.0.port.0.s.42.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<3>
unit.2.0.port.0.s.42.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.42.name=TriggerPort0[42]
unit.2.0.port.0.s.42.orderindex=-1
unit.2.0.port.0.s.42.visible=1
unit.2.0.port.0.s.43.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<4>
unit.2.0.port.0.s.43.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.43.name=TriggerPort0[43]
unit.2.0.port.0.s.43.orderindex=-1
unit.2.0.port.0.s.43.visible=1
unit.2.0.port.0.s.44.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.2.0.port.0.s.44.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.44.name=TriggerPort0[44]
unit.2.0.port.0.s.44.orderindex=-1
unit.2.0.port.0.s.44.visible=1
unit.2.0.port.0.s.45.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.2.0.port.0.s.45.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.45.name=TriggerPort0[45]
unit.2.0.port.0.s.45.orderindex=-1
unit.2.0.port.0.s.45.visible=1
unit.2.0.port.0.s.46.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.2.0.port.0.s.46.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.46.name=TriggerPort0[46]
unit.2.0.port.0.s.46.orderindex=-1
unit.2.0.port.0.s.46.visible=1
unit.2.0.port.0.s.47.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<0>
unit.2.0.port.0.s.47.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.47.name=TriggerPort0[47]
unit.2.0.port.0.s.47.orderindex=-1
unit.2.0.port.0.s.47.visible=1
unit.2.0.port.0.s.48.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<1>
unit.2.0.port.0.s.48.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.48.name=TriggerPort0[48]
unit.2.0.port.0.s.48.orderindex=-1
unit.2.0.port.0.s.48.visible=1
unit.2.0.port.0.s.49.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<2>
unit.2.0.port.0.s.49.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.49.name=TriggerPort0[49]
unit.2.0.port.0.s.49.orderindex=-1
unit.2.0.port.0.s.49.visible=1
unit.2.0.port.0.s.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<4>
unit.2.0.port.0.s.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.5.name=TriggerPort0[5]
unit.2.0.port.0.s.5.orderindex=-1
unit.2.0.port.0.s.5.visible=1
unit.2.0.port.0.s.50.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<3>
unit.2.0.port.0.s.50.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.50.name=TriggerPort0[50]
unit.2.0.port.0.s.50.orderindex=-1
unit.2.0.port.0.s.50.visible=1
unit.2.0.port.0.s.51.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.2.0.port.0.s.51.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.51.name=TriggerPort0[51]
unit.2.0.port.0.s.51.orderindex=-1
unit.2.0.port.0.s.51.visible=1
unit.2.0.port.0.s.52.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.2.0.port.0.s.52.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.52.name=TriggerPort0[52]
unit.2.0.port.0.s.52.orderindex=-1
unit.2.0.port.0.s.52.visible=1
unit.2.0.port.0.s.53.alias=/DDR/MEM_INITDONE
unit.2.0.port.0.s.53.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.53.name=TriggerPort0[53]
unit.2.0.port.0.s.53.orderindex=-1
unit.2.0.port.0.s.53.visible=1
unit.2.0.port.0.s.54.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/CTRL_DUMMYREAD_START
unit.2.0.port.0.s.54.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.54.name=TriggerPort0[54]
unit.2.0.port.0.s.54.orderindex=-1
unit.2.0.port.0.s.54.visible=1
unit.2.0.port.0.s.55.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/calib_start
unit.2.0.port.0.s.55.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.55.name=TriggerPort0[55]
unit.2.0.port.0.s.55.orderindex=-1
unit.2.0.port.0.s.55.visible=1
unit.2.0.port.0.s.56.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/BIT_BOUNDARY_CHECK
unit.2.0.port.0.s.56.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.56.name=TriggerPort0[56]
unit.2.0.port.0.s.56.orderindex=-1
unit.2.0.port.0.s.56.visible=1
unit.2.0.port.0.s.57.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.2.0.port.0.s.57.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.57.name=TriggerPort0[57]
unit.2.0.port.0.s.57.orderindex=-1
unit.2.0.port.0.s.57.visible=1
unit.2.0.port.0.s.58.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.2.0.port.0.s.58.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.58.name=TriggerPort0[58]
unit.2.0.port.0.s.58.orderindex=-1
unit.2.0.port.0.s.58.visible=1
unit.2.0.port.0.s.59.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.2.0.port.0.s.59.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.59.name=TriggerPort0[59]
unit.2.0.port.0.s.59.orderindex=-1
unit.2.0.port.0.s.59.visible=1
unit.2.0.port.0.s.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<5>
unit.2.0.port.0.s.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.6.name=TriggerPort0[6]
unit.2.0.port.0.s.6.orderindex=-1
unit.2.0.port.0.s.6.visible=1
unit.2.0.port.0.s.60.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.2.0.port.0.s.60.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.60.name=TriggerPort0[60]
unit.2.0.port.0.s.60.orderindex=-1
unit.2.0.port.0.s.60.visible=1
unit.2.0.port.0.s.61.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.2.0.port.0.s.61.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.61.name=TriggerPort0[61]
unit.2.0.port.0.s.61.orderindex=-1
unit.2.0.port.0.s.61.visible=1
unit.2.0.port.0.s.62.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.2.0.port.0.s.62.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.62.name=TriggerPort0[62]
unit.2.0.port.0.s.62.orderindex=-1
unit.2.0.port.0.s.62.visible=1
unit.2.0.port.0.s.63.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/bit_boundary_aligned
unit.2.0.port.0.s.63.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.63.name=TriggerPort0[63]
unit.2.0.port.0.s.63.orderindex=-1
unit.2.0.port.0.s.63.visible=1
unit.2.0.port.0.s.64.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_inc
unit.2.0.port.0.s.64.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.64.name=TriggerPort0[64]
unit.2.0.port.0.s.64.orderindex=-1
unit.2.0.port.0.s.64.visible=1
unit.2.0.port.0.s.65.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_rst
unit.2.0.port.0.s.65.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.65.name=TriggerPort0[65]
unit.2.0.port.0.s.65.orderindex=-1
unit.2.0.port.0.s.65.visible=1
unit.2.0.port.0.s.66.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/inc_flag
unit.2.0.port.0.s.66.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.66.name=TriggerPort0[66]
unit.2.0.port.0.s.66.orderindex=-1
unit.2.0.port.0.s.66.visible=1
unit.2.0.port.0.s.67.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYCE
unit.2.0.port.0.s.67.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.67.name=TriggerPort0[67]
unit.2.0.port.0.s.67.orderindex=-1
unit.2.0.port.0.s.67.visible=1
unit.2.0.port.0.s.68.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYINC
unit.2.0.port.0.s.68.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.68.name=TriggerPort0[68]
unit.2.0.port.0.s.68.orderindex=-1
unit.2.0.port.0.s.68.visible=1
unit.2.0.port.0.s.69.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<0>
unit.2.0.port.0.s.69.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.69.name=TriggerPort0[69]
unit.2.0.port.0.s.69.orderindex=-1
unit.2.0.port.0.s.69.visible=1
unit.2.0.port.0.s.7.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<6>
unit.2.0.port.0.s.7.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.7.name=TriggerPort0[7]
unit.2.0.port.0.s.7.orderindex=-1
unit.2.0.port.0.s.7.visible=1
unit.2.0.port.0.s.70.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<1>
unit.2.0.port.0.s.70.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.70.name=TriggerPort0[70]
unit.2.0.port.0.s.70.orderindex=-1
unit.2.0.port.0.s.70.visible=1
unit.2.0.port.0.s.71.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<2>
unit.2.0.port.0.s.71.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.71.name=TriggerPort0[71]
unit.2.0.port.0.s.71.orderindex=-1
unit.2.0.port.0.s.71.visible=1
unit.2.0.port.0.s.72.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<3>
unit.2.0.port.0.s.72.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.72.name=TriggerPort0[72]
unit.2.0.port.0.s.72.orderindex=-1
unit.2.0.port.0.s.72.visible=1
unit.2.0.port.0.s.73.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<4>
unit.2.0.port.0.s.73.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.73.name=TriggerPort0[73]
unit.2.0.port.0.s.73.orderindex=-1
unit.2.0.port.0.s.73.visible=1
unit.2.0.port.0.s.74.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<5>
unit.2.0.port.0.s.74.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.74.name=TriggerPort0[74]
unit.2.0.port.0.s.74.orderindex=-1
unit.2.0.port.0.s.74.visible=1
unit.2.0.port.0.s.75.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA
unit.2.0.port.0.s.75.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.75.name=TriggerPort0[75]
unit.2.0.port.0.s.75.orderindex=-1
unit.2.0.port.0.s.75.visible=1
unit.2.0.port.0.s.76.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA_R
unit.2.0.port.0.s.76.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.76.name=TriggerPort0[76]
unit.2.0.port.0.s.76.orderindex=-1
unit.2.0.port.0.s.76.visible=1
unit.2.0.port.0.s.77.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<0>
unit.2.0.port.0.s.77.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.77.name=TriggerPort0[77]
unit.2.0.port.0.s.77.orderindex=-1
unit.2.0.port.0.s.77.visible=1
unit.2.0.port.0.s.78.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<1>
unit.2.0.port.0.s.78.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.78.name=TriggerPort0[78]
unit.2.0.port.0.s.78.orderindex=-1
unit.2.0.port.0.s.78.visible=1
unit.2.0.port.0.s.79.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<2>
unit.2.0.port.0.s.79.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.79.name=TriggerPort0[79]
unit.2.0.port.0.s.79.orderindex=-1
unit.2.0.port.0.s.79.visible=1
unit.2.0.port.0.s.8.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<7>
unit.2.0.port.0.s.8.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.8.name=TriggerPort0[8]
unit.2.0.port.0.s.8.orderindex=-1
unit.2.0.port.0.s.8.visible=1
unit.2.0.port.0.s.80.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<3>
unit.2.0.port.0.s.80.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.80.name=TriggerPort0[80]
unit.2.0.port.0.s.80.orderindex=-1
unit.2.0.port.0.s.80.visible=1
unit.2.0.port.0.s.81.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<4>
unit.2.0.port.0.s.81.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.81.name=TriggerPort0[81]
unit.2.0.port.0.s.81.orderindex=-1
unit.2.0.port.0.s.81.visible=1
unit.2.0.port.0.s.82.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<5>
unit.2.0.port.0.s.82.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.82.name=TriggerPort0[82]
unit.2.0.port.0.s.82.orderindex=-1
unit.2.0.port.0.s.82.visible=1
unit.2.0.port.0.s.83.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/compare
unit.2.0.port.0.s.83.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.83.name=TriggerPort0[83]
unit.2.0.port.0.s.83.orderindex=-1
unit.2.0.port.0.s.83.visible=1
unit.2.0.port.0.s.84.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd1
unit.2.0.port.0.s.84.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.84.name=TriggerPort0[84]
unit.2.0.port.0.s.84.orderindex=-1
unit.2.0.port.0.s.84.visible=1
unit.2.0.port.0.s.85.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd2
unit.2.0.port.0.s.85.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.85.name=TriggerPort0[85]
unit.2.0.port.0.s.85.orderindex=-1
unit.2.0.port.0.s.85.visible=1
unit.2.0.port.0.s.86.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd3
unit.2.0.port.0.s.86.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.86.name=TriggerPort0[86]
unit.2.0.port.0.s.86.orderindex=-1
unit.2.0.port.0.s.86.visible=1
unit.2.0.port.0.s.87.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd4
unit.2.0.port.0.s.87.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.87.name=TriggerPort0[87]
unit.2.0.port.0.s.87.orderindex=-1
unit.2.0.port.0.s.87.visible=1
unit.2.0.port.0.s.88.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<0>
unit.2.0.port.0.s.88.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.88.name=TriggerPort0[88]
unit.2.0.port.0.s.88.orderindex=-1
unit.2.0.port.0.s.88.visible=1
unit.2.0.port.0.s.89.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<1>
unit.2.0.port.0.s.89.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.89.name=TriggerPort0[89]
unit.2.0.port.0.s.89.orderindex=-1
unit.2.0.port.0.s.89.visible=1
unit.2.0.port.0.s.9.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<8>
unit.2.0.port.0.s.9.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.9.name=TriggerPort0[9]
unit.2.0.port.0.s.9.orderindex=-1
unit.2.0.port.0.s.9.visible=1
unit.2.0.port.0.s.90.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<2>
unit.2.0.port.0.s.90.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.90.name=TriggerPort0[90]
unit.2.0.port.0.s.90.orderindex=-1
unit.2.0.port.0.s.90.visible=1
unit.2.0.port.0.s.91.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<3>
unit.2.0.port.0.s.91.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.91.name=TriggerPort0[91]
unit.2.0.port.0.s.91.orderindex=-1
unit.2.0.port.0.s.91.visible=1
unit.2.0.port.0.s.92.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<4>
unit.2.0.port.0.s.92.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.92.name=TriggerPort0[92]
unit.2.0.port.0.s.92.orderindex=-1
unit.2.0.port.0.s.92.visible=1
unit.2.0.port.0.s.93.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<5>
unit.2.0.port.0.s.93.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.93.name=TriggerPort0[93]
unit.2.0.port.0.s.93.orderindex=-1
unit.2.0.port.0.s.93.visible=1
unit.2.0.port.0.s.94.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_inc
unit.2.0.port.0.s.94.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.94.name=TriggerPort0[94]
unit.2.0.port.0.s.94.orderindex=-1
unit.2.0.port.0.s.94.visible=1
unit.2.0.port.0.s.95.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RDY_STATUS
unit.2.0.port.0.s.95.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.95.name=TriggerPort0[95]
unit.2.0.port.0.s.95.orderindex=-1
unit.2.0.port.0.s.95.visible=1
unit.2.0.port.0.s.96.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/COMPARE_BIT
unit.2.0.port.0.s.96.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.96.name=TriggerPort0[96]
unit.2.0.port.0.s.96.orderindex=-1
unit.2.0.port.0.s.96.visible=1
unit.2.0.port.0.s.97.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/reset_int
unit.2.0.port.0.s.97.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.97.name=TriggerPort0[97]
unit.2.0.port.0.s.97.orderindex=-1
unit.2.0.port.0.s.97.visible=1
unit.2.0.port.0.s.98.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<0>
unit.2.0.port.0.s.98.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.98.name=TriggerPort0[98]
unit.2.0.port.0.s.98.orderindex=-1
unit.2.0.port.0.s.98.visible=1
unit.2.0.port.0.s.99.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<1>
unit.2.0.port.0.s.99.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.2.0.port.0.s.99.name=TriggerPort0[99]
unit.2.0.port.0.s.99.orderindex=-1
unit.2.0.port.0.s.99.visible=1
unit.2.0.portcount=1
unit.2.0.samplesPerTrigger=1
unit.2.0.triggerCapture=1
unit.2.0.triggerNSamplesTS=0
unit.2.0.triggerPosition=0
unit.2.0.triggerWindowCount=1
unit.2.0.triggerWindowDepth=2048
unit.2.0.triggerWindowTS=0
unit.2.0.username=MyILA0
unit.2.0.waveform.count=52
unit.2.0.waveform.posn.0.channel=0
unit.2.0.waveform.posn.0.name=/CORE_INITDONE
unit.2.0.waveform.posn.0.type=signal
unit.2.0.waveform.posn.1.channel=2147483646
unit.2.0.waveform.posn.1.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.2.0.waveform.posn.1.radix=1
unit.2.0.waveform.posn.1.type=bus
unit.2.0.waveform.posn.10.channel=51
unit.2.0.waveform.posn.10.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.2.0.waveform.posn.10.type=signal
unit.2.0.waveform.posn.11.channel=52
unit.2.0.waveform.posn.11.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.2.0.waveform.posn.11.type=signal
unit.2.0.waveform.posn.12.channel=53
unit.2.0.waveform.posn.12.name=/DDR/MEM_INITDONE
unit.2.0.waveform.posn.12.type=signal
unit.2.0.waveform.posn.13.channel=54
unit.2.0.waveform.posn.13.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/CTRL_DUMMYREAD_START
unit.2.0.waveform.posn.13.type=signal
unit.2.0.waveform.posn.14.channel=55
unit.2.0.waveform.posn.14.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/calib_start
unit.2.0.waveform.posn.14.type=signal
unit.2.0.waveform.posn.15.channel=56
unit.2.0.waveform.posn.15.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.15.type=signal
unit.2.0.waveform.posn.16.channel=2147483646
unit.2.0.waveform.posn.16.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count
unit.2.0.waveform.posn.16.radix=1
unit.2.0.waveform.posn.16.type=bus
unit.2.0.waveform.posn.17.channel=2147483646
unit.2.0.waveform.posn.17.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc
unit.2.0.waveform.posn.17.radix=1
unit.2.0.waveform.posn.17.type=bus
unit.2.0.waveform.posn.18.channel=63
unit.2.0.waveform.posn.18.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/bit_boundary_aligned
unit.2.0.waveform.posn.18.type=signal
unit.2.0.waveform.posn.19.channel=64
unit.2.0.waveform.posn.19.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_inc
unit.2.0.waveform.posn.19.type=signal
unit.2.0.waveform.posn.2.channel=2147483646
unit.2.0.waveform.posn.2.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.2.0.waveform.posn.2.radix=1
unit.2.0.waveform.posn.2.type=bus
unit.2.0.waveform.posn.20.channel=65
unit.2.0.waveform.posn.20.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_rst
unit.2.0.waveform.posn.20.type=signal
unit.2.0.waveform.posn.21.channel=66
unit.2.0.waveform.posn.21.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/inc_flag
unit.2.0.waveform.posn.21.type=signal
unit.2.0.waveform.posn.22.channel=67
unit.2.0.waveform.posn.22.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYCE
unit.2.0.waveform.posn.22.type=signal
unit.2.0.waveform.posn.23.channel=68
unit.2.0.waveform.posn.23.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYINC
unit.2.0.waveform.posn.23.type=signal
unit.2.0.waveform.posn.24.channel=2147483646
unit.2.0.waveform.posn.24.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count
unit.2.0.waveform.posn.24.radix=1
unit.2.0.waveform.posn.24.type=bus
unit.2.0.waveform.posn.25.channel=75
unit.2.0.waveform.posn.25.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA
unit.2.0.waveform.posn.25.type=signal
unit.2.0.waveform.posn.26.channel=76
unit.2.0.waveform.posn.26.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA_R
unit.2.0.waveform.posn.26.type=signal
unit.2.0.waveform.posn.27.channel=2147483646
unit.2.0.waveform.posn.27.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count
unit.2.0.waveform.posn.27.radix=1
unit.2.0.waveform.posn.27.type=bus
unit.2.0.waveform.posn.28.channel=83
unit.2.0.waveform.posn.28.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/compare
unit.2.0.waveform.posn.28.radix=1
unit.2.0.waveform.posn.28.type=signal
unit.2.0.waveform.posn.29.channel=84
unit.2.0.waveform.posn.29.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd1
unit.2.0.waveform.posn.29.type=signal
unit.2.0.waveform.posn.3.channel=37
unit.2.0.waveform.posn.3.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.2.0.waveform.posn.3.type=signal
unit.2.0.waveform.posn.30.channel=85
unit.2.0.waveform.posn.30.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd2
unit.2.0.waveform.posn.30.type=signal
unit.2.0.waveform.posn.31.channel=86
unit.2.0.waveform.posn.31.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd3
unit.2.0.waveform.posn.31.type=signal
unit.2.0.waveform.posn.32.channel=87
unit.2.0.waveform.posn.32.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd4
unit.2.0.waveform.posn.32.type=signal
unit.2.0.waveform.posn.33.channel=2147483646
unit.2.0.waveform.posn.33.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt
unit.2.0.waveform.posn.33.radix=1
unit.2.0.waveform.posn.33.type=bus
unit.2.0.waveform.posn.34.channel=94
unit.2.0.waveform.posn.34.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_inc
unit.2.0.waveform.posn.34.type=signal
unit.2.0.waveform.posn.35.channel=95
unit.2.0.waveform.posn.35.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RDY_STATUS
unit.2.0.waveform.posn.35.type=signal
unit.2.0.waveform.posn.36.channel=96
unit.2.0.waveform.posn.36.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/COMPARE_BIT
unit.2.0.waveform.posn.36.type=signal
unit.2.0.waveform.posn.37.channel=97
unit.2.0.waveform.posn.37.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/reset_int
unit.2.0.waveform.posn.37.type=signal
unit.2.0.waveform.posn.38.channel=2147483646
unit.2.0.waveform.posn.38.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int
unit.2.0.waveform.posn.38.radix=1
unit.2.0.waveform.posn.38.type=bus
unit.2.0.waveform.posn.39.channel=102
unit.2.0.waveform.posn.39.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CHAN_DONE
unit.2.0.waveform.posn.39.type=signal
unit.2.0.waveform.posn.4.channel=38
unit.2.0.waveform.posn.4.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.2.0.waveform.posn.4.type=signal
unit.2.0.waveform.posn.40.channel=103
unit.2.0.waveform.posn.40.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC_GLOBAL_FLAG
unit.2.0.waveform.posn.40.type=signal
unit.2.0.waveform.posn.41.channel=2147483646
unit.2.0.waveform.posn.41.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r
unit.2.0.waveform.posn.41.radix=1
unit.2.0.waveform.posn.41.type=bus
unit.2.0.waveform.posn.42.channel=108
unit.2.0.waveform.posn.42.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CALIB_DONE
unit.2.0.waveform.posn.42.type=signal
unit.2.0.waveform.posn.43.channel=109
unit.2.0.waveform.posn.43.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/COMPARE_BIT
unit.2.0.waveform.posn.43.type=signal
unit.2.0.waveform.posn.44.channel=110
unit.2.0.waveform.posn.44.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CTRL_CALIB_START
unit.2.0.waveform.posn.44.type=signal
unit.2.0.waveform.posn.45.channel=2147483646
unit.2.0.waveform.posn.45.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE
unit.2.0.waveform.posn.45.radix=1
unit.2.0.waveform.posn.45.type=bus
unit.2.0.waveform.posn.46.channel=2147483646
unit.2.0.waveform.posn.46.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC
unit.2.0.waveform.posn.46.radix=1
unit.2.0.waveform.posn.46.type=bus
unit.2.0.waveform.posn.47.channel=119
unit.2.0.waveform.posn.47.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYRST<0>
unit.2.0.waveform.posn.47.type=signal
unit.2.0.waveform.posn.48.channel=120
unit.2.0.waveform.posn.48.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYCE
unit.2.0.waveform.posn.48.type=signal
unit.2.0.waveform.posn.49.channel=121
unit.2.0.waveform.posn.49.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC
unit.2.0.waveform.posn.49.type=signal
unit.2.0.waveform.posn.5.channel=2147483646
unit.2.0.waveform.posn.5.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.2.0.waveform.posn.5.radix=1
unit.2.0.waveform.posn.5.type=bus
unit.2.0.waveform.posn.50.channel=122
unit.2.0.waveform.posn.50.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DQ_DATA
unit.2.0.waveform.posn.50.type=signal
unit.2.0.waveform.posn.51.channel=123
unit.2.0.waveform.posn.51.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.51.type=signal
unit.2.0.waveform.posn.52.channel=123
unit.2.0.waveform.posn.52.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.52.type=signal
unit.2.0.waveform.posn.53.channel=123
unit.2.0.waveform.posn.53.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.53.type=signal
unit.2.0.waveform.posn.54.channel=123
unit.2.0.waveform.posn.54.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.54.type=signal
unit.2.0.waveform.posn.55.channel=123
unit.2.0.waveform.posn.55.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.55.type=signal
unit.2.0.waveform.posn.56.channel=123
unit.2.0.waveform.posn.56.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.56.type=signal
unit.2.0.waveform.posn.57.channel=123
unit.2.0.waveform.posn.57.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.57.type=signal
unit.2.0.waveform.posn.58.channel=123
unit.2.0.waveform.posn.58.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.58.type=signal
unit.2.0.waveform.posn.59.channel=123
unit.2.0.waveform.posn.59.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.59.type=signal
unit.2.0.waveform.posn.6.channel=44
unit.2.0.waveform.posn.6.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.2.0.waveform.posn.6.type=signal
unit.2.0.waveform.posn.60.channel=123
unit.2.0.waveform.posn.60.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.60.type=signal
unit.2.0.waveform.posn.61.channel=123
unit.2.0.waveform.posn.61.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.61.type=signal
unit.2.0.waveform.posn.62.channel=123
unit.2.0.waveform.posn.62.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.62.type=signal
unit.2.0.waveform.posn.63.channel=123
unit.2.0.waveform.posn.63.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.63.type=signal
unit.2.0.waveform.posn.64.channel=123
unit.2.0.waveform.posn.64.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.64.type=signal
unit.2.0.waveform.posn.65.channel=123
unit.2.0.waveform.posn.65.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.65.type=signal
unit.2.0.waveform.posn.66.channel=123
unit.2.0.waveform.posn.66.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.66.type=signal
unit.2.0.waveform.posn.67.channel=123
unit.2.0.waveform.posn.67.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.67.type=signal
unit.2.0.waveform.posn.68.channel=123
unit.2.0.waveform.posn.68.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.68.type=signal
unit.2.0.waveform.posn.69.channel=123
unit.2.0.waveform.posn.69.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.69.type=signal
unit.2.0.waveform.posn.7.channel=45
unit.2.0.waveform.posn.7.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.2.0.waveform.posn.7.type=signal
unit.2.0.waveform.posn.70.channel=123
unit.2.0.waveform.posn.70.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.70.type=signal
unit.2.0.waveform.posn.71.channel=123
unit.2.0.waveform.posn.71.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.71.type=signal
unit.2.0.waveform.posn.72.channel=123
unit.2.0.waveform.posn.72.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.72.type=signal
unit.2.0.waveform.posn.73.channel=123
unit.2.0.waveform.posn.73.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.73.type=signal
unit.2.0.waveform.posn.74.channel=123
unit.2.0.waveform.posn.74.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.74.type=signal
unit.2.0.waveform.posn.75.channel=123
unit.2.0.waveform.posn.75.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.75.type=signal
unit.2.0.waveform.posn.76.channel=123
unit.2.0.waveform.posn.76.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.76.type=signal
unit.2.0.waveform.posn.77.channel=123
unit.2.0.waveform.posn.77.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.77.type=signal
unit.2.0.waveform.posn.78.channel=123
unit.2.0.waveform.posn.78.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.78.type=signal
unit.2.0.waveform.posn.79.channel=123
unit.2.0.waveform.posn.79.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.79.type=signal
unit.2.0.waveform.posn.8.channel=46
unit.2.0.waveform.posn.8.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.2.0.waveform.posn.8.type=signal
unit.2.0.waveform.posn.80.channel=123
unit.2.0.waveform.posn.80.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.80.type=signal
unit.2.0.waveform.posn.81.channel=123
unit.2.0.waveform.posn.81.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.81.type=signal
unit.2.0.waveform.posn.82.channel=123
unit.2.0.waveform.posn.82.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.82.type=signal
unit.2.0.waveform.posn.83.channel=123
unit.2.0.waveform.posn.83.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.2.0.waveform.posn.83.type=signal
unit.2.0.waveform.posn.9.channel=2147483646
unit.2.0.waveform.posn.9.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.2.0.waveform.posn.9.radix=1
unit.2.0.waveform.posn.9.type=bus
unit.3.0.0.HEIGHT0=0.21698113
unit.3.0.0.TriggerRow0=1
unit.3.0.0.TriggerRow1=1
unit.3.0.0.TriggerRow2=1
unit.3.0.0.WIDTH0=1.0082644
unit.3.0.0.X0=0.027272727
unit.3.0.0.Y0=0.0
unit.3.0.1.HEIGHT1=0.7138365
unit.3.0.1.WIDTH1=1.0082644
unit.3.0.1.X1=0.027272727
unit.3.0.1.Y1=0.25157234
unit.3.0.MFBitsA0=XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
unit.3.0.MFBitsB0=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
unit.3.0.MFCompareA0=0
unit.3.0.MFCompareB0=999
unit.3.0.MFCount=1
unit.3.0.MFDisplay0=0
unit.3.0.MFEventType0=3
unit.3.0.SQCondition=All Data
unit.3.0.SQContiguous0=0
unit.3.0.SequencerOn=0
unit.3.0.TCActive=0
unit.3.0.TCAdvanced0=0
unit.3.0.TCCondition0_0=M0
unit.3.0.TCCondition0_1=
unit.3.0.TCConditionType0=0
unit.3.0.TCCount=1
unit.3.0.TCEventCount0=1
unit.3.0.TCEventType0=3
unit.3.0.TCName0=TriggerCondition0
unit.3.0.TCOutputEnable0=0
unit.3.0.TCOutputHigh0=1
unit.3.0.TCOutputMode0=0
unit.3.0.browser_tree_state<Data\ Port>=1
unit.3.0.coretype=ILA
unit.3.0.eventCount0=1
unit.3.0.port.-1.b.0.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.3.0.port.-1.b.0.channellist=1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
unit.3.0.port.-1.b.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.0.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.3.0.port.-1.b.0.orderindex=-1
unit.3.0.port.-1.b.0.radix=Hex
unit.3.0.port.-1.b.0.signedOffset=0.0
unit.3.0.port.-1.b.0.signedPrecision=0
unit.3.0.port.-1.b.0.signedScaleFactor=1.0
unit.3.0.port.-1.b.0.tokencount=0
unit.3.0.port.-1.b.0.unsignedOffset=0.0
unit.3.0.port.-1.b.0.unsignedPrecision=0
unit.3.0.port.-1.b.0.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.0.visible=1
unit.3.0.port.-1.b.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.3.0.port.-1.b.1.channellist=19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
unit.3.0.port.-1.b.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.1.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.3.0.port.-1.b.1.orderindex=-1
unit.3.0.port.-1.b.1.radix=Hex
unit.3.0.port.-1.b.1.signedOffset=0.0
unit.3.0.port.-1.b.1.signedPrecision=0
unit.3.0.port.-1.b.1.signedScaleFactor=1.0
unit.3.0.port.-1.b.1.tokencount=0
unit.3.0.port.-1.b.1.unsignedOffset=0.0
unit.3.0.port.-1.b.1.unsignedPrecision=0
unit.3.0.port.-1.b.1.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.1.visible=1
unit.3.0.port.-1.b.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen
unit.3.0.port.-1.b.2.channellist=54 55 56 63 64 65 66
unit.3.0.port.-1.b.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.2.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen
unit.3.0.port.-1.b.2.orderindex=-1
unit.3.0.port.-1.b.2.radix=Hex
unit.3.0.port.-1.b.2.signedOffset=0.0
unit.3.0.port.-1.b.2.signedPrecision=0
unit.3.0.port.-1.b.2.signedScaleFactor=1.0
unit.3.0.port.-1.b.2.tokencount=0
unit.3.0.port.-1.b.2.unsignedOffset=0.0
unit.3.0.port.-1.b.2.unsignedPrecision=0
unit.3.0.port.-1.b.2.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.2.visible=1
unit.3.0.port.-1.b.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count
unit.3.0.port.-1.b.3.channellist=57 58 59 60
unit.3.0.port.-1.b.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.3.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count
unit.3.0.port.-1.b.3.orderindex=-1
unit.3.0.port.-1.b.3.radix=Hex
unit.3.0.port.-1.b.3.signedOffset=0.0
unit.3.0.port.-1.b.3.signedPrecision=0
unit.3.0.port.-1.b.3.signedScaleFactor=1.0
unit.3.0.port.-1.b.3.tokencount=0
unit.3.0.port.-1.b.3.unsignedOffset=0.0
unit.3.0.port.-1.b.3.unsignedPrecision=0
unit.3.0.port.-1.b.3.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.3.visible=1
unit.3.0.port.-1.b.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc
unit.3.0.port.-1.b.4.channellist=61 62
unit.3.0.port.-1.b.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.4.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc
unit.3.0.port.-1.b.4.orderindex=-1
unit.3.0.port.-1.b.4.radix=Hex
unit.3.0.port.-1.b.4.signedOffset=0.0
unit.3.0.port.-1.b.4.signedPrecision=0
unit.3.0.port.-1.b.4.signedScaleFactor=1.0
unit.3.0.port.-1.b.4.tokencount=0
unit.3.0.port.-1.b.4.unsignedOffset=0.0
unit.3.0.port.-1.b.4.unsignedPrecision=0
unit.3.0.port.-1.b.4.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.4.visible=1
unit.3.0.port.-1.b.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.3.0.port.-1.b.5.channellist=39 40 41 42 43
unit.3.0.port.-1.b.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.5.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.3.0.port.-1.b.5.orderindex=-1
unit.3.0.port.-1.b.5.radix=Hex
unit.3.0.port.-1.b.5.signedOffset=0.0
unit.3.0.port.-1.b.5.signedPrecision=0
unit.3.0.port.-1.b.5.signedScaleFactor=1.0
unit.3.0.port.-1.b.5.tokencount=0
unit.3.0.port.-1.b.5.unsignedOffset=0.0
unit.3.0.port.-1.b.5.unsignedPrecision=0
unit.3.0.port.-1.b.5.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.5.visible=1
unit.3.0.port.-1.b.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.3.0.port.-1.b.6.channellist=47 48 49 50
unit.3.0.port.-1.b.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.b.6.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.3.0.port.-1.b.6.orderindex=-1
unit.3.0.port.-1.b.6.radix=Hex
unit.3.0.port.-1.b.6.signedOffset=0.0
unit.3.0.port.-1.b.6.signedPrecision=0
unit.3.0.port.-1.b.6.signedScaleFactor=1.0
unit.3.0.port.-1.b.6.tokencount=0
unit.3.0.port.-1.b.6.unsignedOffset=0.0
unit.3.0.port.-1.b.6.unsignedPrecision=0
unit.3.0.port.-1.b.6.unsignedScaleFactor=1.0
unit.3.0.port.-1.b.6.visible=1
unit.3.0.port.-1.buscount=7
unit.3.0.port.-1.channelcount=124
unit.3.0.port.-1.s.0.alias=/CORE_INITDONE
unit.3.0.port.-1.s.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.0.name=DataPort[0]
unit.3.0.port.-1.s.0.orderindex=-1
unit.3.0.port.-1.s.0.visible=1
unit.3.0.port.-1.s.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<0>
unit.3.0.port.-1.s.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.1.name=DataPort[1]
unit.3.0.port.-1.s.1.orderindex=-1
unit.3.0.port.-1.s.1.visible=1
unit.3.0.port.-1.s.10.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<9>
unit.3.0.port.-1.s.10.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.10.name=DataPort[10]
unit.3.0.port.-1.s.10.orderindex=-1
unit.3.0.port.-1.s.10.visible=1
unit.3.0.port.-1.s.100.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<2>
unit.3.0.port.-1.s.100.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.100.name=DataPort[100]
unit.3.0.port.-1.s.100.orderindex=-1
unit.3.0.port.-1.s.100.visible=1
unit.3.0.port.-1.s.101.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<3>
unit.3.0.port.-1.s.101.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.101.name=DataPort[101]
unit.3.0.port.-1.s.101.orderindex=-1
unit.3.0.port.-1.s.101.visible=1
unit.3.0.port.-1.s.102.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CHAN_DONE
unit.3.0.port.-1.s.102.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.102.name=DataPort[102]
unit.3.0.port.-1.s.102.orderindex=-1
unit.3.0.port.-1.s.102.visible=1
unit.3.0.port.-1.s.103.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC_GLOBAL_FLAG
unit.3.0.port.-1.s.103.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.103.name=DataPort[103]
unit.3.0.port.-1.s.103.orderindex=-1
unit.3.0.port.-1.s.103.visible=1
unit.3.0.port.-1.s.104.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<0>
unit.3.0.port.-1.s.104.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.104.name=DataPort[104]
unit.3.0.port.-1.s.104.orderindex=-1
unit.3.0.port.-1.s.104.visible=1
unit.3.0.port.-1.s.105.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<1>
unit.3.0.port.-1.s.105.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.105.name=DataPort[105]
unit.3.0.port.-1.s.105.orderindex=-1
unit.3.0.port.-1.s.105.visible=1
unit.3.0.port.-1.s.106.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<2>
unit.3.0.port.-1.s.106.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.106.name=DataPort[106]
unit.3.0.port.-1.s.106.orderindex=-1
unit.3.0.port.-1.s.106.visible=1
unit.3.0.port.-1.s.107.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<3>
unit.3.0.port.-1.s.107.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.107.name=DataPort[107]
unit.3.0.port.-1.s.107.orderindex=-1
unit.3.0.port.-1.s.107.visible=1
unit.3.0.port.-1.s.108.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CALIB_DONE
unit.3.0.port.-1.s.108.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.108.name=DataPort[108]
unit.3.0.port.-1.s.108.orderindex=-1
unit.3.0.port.-1.s.108.visible=1
unit.3.0.port.-1.s.109.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/COMPARE_BIT
unit.3.0.port.-1.s.109.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.109.name=DataPort[109]
unit.3.0.port.-1.s.109.orderindex=-1
unit.3.0.port.-1.s.109.visible=1
unit.3.0.port.-1.s.11.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<10>
unit.3.0.port.-1.s.11.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.11.name=DataPort[11]
unit.3.0.port.-1.s.11.orderindex=-1
unit.3.0.port.-1.s.11.visible=1
unit.3.0.port.-1.s.110.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CTRL_CALIB_START
unit.3.0.port.-1.s.110.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.110.name=DataPort[110]
unit.3.0.port.-1.s.110.orderindex=-1
unit.3.0.port.-1.s.110.visible=1
unit.3.0.port.-1.s.111.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<0>
unit.3.0.port.-1.s.111.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.111.name=DataPort[111]
unit.3.0.port.-1.s.111.orderindex=-1
unit.3.0.port.-1.s.111.visible=1
unit.3.0.port.-1.s.112.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<1>
unit.3.0.port.-1.s.112.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.112.name=DataPort[112]
unit.3.0.port.-1.s.112.orderindex=-1
unit.3.0.port.-1.s.112.visible=1
unit.3.0.port.-1.s.113.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<2>
unit.3.0.port.-1.s.113.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.113.name=DataPort[113]
unit.3.0.port.-1.s.113.orderindex=-1
unit.3.0.port.-1.s.113.visible=1
unit.3.0.port.-1.s.114.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<3>
unit.3.0.port.-1.s.114.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.114.name=DataPort[114]
unit.3.0.port.-1.s.114.orderindex=-1
unit.3.0.port.-1.s.114.visible=1
unit.3.0.port.-1.s.115.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<0>
unit.3.0.port.-1.s.115.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.115.name=DataPort[115]
unit.3.0.port.-1.s.115.orderindex=-1
unit.3.0.port.-1.s.115.visible=1
unit.3.0.port.-1.s.116.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<1>
unit.3.0.port.-1.s.116.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.116.name=DataPort[116]
unit.3.0.port.-1.s.116.orderindex=-1
unit.3.0.port.-1.s.116.visible=1
unit.3.0.port.-1.s.117.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<2>
unit.3.0.port.-1.s.117.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.117.name=DataPort[117]
unit.3.0.port.-1.s.117.orderindex=-1
unit.3.0.port.-1.s.117.visible=1
unit.3.0.port.-1.s.118.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<3>
unit.3.0.port.-1.s.118.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.118.name=DataPort[118]
unit.3.0.port.-1.s.118.orderindex=-1
unit.3.0.port.-1.s.118.visible=1
unit.3.0.port.-1.s.119.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYRST<0>
unit.3.0.port.-1.s.119.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.119.name=DataPort[119]
unit.3.0.port.-1.s.119.orderindex=-1
unit.3.0.port.-1.s.119.visible=1
unit.3.0.port.-1.s.12.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<11>
unit.3.0.port.-1.s.12.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.12.name=DataPort[12]
unit.3.0.port.-1.s.12.orderindex=-1
unit.3.0.port.-1.s.12.visible=1
unit.3.0.port.-1.s.120.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYCE
unit.3.0.port.-1.s.120.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.120.name=DataPort[120]
unit.3.0.port.-1.s.120.orderindex=-1
unit.3.0.port.-1.s.120.visible=1
unit.3.0.port.-1.s.121.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC
unit.3.0.port.-1.s.121.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.121.name=DataPort[121]
unit.3.0.port.-1.s.121.orderindex=-1
unit.3.0.port.-1.s.121.visible=1
unit.3.0.port.-1.s.122.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DQ_DATA
unit.3.0.port.-1.s.122.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.122.name=DataPort[122]
unit.3.0.port.-1.s.122.orderindex=-1
unit.3.0.port.-1.s.122.visible=1
unit.3.0.port.-1.s.123.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.3.0.port.-1.s.123.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.123.name=DataPort[123]
unit.3.0.port.-1.s.123.orderindex=-1
unit.3.0.port.-1.s.123.visible=1
unit.3.0.port.-1.s.13.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<12>
unit.3.0.port.-1.s.13.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.13.name=DataPort[13]
unit.3.0.port.-1.s.13.orderindex=-1
unit.3.0.port.-1.s.13.visible=1
unit.3.0.port.-1.s.14.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<13>
unit.3.0.port.-1.s.14.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.14.name=DataPort[14]
unit.3.0.port.-1.s.14.orderindex=-1
unit.3.0.port.-1.s.14.visible=1
unit.3.0.port.-1.s.15.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<14>
unit.3.0.port.-1.s.15.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.15.name=DataPort[15]
unit.3.0.port.-1.s.15.orderindex=-1
unit.3.0.port.-1.s.15.visible=1
unit.3.0.port.-1.s.16.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<15>
unit.3.0.port.-1.s.16.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.16.name=DataPort[16]
unit.3.0.port.-1.s.16.orderindex=-1
unit.3.0.port.-1.s.16.visible=1
unit.3.0.port.-1.s.17.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<16>
unit.3.0.port.-1.s.17.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.17.name=DataPort[17]
unit.3.0.port.-1.s.17.orderindex=-1
unit.3.0.port.-1.s.17.visible=1
unit.3.0.port.-1.s.18.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<17>
unit.3.0.port.-1.s.18.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.18.name=DataPort[18]
unit.3.0.port.-1.s.18.orderindex=-1
unit.3.0.port.-1.s.18.visible=1
unit.3.0.port.-1.s.19.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<0>
unit.3.0.port.-1.s.19.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.19.name=DataPort[19]
unit.3.0.port.-1.s.19.orderindex=-1
unit.3.0.port.-1.s.19.visible=1
unit.3.0.port.-1.s.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<1>
unit.3.0.port.-1.s.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.2.name=DataPort[2]
unit.3.0.port.-1.s.2.orderindex=-1
unit.3.0.port.-1.s.2.visible=1
unit.3.0.port.-1.s.20.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<1>
unit.3.0.port.-1.s.20.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.20.name=DataPort[20]
unit.3.0.port.-1.s.20.orderindex=-1
unit.3.0.port.-1.s.20.visible=1
unit.3.0.port.-1.s.21.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<2>
unit.3.0.port.-1.s.21.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.21.name=DataPort[21]
unit.3.0.port.-1.s.21.orderindex=-1
unit.3.0.port.-1.s.21.visible=1
unit.3.0.port.-1.s.22.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<3>
unit.3.0.port.-1.s.22.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.22.name=DataPort[22]
unit.3.0.port.-1.s.22.orderindex=-1
unit.3.0.port.-1.s.22.visible=1
unit.3.0.port.-1.s.23.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<4>
unit.3.0.port.-1.s.23.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.23.name=DataPort[23]
unit.3.0.port.-1.s.23.orderindex=-1
unit.3.0.port.-1.s.23.visible=1
unit.3.0.port.-1.s.24.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<5>
unit.3.0.port.-1.s.24.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.24.name=DataPort[24]
unit.3.0.port.-1.s.24.orderindex=-1
unit.3.0.port.-1.s.24.visible=1
unit.3.0.port.-1.s.25.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<6>
unit.3.0.port.-1.s.25.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.25.name=DataPort[25]
unit.3.0.port.-1.s.25.orderindex=-1
unit.3.0.port.-1.s.25.visible=1
unit.3.0.port.-1.s.26.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<7>
unit.3.0.port.-1.s.26.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.26.name=DataPort[26]
unit.3.0.port.-1.s.26.orderindex=-1
unit.3.0.port.-1.s.26.visible=1
unit.3.0.port.-1.s.27.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<8>
unit.3.0.port.-1.s.27.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.27.name=DataPort[27]
unit.3.0.port.-1.s.27.orderindex=-1
unit.3.0.port.-1.s.27.visible=1
unit.3.0.port.-1.s.28.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<9>
unit.3.0.port.-1.s.28.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.28.name=DataPort[28]
unit.3.0.port.-1.s.28.orderindex=-1
unit.3.0.port.-1.s.28.visible=1
unit.3.0.port.-1.s.29.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<10>
unit.3.0.port.-1.s.29.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.29.name=DataPort[29]
unit.3.0.port.-1.s.29.orderindex=-1
unit.3.0.port.-1.s.29.visible=1
unit.3.0.port.-1.s.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<2>
unit.3.0.port.-1.s.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.3.name=DataPort[3]
unit.3.0.port.-1.s.3.orderindex=-1
unit.3.0.port.-1.s.3.visible=1
unit.3.0.port.-1.s.30.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<11>
unit.3.0.port.-1.s.30.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.30.name=DataPort[30]
unit.3.0.port.-1.s.30.orderindex=-1
unit.3.0.port.-1.s.30.visible=1
unit.3.0.port.-1.s.31.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<12>
unit.3.0.port.-1.s.31.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.31.name=DataPort[31]
unit.3.0.port.-1.s.31.orderindex=-1
unit.3.0.port.-1.s.31.visible=1
unit.3.0.port.-1.s.32.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<13>
unit.3.0.port.-1.s.32.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.32.name=DataPort[32]
unit.3.0.port.-1.s.32.orderindex=-1
unit.3.0.port.-1.s.32.visible=1
unit.3.0.port.-1.s.33.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<14>
unit.3.0.port.-1.s.33.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.33.name=DataPort[33]
unit.3.0.port.-1.s.33.orderindex=-1
unit.3.0.port.-1.s.33.visible=1
unit.3.0.port.-1.s.34.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<15>
unit.3.0.port.-1.s.34.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.34.name=DataPort[34]
unit.3.0.port.-1.s.34.orderindex=-1
unit.3.0.port.-1.s.34.visible=1
unit.3.0.port.-1.s.35.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<16>
unit.3.0.port.-1.s.35.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.35.name=DataPort[35]
unit.3.0.port.-1.s.35.orderindex=-1
unit.3.0.port.-1.s.35.visible=1
unit.3.0.port.-1.s.36.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<17>
unit.3.0.port.-1.s.36.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.36.name=DataPort[36]
unit.3.0.port.-1.s.36.orderindex=-1
unit.3.0.port.-1.s.36.visible=1
unit.3.0.port.-1.s.37.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.3.0.port.-1.s.37.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.37.name=DataPort[37]
unit.3.0.port.-1.s.37.orderindex=-1
unit.3.0.port.-1.s.37.visible=1
unit.3.0.port.-1.s.38.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.3.0.port.-1.s.38.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.38.name=DataPort[38]
unit.3.0.port.-1.s.38.orderindex=-1
unit.3.0.port.-1.s.38.visible=1
unit.3.0.port.-1.s.39.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<0>
unit.3.0.port.-1.s.39.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.39.name=DataPort[39]
unit.3.0.port.-1.s.39.orderindex=-1
unit.3.0.port.-1.s.39.visible=1
unit.3.0.port.-1.s.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<3>
unit.3.0.port.-1.s.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.4.name=DataPort[4]
unit.3.0.port.-1.s.4.orderindex=-1
unit.3.0.port.-1.s.4.visible=1
unit.3.0.port.-1.s.40.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<1>
unit.3.0.port.-1.s.40.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.40.name=DataPort[40]
unit.3.0.port.-1.s.40.orderindex=-1
unit.3.0.port.-1.s.40.visible=1
unit.3.0.port.-1.s.41.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<2>
unit.3.0.port.-1.s.41.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.41.name=DataPort[41]
unit.3.0.port.-1.s.41.orderindex=-1
unit.3.0.port.-1.s.41.visible=1
unit.3.0.port.-1.s.42.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<3>
unit.3.0.port.-1.s.42.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.42.name=DataPort[42]
unit.3.0.port.-1.s.42.orderindex=-1
unit.3.0.port.-1.s.42.visible=1
unit.3.0.port.-1.s.43.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<4>
unit.3.0.port.-1.s.43.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.43.name=DataPort[43]
unit.3.0.port.-1.s.43.orderindex=-1
unit.3.0.port.-1.s.43.visible=1
unit.3.0.port.-1.s.44.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.3.0.port.-1.s.44.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.44.name=DataPort[44]
unit.3.0.port.-1.s.44.orderindex=-1
unit.3.0.port.-1.s.44.visible=1
unit.3.0.port.-1.s.45.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.3.0.port.-1.s.45.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.45.name=DataPort[45]
unit.3.0.port.-1.s.45.orderindex=-1
unit.3.0.port.-1.s.45.visible=1
unit.3.0.port.-1.s.46.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.3.0.port.-1.s.46.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.46.name=DataPort[46]
unit.3.0.port.-1.s.46.orderindex=-1
unit.3.0.port.-1.s.46.visible=1
unit.3.0.port.-1.s.47.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<0>
unit.3.0.port.-1.s.47.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.47.name=DataPort[47]
unit.3.0.port.-1.s.47.orderindex=-1
unit.3.0.port.-1.s.47.visible=1
unit.3.0.port.-1.s.48.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<1>
unit.3.0.port.-1.s.48.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.48.name=DataPort[48]
unit.3.0.port.-1.s.48.orderindex=-1
unit.3.0.port.-1.s.48.visible=1
unit.3.0.port.-1.s.49.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<2>
unit.3.0.port.-1.s.49.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.49.name=DataPort[49]
unit.3.0.port.-1.s.49.orderindex=-1
unit.3.0.port.-1.s.49.visible=1
unit.3.0.port.-1.s.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<4>
unit.3.0.port.-1.s.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.5.name=DataPort[5]
unit.3.0.port.-1.s.5.orderindex=-1
unit.3.0.port.-1.s.5.visible=1
unit.3.0.port.-1.s.50.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<3>
unit.3.0.port.-1.s.50.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.50.name=DataPort[50]
unit.3.0.port.-1.s.50.orderindex=-1
unit.3.0.port.-1.s.50.visible=1
unit.3.0.port.-1.s.51.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.3.0.port.-1.s.51.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.51.name=DataPort[51]
unit.3.0.port.-1.s.51.orderindex=-1
unit.3.0.port.-1.s.51.visible=1
unit.3.0.port.-1.s.52.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.3.0.port.-1.s.52.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.52.name=DataPort[52]
unit.3.0.port.-1.s.52.orderindex=-1
unit.3.0.port.-1.s.52.visible=1
unit.3.0.port.-1.s.53.alias=/DDR/MEM_INITDONE
unit.3.0.port.-1.s.53.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.53.name=DataPort[53]
unit.3.0.port.-1.s.53.orderindex=-1
unit.3.0.port.-1.s.53.visible=1
unit.3.0.port.-1.s.54.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/CTRL_DUMMYREAD_START
unit.3.0.port.-1.s.54.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.54.name=DataPort[54]
unit.3.0.port.-1.s.54.orderindex=-1
unit.3.0.port.-1.s.54.visible=1
unit.3.0.port.-1.s.55.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/calib_start
unit.3.0.port.-1.s.55.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.55.name=DataPort[55]
unit.3.0.port.-1.s.55.orderindex=-1
unit.3.0.port.-1.s.55.visible=1
unit.3.0.port.-1.s.56.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/BIT_BOUNDARY_CHECK
unit.3.0.port.-1.s.56.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.56.name=DataPort[56]
unit.3.0.port.-1.s.56.orderindex=-1
unit.3.0.port.-1.s.56.visible=1
unit.3.0.port.-1.s.57.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.3.0.port.-1.s.57.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.57.name=DataPort[57]
unit.3.0.port.-1.s.57.orderindex=-1
unit.3.0.port.-1.s.57.visible=1
unit.3.0.port.-1.s.58.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.3.0.port.-1.s.58.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.58.name=DataPort[58]
unit.3.0.port.-1.s.58.orderindex=-1
unit.3.0.port.-1.s.58.visible=1
unit.3.0.port.-1.s.59.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.3.0.port.-1.s.59.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.59.name=DataPort[59]
unit.3.0.port.-1.s.59.orderindex=-1
unit.3.0.port.-1.s.59.visible=1
unit.3.0.port.-1.s.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<5>
unit.3.0.port.-1.s.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.6.name=DataPort[6]
unit.3.0.port.-1.s.6.orderindex=-1
unit.3.0.port.-1.s.6.visible=1
unit.3.0.port.-1.s.60.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.3.0.port.-1.s.60.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.60.name=DataPort[60]
unit.3.0.port.-1.s.60.orderindex=-1
unit.3.0.port.-1.s.60.visible=1
unit.3.0.port.-1.s.61.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.3.0.port.-1.s.61.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.61.name=DataPort[61]
unit.3.0.port.-1.s.61.orderindex=-1
unit.3.0.port.-1.s.61.visible=1
unit.3.0.port.-1.s.62.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.3.0.port.-1.s.62.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.62.name=DataPort[62]
unit.3.0.port.-1.s.62.orderindex=-1
unit.3.0.port.-1.s.62.visible=1
unit.3.0.port.-1.s.63.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/bit_boundary_aligned
unit.3.0.port.-1.s.63.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.63.name=DataPort[63]
unit.3.0.port.-1.s.63.orderindex=-1
unit.3.0.port.-1.s.63.visible=1
unit.3.0.port.-1.s.64.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_inc
unit.3.0.port.-1.s.64.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.64.name=DataPort[64]
unit.3.0.port.-1.s.64.orderindex=-1
unit.3.0.port.-1.s.64.visible=1
unit.3.0.port.-1.s.65.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_rst
unit.3.0.port.-1.s.65.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.65.name=DataPort[65]
unit.3.0.port.-1.s.65.orderindex=-1
unit.3.0.port.-1.s.65.visible=1
unit.3.0.port.-1.s.66.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/inc_flag
unit.3.0.port.-1.s.66.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.66.name=DataPort[66]
unit.3.0.port.-1.s.66.orderindex=-1
unit.3.0.port.-1.s.66.visible=1
unit.3.0.port.-1.s.67.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYCE
unit.3.0.port.-1.s.67.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.67.name=DataPort[67]
unit.3.0.port.-1.s.67.orderindex=-1
unit.3.0.port.-1.s.67.visible=1
unit.3.0.port.-1.s.68.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYINC
unit.3.0.port.-1.s.68.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.68.name=DataPort[68]
unit.3.0.port.-1.s.68.orderindex=-1
unit.3.0.port.-1.s.68.visible=1
unit.3.0.port.-1.s.69.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<0>
unit.3.0.port.-1.s.69.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.69.name=DataPort[69]
unit.3.0.port.-1.s.69.orderindex=-1
unit.3.0.port.-1.s.69.visible=1
unit.3.0.port.-1.s.7.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<6>
unit.3.0.port.-1.s.7.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.7.name=DataPort[7]
unit.3.0.port.-1.s.7.orderindex=-1
unit.3.0.port.-1.s.7.visible=1
unit.3.0.port.-1.s.70.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<1>
unit.3.0.port.-1.s.70.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.70.name=DataPort[70]
unit.3.0.port.-1.s.70.orderindex=-1
unit.3.0.port.-1.s.70.visible=1
unit.3.0.port.-1.s.71.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<2>
unit.3.0.port.-1.s.71.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.71.name=DataPort[71]
unit.3.0.port.-1.s.71.orderindex=-1
unit.3.0.port.-1.s.71.visible=1
unit.3.0.port.-1.s.72.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<3>
unit.3.0.port.-1.s.72.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.72.name=DataPort[72]
unit.3.0.port.-1.s.72.orderindex=-1
unit.3.0.port.-1.s.72.visible=1
unit.3.0.port.-1.s.73.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<4>
unit.3.0.port.-1.s.73.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.73.name=DataPort[73]
unit.3.0.port.-1.s.73.orderindex=-1
unit.3.0.port.-1.s.73.visible=1
unit.3.0.port.-1.s.74.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<5>
unit.3.0.port.-1.s.74.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.74.name=DataPort[74]
unit.3.0.port.-1.s.74.orderindex=-1
unit.3.0.port.-1.s.74.visible=1
unit.3.0.port.-1.s.75.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA
unit.3.0.port.-1.s.75.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.75.name=DataPort[75]
unit.3.0.port.-1.s.75.orderindex=-1
unit.3.0.port.-1.s.75.visible=1
unit.3.0.port.-1.s.76.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA_R
unit.3.0.port.-1.s.76.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.76.name=DataPort[76]
unit.3.0.port.-1.s.76.orderindex=-1
unit.3.0.port.-1.s.76.visible=1
unit.3.0.port.-1.s.77.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<0>
unit.3.0.port.-1.s.77.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.77.name=DataPort[77]
unit.3.0.port.-1.s.77.orderindex=-1
unit.3.0.port.-1.s.77.visible=1
unit.3.0.port.-1.s.78.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<1>
unit.3.0.port.-1.s.78.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.78.name=DataPort[78]
unit.3.0.port.-1.s.78.orderindex=-1
unit.3.0.port.-1.s.78.visible=1
unit.3.0.port.-1.s.79.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<2>
unit.3.0.port.-1.s.79.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.79.name=DataPort[79]
unit.3.0.port.-1.s.79.orderindex=-1
unit.3.0.port.-1.s.79.visible=1
unit.3.0.port.-1.s.8.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<7>
unit.3.0.port.-1.s.8.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.8.name=DataPort[8]
unit.3.0.port.-1.s.8.orderindex=-1
unit.3.0.port.-1.s.8.visible=1
unit.3.0.port.-1.s.80.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<3>
unit.3.0.port.-1.s.80.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.80.name=DataPort[80]
unit.3.0.port.-1.s.80.orderindex=-1
unit.3.0.port.-1.s.80.visible=1
unit.3.0.port.-1.s.81.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<4>
unit.3.0.port.-1.s.81.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.81.name=DataPort[81]
unit.3.0.port.-1.s.81.orderindex=-1
unit.3.0.port.-1.s.81.visible=1
unit.3.0.port.-1.s.82.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<5>
unit.3.0.port.-1.s.82.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.82.name=DataPort[82]
unit.3.0.port.-1.s.82.orderindex=-1
unit.3.0.port.-1.s.82.visible=1
unit.3.0.port.-1.s.83.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/compare
unit.3.0.port.-1.s.83.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.83.name=DataPort[83]
unit.3.0.port.-1.s.83.orderindex=-1
unit.3.0.port.-1.s.83.visible=1
unit.3.0.port.-1.s.84.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd1
unit.3.0.port.-1.s.84.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.84.name=DataPort[84]
unit.3.0.port.-1.s.84.orderindex=-1
unit.3.0.port.-1.s.84.visible=1
unit.3.0.port.-1.s.85.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd2
unit.3.0.port.-1.s.85.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.85.name=DataPort[85]
unit.3.0.port.-1.s.85.orderindex=-1
unit.3.0.port.-1.s.85.visible=1
unit.3.0.port.-1.s.86.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd3
unit.3.0.port.-1.s.86.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.86.name=DataPort[86]
unit.3.0.port.-1.s.86.orderindex=-1
unit.3.0.port.-1.s.86.visible=1
unit.3.0.port.-1.s.87.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd4
unit.3.0.port.-1.s.87.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.87.name=DataPort[87]
unit.3.0.port.-1.s.87.orderindex=-1
unit.3.0.port.-1.s.87.visible=1
unit.3.0.port.-1.s.88.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<0>
unit.3.0.port.-1.s.88.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.88.name=DataPort[88]
unit.3.0.port.-1.s.88.orderindex=-1
unit.3.0.port.-1.s.88.visible=1
unit.3.0.port.-1.s.89.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<1>
unit.3.0.port.-1.s.89.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.89.name=DataPort[89]
unit.3.0.port.-1.s.89.orderindex=-1
unit.3.0.port.-1.s.89.visible=1
unit.3.0.port.-1.s.9.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<8>
unit.3.0.port.-1.s.9.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.9.name=DataPort[9]
unit.3.0.port.-1.s.9.orderindex=-1
unit.3.0.port.-1.s.9.visible=1
unit.3.0.port.-1.s.90.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<2>
unit.3.0.port.-1.s.90.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.90.name=DataPort[90]
unit.3.0.port.-1.s.90.orderindex=-1
unit.3.0.port.-1.s.90.visible=1
unit.3.0.port.-1.s.91.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<3>
unit.3.0.port.-1.s.91.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.91.name=DataPort[91]
unit.3.0.port.-1.s.91.orderindex=-1
unit.3.0.port.-1.s.91.visible=1
unit.3.0.port.-1.s.92.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<4>
unit.3.0.port.-1.s.92.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.92.name=DataPort[92]
unit.3.0.port.-1.s.92.orderindex=-1
unit.3.0.port.-1.s.92.visible=1
unit.3.0.port.-1.s.93.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<5>
unit.3.0.port.-1.s.93.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.93.name=DataPort[93]
unit.3.0.port.-1.s.93.orderindex=-1
unit.3.0.port.-1.s.93.visible=1
unit.3.0.port.-1.s.94.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_inc
unit.3.0.port.-1.s.94.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.94.name=DataPort[94]
unit.3.0.port.-1.s.94.orderindex=-1
unit.3.0.port.-1.s.94.visible=1
unit.3.0.port.-1.s.95.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RDY_STATUS
unit.3.0.port.-1.s.95.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.95.name=DataPort[95]
unit.3.0.port.-1.s.95.orderindex=-1
unit.3.0.port.-1.s.95.visible=1
unit.3.0.port.-1.s.96.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/COMPARE_BIT
unit.3.0.port.-1.s.96.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.96.name=DataPort[96]
unit.3.0.port.-1.s.96.orderindex=-1
unit.3.0.port.-1.s.96.visible=1
unit.3.0.port.-1.s.97.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/reset_int
unit.3.0.port.-1.s.97.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.97.name=DataPort[97]
unit.3.0.port.-1.s.97.orderindex=-1
unit.3.0.port.-1.s.97.visible=1
unit.3.0.port.-1.s.98.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<0>
unit.3.0.port.-1.s.98.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.98.name=DataPort[98]
unit.3.0.port.-1.s.98.orderindex=-1
unit.3.0.port.-1.s.98.visible=1
unit.3.0.port.-1.s.99.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<1>
unit.3.0.port.-1.s.99.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.-1.s.99.name=DataPort[99]
unit.3.0.port.-1.s.99.orderindex=-1
unit.3.0.port.-1.s.99.visible=1
unit.3.0.port.0.b.0.alias=
unit.3.0.port.0.b.0.channellist=0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
unit.3.0.port.0.b.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.b.0.name=TriggerPort0
unit.3.0.port.0.b.0.orderindex=-1
unit.3.0.port.0.b.0.radix=Hex
unit.3.0.port.0.b.0.signedOffset=0.0
unit.3.0.port.0.b.0.signedPrecision=0
unit.3.0.port.0.b.0.signedScaleFactor=1.0
unit.3.0.port.0.b.0.unsignedOffset=0.0
unit.3.0.port.0.b.0.unsignedPrecision=0
unit.3.0.port.0.b.0.unsignedScaleFactor=1.0
unit.3.0.port.0.b.0.visible=1
unit.3.0.port.0.buscount=1
unit.3.0.port.0.channelcount=124
unit.3.0.port.0.s.0.alias=/CORE_INITDONE
unit.3.0.port.0.s.0.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.0.name=TriggerPort0[0]
unit.3.0.port.0.s.0.orderindex=-1
unit.3.0.port.0.s.0.visible=1
unit.3.0.port.0.s.1.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<0>
unit.3.0.port.0.s.1.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.1.name=TriggerPort0[1]
unit.3.0.port.0.s.1.orderindex=-1
unit.3.0.port.0.s.1.visible=1
unit.3.0.port.0.s.10.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<9>
unit.3.0.port.0.s.10.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.10.name=TriggerPort0[10]
unit.3.0.port.0.s.10.orderindex=-1
unit.3.0.port.0.s.10.visible=1
unit.3.0.port.0.s.100.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<2>
unit.3.0.port.0.s.100.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.100.name=TriggerPort0[100]
unit.3.0.port.0.s.100.orderindex=-1
unit.3.0.port.0.s.100.visible=1
unit.3.0.port.0.s.101.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<3>
unit.3.0.port.0.s.101.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.101.name=TriggerPort0[101]
unit.3.0.port.0.s.101.orderindex=-1
unit.3.0.port.0.s.101.visible=1
unit.3.0.port.0.s.102.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CHAN_DONE
unit.3.0.port.0.s.102.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.102.name=TriggerPort0[102]
unit.3.0.port.0.s.102.orderindex=-1
unit.3.0.port.0.s.102.visible=1
unit.3.0.port.0.s.103.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC_GLOBAL_FLAG
unit.3.0.port.0.s.103.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.103.name=TriggerPort0[103]
unit.3.0.port.0.s.103.orderindex=-1
unit.3.0.port.0.s.103.visible=1
unit.3.0.port.0.s.104.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<0>
unit.3.0.port.0.s.104.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.104.name=TriggerPort0[104]
unit.3.0.port.0.s.104.orderindex=-1
unit.3.0.port.0.s.104.visible=1
unit.3.0.port.0.s.105.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<1>
unit.3.0.port.0.s.105.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.105.name=TriggerPort0[105]
unit.3.0.port.0.s.105.orderindex=-1
unit.3.0.port.0.s.105.visible=1
unit.3.0.port.0.s.106.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<2>
unit.3.0.port.0.s.106.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.106.name=TriggerPort0[106]
unit.3.0.port.0.s.106.orderindex=-1
unit.3.0.port.0.s.106.visible=1
unit.3.0.port.0.s.107.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r<3>
unit.3.0.port.0.s.107.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.107.name=TriggerPort0[107]
unit.3.0.port.0.s.107.orderindex=-1
unit.3.0.port.0.s.107.visible=1
unit.3.0.port.0.s.108.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CALIB_DONE
unit.3.0.port.0.s.108.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.108.name=TriggerPort0[108]
unit.3.0.port.0.s.108.orderindex=-1
unit.3.0.port.0.s.108.visible=1
unit.3.0.port.0.s.109.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/COMPARE_BIT
unit.3.0.port.0.s.109.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.109.name=TriggerPort0[109]
unit.3.0.port.0.s.109.orderindex=-1
unit.3.0.port.0.s.109.visible=1
unit.3.0.port.0.s.11.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<10>
unit.3.0.port.0.s.11.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.11.name=TriggerPort0[11]
unit.3.0.port.0.s.11.orderindex=-1
unit.3.0.port.0.s.11.visible=1
unit.3.0.port.0.s.110.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/CTRL_CALIB_START
unit.3.0.port.0.s.110.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.110.name=TriggerPort0[110]
unit.3.0.port.0.s.110.orderindex=-1
unit.3.0.port.0.s.110.visible=1
unit.3.0.port.0.s.111.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<0>
unit.3.0.port.0.s.111.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.111.name=TriggerPort0[111]
unit.3.0.port.0.s.111.orderindex=-1
unit.3.0.port.0.s.111.visible=1
unit.3.0.port.0.s.112.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<1>
unit.3.0.port.0.s.112.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.112.name=TriggerPort0[112]
unit.3.0.port.0.s.112.orderindex=-1
unit.3.0.port.0.s.112.visible=1
unit.3.0.port.0.s.113.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<2>
unit.3.0.port.0.s.113.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.113.name=TriggerPort0[113]
unit.3.0.port.0.s.113.orderindex=-1
unit.3.0.port.0.s.113.visible=1
unit.3.0.port.0.s.114.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYCE<3>
unit.3.0.port.0.s.114.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.114.name=TriggerPort0[114]
unit.3.0.port.0.s.114.orderindex=-1
unit.3.0.port.0.s.114.visible=1
unit.3.0.port.0.s.115.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<0>
unit.3.0.port.0.s.115.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.115.name=TriggerPort0[115]
unit.3.0.port.0.s.115.orderindex=-1
unit.3.0.port.0.s.115.visible=1
unit.3.0.port.0.s.116.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<1>
unit.3.0.port.0.s.116.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.116.name=TriggerPort0[116]
unit.3.0.port.0.s.116.orderindex=-1
unit.3.0.port.0.s.116.visible=1
unit.3.0.port.0.s.117.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<2>
unit.3.0.port.0.s.117.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.117.name=TriggerPort0[117]
unit.3.0.port.0.s.117.orderindex=-1
unit.3.0.port.0.s.117.visible=1
unit.3.0.port.0.s.118.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYINC<3>
unit.3.0.port.0.s.118.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.118.name=TriggerPort0[118]
unit.3.0.port.0.s.118.orderindex=-1
unit.3.0.port.0.s.118.visible=1
unit.3.0.port.0.s.119.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DATA_DLYRST<0>
unit.3.0.port.0.s.119.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.119.name=TriggerPort0[119]
unit.3.0.port.0.s.119.orderindex=-1
unit.3.0.port.0.s.119.visible=1
unit.3.0.port.0.s.12.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<11>
unit.3.0.port.0.s.12.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.12.name=TriggerPort0[12]
unit.3.0.port.0.s.12.orderindex=-1
unit.3.0.port.0.s.12.visible=1
unit.3.0.port.0.s.120.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYCE
unit.3.0.port.0.s.120.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.120.name=TriggerPort0[120]
unit.3.0.port.0.s.120.orderindex=-1
unit.3.0.port.0.s.120.visible=1
unit.3.0.port.0.s.121.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DLYINC
unit.3.0.port.0.s.121.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.121.name=TriggerPort0[121]
unit.3.0.port.0.s.121.orderindex=-1
unit.3.0.port.0.s.121.visible=1
unit.3.0.port.0.s.122.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/DQ_DATA
unit.3.0.port.0.s.122.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.122.name=TriggerPort0[122]
unit.3.0.port.0.s.122.orderindex=-1
unit.3.0.port.0.s.122.visible=1
unit.3.0.port.0.s.123.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/BIT_BOUNDARY_CHECK
unit.3.0.port.0.s.123.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.123.name=TriggerPort0[123]
unit.3.0.port.0.s.123.orderindex=-1
unit.3.0.port.0.s.123.visible=1
unit.3.0.port.0.s.13.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<12>
unit.3.0.port.0.s.13.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.13.name=TriggerPort0[13]
unit.3.0.port.0.s.13.orderindex=-1
unit.3.0.port.0.s.13.visible=1
unit.3.0.port.0.s.14.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<13>
unit.3.0.port.0.s.14.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.14.name=TriggerPort0[14]
unit.3.0.port.0.s.14.orderindex=-1
unit.3.0.port.0.s.14.visible=1
unit.3.0.port.0.s.15.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<14>
unit.3.0.port.0.s.15.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.15.name=TriggerPort0[15]
unit.3.0.port.0.s.15.orderindex=-1
unit.3.0.port.0.s.15.visible=1
unit.3.0.port.0.s.16.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<15>
unit.3.0.port.0.s.16.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.16.name=TriggerPort0[16]
unit.3.0.port.0.s.16.orderindex=-1
unit.3.0.port.0.s.16.visible=1
unit.3.0.port.0.s.17.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<16>
unit.3.0.port.0.s.17.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.17.name=TriggerPort0[17]
unit.3.0.port.0.s.17.orderindex=-1
unit.3.0.port.0.s.17.visible=1
unit.3.0.port.0.s.18.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<17>
unit.3.0.port.0.s.18.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.18.name=TriggerPort0[18]
unit.3.0.port.0.s.18.orderindex=-1
unit.3.0.port.0.s.18.visible=1
unit.3.0.port.0.s.19.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<0>
unit.3.0.port.0.s.19.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.19.name=TriggerPort0[19]
unit.3.0.port.0.s.19.orderindex=-1
unit.3.0.port.0.s.19.visible=1
unit.3.0.port.0.s.2.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<1>
unit.3.0.port.0.s.2.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.2.name=TriggerPort0[2]
unit.3.0.port.0.s.2.orderindex=-1
unit.3.0.port.0.s.2.visible=1
unit.3.0.port.0.s.20.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<1>
unit.3.0.port.0.s.20.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.20.name=TriggerPort0[20]
unit.3.0.port.0.s.20.orderindex=-1
unit.3.0.port.0.s.20.visible=1
unit.3.0.port.0.s.21.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<2>
unit.3.0.port.0.s.21.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.21.name=TriggerPort0[21]
unit.3.0.port.0.s.21.orderindex=-1
unit.3.0.port.0.s.21.visible=1
unit.3.0.port.0.s.22.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<3>
unit.3.0.port.0.s.22.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.22.name=TriggerPort0[22]
unit.3.0.port.0.s.22.orderindex=-1
unit.3.0.port.0.s.22.visible=1
unit.3.0.port.0.s.23.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<4>
unit.3.0.port.0.s.23.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.23.name=TriggerPort0[23]
unit.3.0.port.0.s.23.orderindex=-1
unit.3.0.port.0.s.23.visible=1
unit.3.0.port.0.s.24.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<5>
unit.3.0.port.0.s.24.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.24.name=TriggerPort0[24]
unit.3.0.port.0.s.24.orderindex=-1
unit.3.0.port.0.s.24.visible=1
unit.3.0.port.0.s.25.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<6>
unit.3.0.port.0.s.25.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.25.name=TriggerPort0[25]
unit.3.0.port.0.s.25.orderindex=-1
unit.3.0.port.0.s.25.visible=1
unit.3.0.port.0.s.26.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<7>
unit.3.0.port.0.s.26.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.26.name=TriggerPort0[26]
unit.3.0.port.0.s.26.orderindex=-1
unit.3.0.port.0.s.26.visible=1
unit.3.0.port.0.s.27.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<8>
unit.3.0.port.0.s.27.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.27.name=TriggerPort0[27]
unit.3.0.port.0.s.27.orderindex=-1
unit.3.0.port.0.s.27.visible=1
unit.3.0.port.0.s.28.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<9>
unit.3.0.port.0.s.28.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.28.name=TriggerPort0[28]
unit.3.0.port.0.s.28.orderindex=-1
unit.3.0.port.0.s.28.visible=1
unit.3.0.port.0.s.29.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<10>
unit.3.0.port.0.s.29.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.29.name=TriggerPort0[29]
unit.3.0.port.0.s.29.orderindex=-1
unit.3.0.port.0.s.29.visible=1
unit.3.0.port.0.s.3.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<2>
unit.3.0.port.0.s.3.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.3.name=TriggerPort0[3]
unit.3.0.port.0.s.3.orderindex=-1
unit.3.0.port.0.s.3.visible=1
unit.3.0.port.0.s.30.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<11>
unit.3.0.port.0.s.30.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.30.name=TriggerPort0[30]
unit.3.0.port.0.s.30.orderindex=-1
unit.3.0.port.0.s.30.visible=1
unit.3.0.port.0.s.31.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<12>
unit.3.0.port.0.s.31.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.31.name=TriggerPort0[31]
unit.3.0.port.0.s.31.orderindex=-1
unit.3.0.port.0.s.31.visible=1
unit.3.0.port.0.s.32.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<13>
unit.3.0.port.0.s.32.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.32.name=TriggerPort0[32]
unit.3.0.port.0.s.32.orderindex=-1
unit.3.0.port.0.s.32.visible=1
unit.3.0.port.0.s.33.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<14>
unit.3.0.port.0.s.33.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.33.name=TriggerPort0[33]
unit.3.0.port.0.s.33.orderindex=-1
unit.3.0.port.0.s.33.visible=1
unit.3.0.port.0.s.34.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<15>
unit.3.0.port.0.s.34.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.34.name=TriggerPort0[34]
unit.3.0.port.0.s.34.orderindex=-1
unit.3.0.port.0.s.34.visible=1
unit.3.0.port.0.s.35.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<16>
unit.3.0.port.0.s.35.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.35.name=TriggerPort0[35]
unit.3.0.port.0.s.35.orderindex=-1
unit.3.0.port.0.s.35.visible=1
unit.3.0.port.0.s.36.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs<17>
unit.3.0.port.0.s.36.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.36.name=TriggerPort0[36]
unit.3.0.port.0.s.36.orderindex=-1
unit.3.0.port.0.s.36.visible=1
unit.3.0.port.0.s.37.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.3.0.port.0.s.37.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.37.name=TriggerPort0[37]
unit.3.0.port.0.s.37.orderindex=-1
unit.3.0.port.0.s.37.visible=1
unit.3.0.port.0.s.38.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.3.0.port.0.s.38.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.38.name=TriggerPort0[38]
unit.3.0.port.0.s.38.orderindex=-1
unit.3.0.port.0.s.38.visible=1
unit.3.0.port.0.s.39.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<0>
unit.3.0.port.0.s.39.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.39.name=TriggerPort0[39]
unit.3.0.port.0.s.39.orderindex=-1
unit.3.0.port.0.s.39.visible=1
unit.3.0.port.0.s.4.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<3>
unit.3.0.port.0.s.4.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.4.name=TriggerPort0[4]
unit.3.0.port.0.s.4.orderindex=-1
unit.3.0.port.0.s.4.visible=1
unit.3.0.port.0.s.40.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<1>
unit.3.0.port.0.s.40.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.40.name=TriggerPort0[40]
unit.3.0.port.0.s.40.orderindex=-1
unit.3.0.port.0.s.40.visible=1
unit.3.0.port.0.s.41.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<2>
unit.3.0.port.0.s.41.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.41.name=TriggerPort0[41]
unit.3.0.port.0.s.41.orderindex=-1
unit.3.0.port.0.s.41.visible=1
unit.3.0.port.0.s.42.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<3>
unit.3.0.port.0.s.42.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.42.name=TriggerPort0[42]
unit.3.0.port.0.s.42.orderindex=-1
unit.3.0.port.0.s.42.visible=1
unit.3.0.port.0.s.43.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5<4>
unit.3.0.port.0.s.43.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.43.name=TriggerPort0[43]
unit.3.0.port.0.s.43.orderindex=-1
unit.3.0.port.0.s.43.visible=1
unit.3.0.port.0.s.44.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.3.0.port.0.s.44.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.44.name=TriggerPort0[44]
unit.3.0.port.0.s.44.orderindex=-1
unit.3.0.port.0.s.44.visible=1
unit.3.0.port.0.s.45.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.3.0.port.0.s.45.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.45.name=TriggerPort0[45]
unit.3.0.port.0.s.45.orderindex=-1
unit.3.0.port.0.s.45.visible=1
unit.3.0.port.0.s.46.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.3.0.port.0.s.46.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.46.name=TriggerPort0[46]
unit.3.0.port.0.s.46.orderindex=-1
unit.3.0.port.0.s.46.visible=1
unit.3.0.port.0.s.47.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<0>
unit.3.0.port.0.s.47.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.47.name=TriggerPort0[47]
unit.3.0.port.0.s.47.orderindex=-1
unit.3.0.port.0.s.47.visible=1
unit.3.0.port.0.s.48.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<1>
unit.3.0.port.0.s.48.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.48.name=TriggerPort0[48]
unit.3.0.port.0.s.48.orderindex=-1
unit.3.0.port.0.s.48.visible=1
unit.3.0.port.0.s.49.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<2>
unit.3.0.port.0.s.49.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.49.name=TriggerPort0[49]
unit.3.0.port.0.s.49.orderindex=-1
unit.3.0.port.0.s.49.visible=1
unit.3.0.port.0.s.5.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<4>
unit.3.0.port.0.s.5.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.5.name=TriggerPort0[5]
unit.3.0.port.0.s.5.orderindex=-1
unit.3.0.port.0.s.5.visible=1
unit.3.0.port.0.s.50.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count<3>
unit.3.0.port.0.s.50.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.50.name=TriggerPort0[50]
unit.3.0.port.0.s.50.orderindex=-1
unit.3.0.port.0.s.50.visible=1
unit.3.0.port.0.s.51.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.3.0.port.0.s.51.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.51.name=TriggerPort0[51]
unit.3.0.port.0.s.51.orderindex=-1
unit.3.0.port.0.s.51.visible=1
unit.3.0.port.0.s.52.alias=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.3.0.port.0.s.52.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.52.name=TriggerPort0[52]
unit.3.0.port.0.s.52.orderindex=-1
unit.3.0.port.0.s.52.visible=1
unit.3.0.port.0.s.53.alias=/DDR/MEM_INITDONE
unit.3.0.port.0.s.53.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.53.name=TriggerPort0[53]
unit.3.0.port.0.s.53.orderindex=-1
unit.3.0.port.0.s.53.visible=1
unit.3.0.port.0.s.54.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/CTRL_DUMMYREAD_START
unit.3.0.port.0.s.54.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.54.name=TriggerPort0[54]
unit.3.0.port.0.s.54.orderindex=-1
unit.3.0.port.0.s.54.visible=1
unit.3.0.port.0.s.55.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/calib_start
unit.3.0.port.0.s.55.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.55.name=TriggerPort0[55]
unit.3.0.port.0.s.55.orderindex=-1
unit.3.0.port.0.s.55.visible=1
unit.3.0.port.0.s.56.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/BIT_BOUNDARY_CHECK
unit.3.0.port.0.s.56.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.56.name=TriggerPort0[56]
unit.3.0.port.0.s.56.orderindex=-1
unit.3.0.port.0.s.56.visible=1
unit.3.0.port.0.s.57.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.3.0.port.0.s.57.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.57.name=TriggerPort0[57]
unit.3.0.port.0.s.57.orderindex=-1
unit.3.0.port.0.s.57.visible=1
unit.3.0.port.0.s.58.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.3.0.port.0.s.58.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.58.name=TriggerPort0[58]
unit.3.0.port.0.s.58.orderindex=-1
unit.3.0.port.0.s.58.visible=1
unit.3.0.port.0.s.59.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.3.0.port.0.s.59.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.59.name=TriggerPort0[59]
unit.3.0.port.0.s.59.orderindex=-1
unit.3.0.port.0.s.59.visible=1
unit.3.0.port.0.s.6.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<5>
unit.3.0.port.0.s.6.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.6.name=TriggerPort0[6]
unit.3.0.port.0.s.6.orderindex=-1
unit.3.0.port.0.s.6.visible=1
unit.3.0.port.0.s.60.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.3.0.port.0.s.60.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.60.name=TriggerPort0[60]
unit.3.0.port.0.s.60.orderindex=-1
unit.3.0.port.0.s.60.visible=1
unit.3.0.port.0.s.61.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.3.0.port.0.s.61.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.61.name=TriggerPort0[61]
unit.3.0.port.0.s.61.orderindex=-1
unit.3.0.port.0.s.61.visible=1
unit.3.0.port.0.s.62.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.3.0.port.0.s.62.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.62.name=TriggerPort0[62]
unit.3.0.port.0.s.62.orderindex=-1
unit.3.0.port.0.s.62.visible=1
unit.3.0.port.0.s.63.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/bit_boundary_aligned
unit.3.0.port.0.s.63.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.63.name=TriggerPort0[63]
unit.3.0.port.0.s.63.orderindex=-1
unit.3.0.port.0.s.63.visible=1
unit.3.0.port.0.s.64.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_inc
unit.3.0.port.0.s.64.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.64.name=TriggerPort0[64]
unit.3.0.port.0.s.64.orderindex=-1
unit.3.0.port.0.s.64.visible=1
unit.3.0.port.0.s.65.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count_rst
unit.3.0.port.0.s.65.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.65.name=TriggerPort0[65]
unit.3.0.port.0.s.65.orderindex=-1
unit.3.0.port.0.s.65.visible=1
unit.3.0.port.0.s.66.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/inc_flag
unit.3.0.port.0.s.66.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.66.name=TriggerPort0[66]
unit.3.0.port.0.s.66.orderindex=-1
unit.3.0.port.0.s.66.visible=1
unit.3.0.port.0.s.67.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYCE
unit.3.0.port.0.s.67.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.67.name=TriggerPort0[67]
unit.3.0.port.0.s.67.orderindex=-1
unit.3.0.port.0.s.67.visible=1
unit.3.0.port.0.s.68.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DLYINC
unit.3.0.port.0.s.68.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.68.name=TriggerPort0[68]
unit.3.0.port.0.s.68.orderindex=-1
unit.3.0.port.0.s.68.visible=1
unit.3.0.port.0.s.69.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<0>
unit.3.0.port.0.s.69.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.69.name=TriggerPort0[69]
unit.3.0.port.0.s.69.orderindex=-1
unit.3.0.port.0.s.69.visible=1
unit.3.0.port.0.s.7.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<6>
unit.3.0.port.0.s.7.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.7.name=TriggerPort0[7]
unit.3.0.port.0.s.7.orderindex=-1
unit.3.0.port.0.s.7.visible=1
unit.3.0.port.0.s.70.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<1>
unit.3.0.port.0.s.70.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.70.name=TriggerPort0[70]
unit.3.0.port.0.s.70.orderindex=-1
unit.3.0.port.0.s.70.visible=1
unit.3.0.port.0.s.71.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<2>
unit.3.0.port.0.s.71.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.71.name=TriggerPort0[71]
unit.3.0.port.0.s.71.orderindex=-1
unit.3.0.port.0.s.71.visible=1
unit.3.0.port.0.s.72.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<3>
unit.3.0.port.0.s.72.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.72.name=TriggerPort0[72]
unit.3.0.port.0.s.72.orderindex=-1
unit.3.0.port.0.s.72.visible=1
unit.3.0.port.0.s.73.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<4>
unit.3.0.port.0.s.73.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.73.name=TriggerPort0[73]
unit.3.0.port.0.s.73.orderindex=-1
unit.3.0.port.0.s.73.visible=1
unit.3.0.port.0.s.74.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_count<5>
unit.3.0.port.0.s.74.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.74.name=TriggerPort0[74]
unit.3.0.port.0.s.74.orderindex=-1
unit.3.0.port.0.s.74.visible=1
unit.3.0.port.0.s.75.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA
unit.3.0.port.0.s.75.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.75.name=TriggerPort0[75]
unit.3.0.port.0.s.75.orderindex=-1
unit.3.0.port.0.s.75.visible=1
unit.3.0.port.0.s.76.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/DQ_DATA_R
unit.3.0.port.0.s.76.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.76.name=TriggerPort0[76]
unit.3.0.port.0.s.76.orderindex=-1
unit.3.0.port.0.s.76.visible=1
unit.3.0.port.0.s.77.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<0>
unit.3.0.port.0.s.77.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.77.name=TriggerPort0[77]
unit.3.0.port.0.s.77.orderindex=-1
unit.3.0.port.0.s.77.visible=1
unit.3.0.port.0.s.78.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<1>
unit.3.0.port.0.s.78.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.78.name=TriggerPort0[78]
unit.3.0.port.0.s.78.orderindex=-1
unit.3.0.port.0.s.78.visible=1
unit.3.0.port.0.s.79.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<2>
unit.3.0.port.0.s.79.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.79.name=TriggerPort0[79]
unit.3.0.port.0.s.79.orderindex=-1
unit.3.0.port.0.s.79.visible=1
unit.3.0.port.0.s.8.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<7>
unit.3.0.port.0.s.8.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.8.name=TriggerPort0[8]
unit.3.0.port.0.s.8.orderindex=-1
unit.3.0.port.0.s.8.visible=1
unit.3.0.port.0.s.80.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<3>
unit.3.0.port.0.s.80.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.80.name=TriggerPort0[80]
unit.3.0.port.0.s.80.orderindex=-1
unit.3.0.port.0.s.80.visible=1
unit.3.0.port.0.s.81.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<4>
unit.3.0.port.0.s.81.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.81.name=TriggerPort0[81]
unit.3.0.port.0.s.81.orderindex=-1
unit.3.0.port.0.s.81.visible=1
unit.3.0.port.0.s.82.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/dec_count<5>
unit.3.0.port.0.s.82.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.82.name=TriggerPort0[82]
unit.3.0.port.0.s.82.orderindex=-1
unit.3.0.port.0.s.82.visible=1
unit.3.0.port.0.s.83.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/compare
unit.3.0.port.0.s.83.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.83.name=TriggerPort0[83]
unit.3.0.port.0.s.83.orderindex=-1
unit.3.0.port.0.s.83.visible=1
unit.3.0.port.0.s.84.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd1
unit.3.0.port.0.s.84.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.84.name=TriggerPort0[84]
unit.3.0.port.0.s.84.orderindex=-1
unit.3.0.port.0.s.84.visible=1
unit.3.0.port.0.s.85.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd2
unit.3.0.port.0.s.85.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.85.name=TriggerPort0[85]
unit.3.0.port.0.s.85.orderindex=-1
unit.3.0.port.0.s.85.visible=1
unit.3.0.port.0.s.86.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd3
unit.3.0.port.0.s.86.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.86.name=TriggerPort0[86]
unit.3.0.port.0.s.86.orderindex=-1
unit.3.0.port.0.s.86.visible=1
unit.3.0.port.0.s.87.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State_FFd4
unit.3.0.port.0.s.87.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.87.name=TriggerPort0[87]
unit.3.0.port.0.s.87.orderindex=-1
unit.3.0.port.0.s.87.visible=1
unit.3.0.port.0.s.88.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<0>
unit.3.0.port.0.s.88.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.88.name=TriggerPort0[88]
unit.3.0.port.0.s.88.orderindex=-1
unit.3.0.port.0.s.88.visible=1
unit.3.0.port.0.s.89.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<1>
unit.3.0.port.0.s.89.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.89.name=TriggerPort0[89]
unit.3.0.port.0.s.89.orderindex=-1
unit.3.0.port.0.s.89.visible=1
unit.3.0.port.0.s.9.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs<8>
unit.3.0.port.0.s.9.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.9.name=TriggerPort0[9]
unit.3.0.port.0.s.9.orderindex=-1
unit.3.0.port.0.s.9.visible=1
unit.3.0.port.0.s.90.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<2>
unit.3.0.port.0.s.90.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.90.name=TriggerPort0[90]
unit.3.0.port.0.s.90.orderindex=-1
unit.3.0.port.0.s.90.visible=1
unit.3.0.port.0.s.91.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<3>
unit.3.0.port.0.s.91.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.91.name=TriggerPort0[91]
unit.3.0.port.0.s.91.orderindex=-1
unit.3.0.port.0.s.91.visible=1
unit.3.0.port.0.s.92.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<4>
unit.3.0.port.0.s.92.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.92.name=TriggerPort0[92]
unit.3.0.port.0.s.92.orderindex=-1
unit.3.0.port.0.s.92.visible=1
unit.3.0.port.0.s.93.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_cnt<5>
unit.3.0.port.0.s.93.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.93.name=TriggerPort0[93]
unit.3.0.port.0.s.93.orderindex=-1
unit.3.0.port.0.s.93.visible=1
unit.3.0.port.0.s.94.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/init_tap_inc
unit.3.0.port.0.s.94.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.94.name=TriggerPort0[94]
unit.3.0.port.0.s.94.orderindex=-1
unit.3.0.port.0.s.94.visible=1
unit.3.0.port.0.s.95.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RDY_STATUS
unit.3.0.port.0.s.95.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.95.name=TriggerPort0[95]
unit.3.0.port.0.s.95.orderindex=-1
unit.3.0.port.0.s.95.visible=1
unit.3.0.port.0.s.96.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/COMPARE_BIT
unit.3.0.port.0.s.96.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.96.name=TriggerPort0[96]
unit.3.0.port.0.s.96.orderindex=-1
unit.3.0.port.0.s.96.visible=1
unit.3.0.port.0.s.97.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/reset_int
unit.3.0.port.0.s.97.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.97.name=TriggerPort0[97]
unit.3.0.port.0.s.97.orderindex=-1
unit.3.0.port.0.s.97.visible=1
unit.3.0.port.0.s.98.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<0>
unit.3.0.port.0.s.98.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.98.name=TriggerPort0[98]
unit.3.0.port.0.s.98.orderindex=-1
unit.3.0.port.0.s.98.visible=1
unit.3.0.port.0.s.99.alias=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/chan_sel_int<1>
unit.3.0.port.0.s.99.color=java.awt.Color[r\=0,g\=0,b\=124]
unit.3.0.port.0.s.99.name=TriggerPort0[99]
unit.3.0.port.0.s.99.orderindex=-1
unit.3.0.port.0.s.99.visible=1
unit.3.0.portcount=1
unit.3.0.samplesPerTrigger=1
unit.3.0.triggerCapture=1
unit.3.0.triggerNSamplesTS=0
unit.3.0.triggerPosition=0
unit.3.0.triggerWindowCount=1
unit.3.0.triggerWindowDepth=2048
unit.3.0.triggerWindowTS=0
unit.3.0.username=MyILA0
unit.3.0.waveform.count=19
unit.3.0.waveform.posn.0.channel=0
unit.3.0.waveform.posn.0.name=/CORE_INITDONE
unit.3.0.waveform.posn.0.type=signal
unit.3.0.waveform.posn.1.channel=2147483646
unit.3.0.waveform.posn.1.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/calib_done_dqs
unit.3.0.waveform.posn.1.radix=1
unit.3.0.waveform.posn.1.type=bus
unit.3.0.waveform.posn.10.channel=51
unit.3.0.waveform.posn.10.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.3.0.waveform.posn.10.type=signal
unit.3.0.waveform.posn.11.channel=52
unit.3.0.waveform.posn.11.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.3.0.waveform.posn.11.type=signal
unit.3.0.waveform.posn.12.channel=53
unit.3.0.waveform.posn.12.name=/DDR/MEM_INITDONE
unit.3.0.waveform.posn.12.type=signal
unit.3.0.waveform.posn.13.channel=57
unit.3.0.waveform.posn.13.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.3.0.waveform.posn.13.type=signal
unit.3.0.waveform.posn.14.channel=58
unit.3.0.waveform.posn.14.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.3.0.waveform.posn.14.type=signal
unit.3.0.waveform.posn.15.channel=59
unit.3.0.waveform.posn.15.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.3.0.waveform.posn.15.type=signal
unit.3.0.waveform.posn.16.channel=60
unit.3.0.waveform.posn.16.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.3.0.waveform.posn.16.type=signal
unit.3.0.waveform.posn.17.channel=61
unit.3.0.waveform.posn.17.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.3.0.waveform.posn.17.type=signal
unit.3.0.waveform.posn.18.channel=62
unit.3.0.waveform.posn.18.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.3.0.waveform.posn.18.type=signal
unit.3.0.waveform.posn.19.channel=19
unit.3.0.waveform.posn.19.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.3.0.waveform.posn.19.type=bus
unit.3.0.waveform.posn.2.channel=2147483646
unit.3.0.waveform.posn.2.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/chan_done_dqs
unit.3.0.waveform.posn.2.radix=1
unit.3.0.waveform.posn.2.type=bus
unit.3.0.waveform.posn.3.channel=37
unit.3.0.waveform.posn.3.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.3.0.waveform.posn.3.type=signal
unit.3.0.waveform.posn.37.channel=37
unit.3.0.waveform.posn.37.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/data_tap_inc_done
unit.3.0.waveform.posn.37.type=signal
unit.3.0.waveform.posn.38.channel=38
unit.3.0.waveform.posn.38.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.3.0.waveform.posn.38.type=signal
unit.3.0.waveform.posn.39.channel=39
unit.3.0.waveform.posn.39.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.3.0.waveform.posn.39.type=bus
unit.3.0.waveform.posn.4.channel=38
unit.3.0.waveform.posn.4.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/SEL_DONE
unit.3.0.waveform.posn.4.type=signal
unit.3.0.waveform.posn.44.channel=44
unit.3.0.waveform.posn.44.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.3.0.waveform.posn.44.type=signal
unit.3.0.waveform.posn.45.channel=45
unit.3.0.waveform.posn.45.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.3.0.waveform.posn.45.type=signal
unit.3.0.waveform.posn.46.channel=46
unit.3.0.waveform.posn.46.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.3.0.waveform.posn.46.type=signal
unit.3.0.waveform.posn.47.channel=47
unit.3.0.waveform.posn.47.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.3.0.waveform.posn.47.type=bus
unit.3.0.waveform.posn.5.channel=2147483646
unit.3.0.waveform.posn.5.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/count5
unit.3.0.waveform.posn.5.radix=1
unit.3.0.waveform.posn.5.type=bus
unit.3.0.waveform.posn.51.channel=51
unit.3.0.waveform.posn.51.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done
unit.3.0.waveform.posn.51.type=signal
unit.3.0.waveform.posn.52.channel=52
unit.3.0.waveform.posn.52.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/comp_done_r
unit.3.0.waveform.posn.52.type=signal
unit.3.0.waveform.posn.53.channel=53
unit.3.0.waveform.posn.53.name=/DDR/MEM_INITDONE
unit.3.0.waveform.posn.53.type=signal
unit.3.0.waveform.posn.54.channel=54
unit.3.0.waveform.posn.54.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen.tap_ctrl_0/CTRL_DUMMYREAD_START
unit.3.0.waveform.posn.54.type=bus
unit.3.0.waveform.posn.57.channel=57
unit.3.0.waveform.posn.57.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<0>
unit.3.0.waveform.posn.57.type=signal
unit.3.0.waveform.posn.58.channel=58
unit.3.0.waveform.posn.58.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<1>
unit.3.0.waveform.posn.58.type=signal
unit.3.0.waveform.posn.59.channel=59
unit.3.0.waveform.posn.59.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<2>
unit.3.0.waveform.posn.59.type=signal
unit.3.0.waveform.posn.6.channel=44
unit.3.0.waveform.posn.6.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/auto_ref
unit.3.0.waveform.posn.6.type=signal
unit.3.0.waveform.posn.60.channel=60
unit.3.0.waveform.posn.60.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count<3>
unit.3.0.waveform.posn.60.type=signal
unit.3.0.waveform.posn.61.channel=61
unit.3.0.waveform.posn.61.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<0>
unit.3.0.waveform.posn.61.type=signal
unit.3.0.waveform.posn.62.channel=62
unit.3.0.waveform.posn.62.name=/DDR/ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/tap_inc<1>
unit.3.0.waveform.posn.62.type=signal
unit.3.0.waveform.posn.7.channel=45
unit.3.0.waveform.posn.7.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_memory
unit.3.0.waveform.posn.7.type=signal
unit.3.0.waveform.posn.8.channel=46
unit.3.0.waveform.posn.8.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/done_200us
unit.3.0.waveform.posn.8.type=signal
unit.3.0.waveform.posn.9.channel=2147483646
unit.3.0.waveform.posn.9.name=/DDR/ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_count
unit.3.0.waveform.posn.9.radix=1
unit.3.0.waveform.posn.9.type=bus
