--------------------------------------------------------------------------------------------
COMMAND
--------------------------------------------------------------------------------------------

exec> report_checks \
        -path_delay min \
        -through _1062fc0500000000_p_Instance \
        -format full_clock_expanded \
        -fields {slew cap input_pins nets fanout} \
        -no_line_splits \
        -group_count 1000 \
        -slack_max 40 \
        -digits 2 \
        -unique_paths_to_endpoint \
        
design: caravel
time: Sun Dec 10 16:14:44 UTC 2023

--------------------------------------------------------------------------------------------
REPORT
--------------------------------------------------------------------------------------------

Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_52011_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.87    2.00    0.00   15.00 v clock (in)
                                         clock (net)
                  2.00    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    1.26   16.26 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   16.26 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.06    0.13   16.39 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   16.40 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.07    0.12   16.52 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.11    0.03   16.55 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.07    0.14   16.69 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.10    0.03   16.72 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.18   16.89 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   16.90 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.47    0.85   17.74 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.49    0.11   17.85 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.11    0.39   18.24 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00   18.24 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.10    0.18   18.42 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   18.42 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   18.60 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   18.60 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   18.78 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.10    0.00   18.79 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.07    0.16   18.95 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   18.95 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.21   19.15 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.14    0.00   19.16 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19   19.34 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00   19.34 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.20   19.54 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.12    0.00   19.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17   19.72 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.72 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   19.87 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   19.87 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.19   20.07 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.13    0.00   20.07 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21   20.28 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.28 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19   20.48 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.48 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19   20.66 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.66 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37    0.53    0.44   21.11 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.53    0.01   21.12 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.07    0.24   21.36 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.07    0.00   21.36 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.09    0.23    0.63   21.99 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.23    0.00   21.99 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.10    0.18    0.26   22.24 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.19    0.01   22.25 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.17   22.42 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   22.42 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.17   22.59 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   22.59 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.15   22.74 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   22.74 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.10    0.28    0.28   23.02 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.28    0.02   23.03 v chip_core/mprj/j1a/_39272_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.30   23.34 v chip_core/mprj/j1a/_39272_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17950_ (net)
                  0.20    0.00   23.34 v chip_core/mprj/j1a/_40779_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.11   23.45 ^ chip_core/mprj/j1a/_40779_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00060_ (net)
                  0.13    0.00   23.45 ^ chip_core/mprj/j1a/_52011_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 23.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.86    3.50    0.00    0.00 ^ clock (in)
                                         clock (net)
                  3.50    0.00    0.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.43    0.43 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00    0.43 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.07    0.13    0.56 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01    0.57 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.09    0.12    0.69 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.04    0.73 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.09    0.14    0.86 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.03    0.89 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.17    0.12    1.01 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.17    0.00    1.02 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.81    1.12    2.13 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.83    0.11    2.25 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.12    0.33    2.58 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.12    0.00    2.58 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19    2.77 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.10    0.00    2.77 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.08    0.17    2.95 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00    2.95 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19    3.13 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.10    0.00    3.14 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.30 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00    3.30 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.21    3.51 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.15    0.01    3.52 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19    3.71 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00    3.71 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.22    3.93 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00    3.93 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.20    4.13 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.10    0.00    4.13 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    4.29 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00    4.29 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.21    4.50 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    4.50 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.14    0.22    4.73 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.73 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.20    4.93 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19    5.12 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00    5.12 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25    0.35    0.34    5.46 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.35    0.00    5.47 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.05    0.07    0.21    5.68 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00    5.68 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.15    5.83 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00    5.83 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.24    0.18    0.23    6.06 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.19    0.03    6.08 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.21    0.30    0.33    6.41 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.30    0.01    6.43 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.29    0.40    0.40    6.83 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.41    0.03    6.86 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.08    0.14    0.27    7.13 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_6_1_0_boardClk (net)
                  0.14    0.00    7.13 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    10    0.14    0.12    0.22    7.35 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_7_2__leaf_boardClk (net)
                  0.12    0.00    7.35 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02    0.06    0.16    7.52 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_6_boardClk (net)
                  0.06    0.00    7.52 ^ chip_core/mprj/j1a/_52011_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                          0.10    7.62   clock uncertainty
                         -0.05    7.57   clock reconvergence pessimism
                          0.14    7.71   library removal time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                -23.45   data arrival time
-----------------------------------------------------------------------------
                                 15.75   slack (MET)


Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51892_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.87    2.00    0.00   15.00 v clock (in)
                                         clock (net)
                  2.00    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    1.26   16.26 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   16.26 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.06    0.13   16.39 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   16.40 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.07    0.12   16.52 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.11    0.03   16.55 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.07    0.14   16.69 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.10    0.03   16.72 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.18   16.89 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   16.90 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.47    0.85   17.74 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.49    0.11   17.85 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.11    0.39   18.24 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00   18.24 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.10    0.18   18.42 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00   18.42 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   18.60 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   18.60 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.18   18.78 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.10    0.00   18.79 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.07    0.16   18.95 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   18.95 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.21   19.15 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.14    0.00   19.16 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19   19.34 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00   19.34 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.20   19.54 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.12    0.00   19.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17   19.72 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.72 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   19.87 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   19.87 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.19   20.07 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.13    0.00   20.07 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21   20.28 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.28 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19   20.48 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.48 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19   20.66 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.66 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.37    0.53    0.44   21.11 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.53    0.01   21.12 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.07    0.24   21.36 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.07    0.00   21.36 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.09    0.23    0.63   21.99 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.23    0.00   21.99 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.10    0.18    0.26   22.24 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.19    0.01   22.25 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.17   22.42 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   22.42 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.17   22.59 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   22.59 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.15   22.74 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   22.74 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.10    0.28    0.28   23.02 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.28    0.02   23.03 v chip_core/mprj/j1a/_39272_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.30   23.34 v chip_core/mprj/j1a/_39272_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17950_ (net)
                  0.20    0.00   23.34 v chip_core/mprj/j1a/_40484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.14    0.12   23.46 ^ chip_core/mprj/j1a/_40484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00059_ (net)
                  0.14    0.00   23.46 ^ chip_core/mprj/j1a/_51892_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 23.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.86    3.50    0.00    0.00 ^ clock (in)
                                         clock (net)
                  3.50    0.00    0.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.43    0.43 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00    0.43 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08    0.07    0.13    0.56 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01    0.57 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14    0.09    0.12    0.69 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.04    0.73 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.13    0.09    0.14    0.86 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.03    0.89 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.17    0.12    1.01 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.17    0.00    1.02 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.32    1.81    1.12    2.13 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.83    0.11    2.25 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.05    0.12    0.33    2.58 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.12    0.00    2.58 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19    2.77 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.10    0.00    2.77 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.08    0.17    2.95 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00    2.95 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.19    3.13 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.10    0.00    3.14 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.30 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00    3.30 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.21    3.51 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.15    0.01    3.52 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19    3.71 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00    3.71 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.15    0.22    3.93 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00    3.93 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05    0.10    0.20    4.13 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.10    0.00    4.13 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    4.29 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00    4.29 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.14    0.21    4.50 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    4.50 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09    0.14    0.22    4.73 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.73 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.20    4.93 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05    0.10    0.19    5.12 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00    5.12 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25    0.35    0.34    5.46 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.35    0.00    5.47 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.05    0.07    0.21    5.68 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00    5.68 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.15    5.83 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00    5.83 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.24    0.18    0.23    6.06 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.19    0.03    6.08 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.21    0.30    0.33    6.41 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.30    0.01    6.43 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.29    0.40    0.40    6.83 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.41    0.03    6.86 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.08    0.14    0.27    7.13 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_6_1_0_boardClk (net)
                  0.14    0.00    7.13 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    10    0.14    0.12    0.22    7.35 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_7_2__leaf_boardClk (net)
                  0.12    0.00    7.35 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02    0.06    0.16    7.52 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_6_boardClk (net)
                  0.06    0.00    7.52 ^ chip_core/mprj/j1a/_51892_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                          0.10    7.62   clock uncertainty
                         -0.05    7.57   clock reconvergence pessimism
                          0.14    7.71   library removal time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                -23.46   data arrival time
-----------------------------------------------------------------------------
                                 15.75   slack (MET)


min:
reg-reg: 0/2
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
max:
reg-reg: 0/0
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
