# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/new/Add_Sub.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/FA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/HA..vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/RCA_4.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/Sim_Add_Sub_Unit.vhd" \

# Do not sort compile order
nosort
