# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/btn_debounce_toggle.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_debounce_toggle
# -- Compiling architecture Behavioral of btn_debounce_toggle
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/PWM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture Behavioral of PWM
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/HEX_to_ASCII.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HEX_to_ASCII
# -- Compiling architecture Behavioral of HEX_to_ASCII
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/system_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity system_controller
# -- Compiling architecture behavioral of system_controller
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity i2c_master
# -- Compiling architecture logic of i2c_master
# ** Warning: C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd(86): Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd(89): Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd(92): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRAM_Controller
# -- Compiling architecture behavioral of SRAM_Controller
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/ROM1Port.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM1Port
# -- Compiling architecture SYN of rom1port
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/reset_delay.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reset_Delay
# -- Compiling architecture Arch of Reset_Delay
# vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LCD_User_Logic
# -- Compiling architecture Behavioral of LCD_User_Logic
# ** Error: C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd(245): (vcom-1339) Case statement choices cover only 4 out of 81 cases.
# 
# ** Error: C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd(261): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lab2_run_msim_rtl_vhdl.do line 16
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd}"
vcom -reportprogress 300 -work work C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity i2c_user_logic
# -- Compiling architecture behavioral of i2c_user_logic
# ** Error: C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd(128): (vcom-1339) Case statement choices cover only 2 out of 9 cases.
# 
# ** Error: C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd(155): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity i2c_user_logic
# -- Compiling architecture behavioral of i2c_user_logic
vsim -voptargs=+acc work.lcd_user_logic
# vsim -voptargs=+acc work.lcd_user_logic 
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/jones/Desktop/EE316-Lab2/Lab2/simulation/modelsim/rtl_work.lcd_user_logic' has no architecture.
# 
# Error loading design
