INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/syn_dwc/syn_dwc.srcs/sources_1/new/syn_dwc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_dwc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/syn_dwc/syn_dwc.srcs/sim_1/new/syndwtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syndwtb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/syn_dwc/syn_dwc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
