Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 16:35:03 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: coinsDispSW/sig_out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: decimal_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: negative_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[0]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[0]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[0]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[1]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[1]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[1]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[2]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[2]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[2]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[3]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[3]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[3]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[4]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[4]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[4]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[5]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[5]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[5]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[6]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[6]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[6]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[7]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[7]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[7]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[8]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[8]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: num_reg[8]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swA1/sig_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swA2/sig_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swA3/sig_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swB1/sig_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swB2/sig_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: swB3/sig_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: swC1/sig_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: swC2/sig_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: swC3/sig_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.242        0.000                      0                  869        0.162        0.000                      0                  869        4.500        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        4.242        0.000                      0                  869        0.162        0.000                      0                  869        4.500        0.000                       0                   462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.014ns (19.602%)  route 4.159ns (80.398%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.247    10.245    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.430    14.771    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[0]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    14.487    nickelSW/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.014ns (19.602%)  route 4.159ns (80.398%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.247    10.245    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.430    14.771    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[1]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    14.487    nickelSW/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.014ns (19.602%)  route 4.159ns (80.398%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.247    10.245    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.430    14.771    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[2]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    14.487    nickelSW/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.014ns (19.602%)  route 4.159ns (80.398%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.247    10.245    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.430    14.771    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  nickelSW/counter_reg[3]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    14.487    nickelSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.014ns (19.614%)  route 4.156ns (80.386%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.244    10.242    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.432    14.773    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[4]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    14.489    nickelSW/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.014ns (19.614%)  route 4.156ns (80.386%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.244    10.242    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.432    14.773    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[5]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    14.489    nickelSW/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.014ns (19.614%)  route 4.156ns (80.386%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.244    10.242    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.432    14.773    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[6]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    14.489    nickelSW/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 nickelSW/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.014ns (19.614%)  route 4.156ns (80.386%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.551     5.072    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  nickelSW/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  nickelSW/counter_reg[11]/Q
                         net (fo=2, routed)           0.881     6.471    nickelSW/counter_reg[11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.595 f  nickelSW/sig_out_i_5__8/O
                         net (fo=1, routed)           0.433     7.028    nickelSW/sig_out_i_5__8_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.152 r  nickelSW/sig_out_i_3__8/O
                         net (fo=1, routed)           0.781     7.934    nickelSW/sig_out_i_3__8_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.058 r  nickelSW/sig_out_i_2__8/O
                         net (fo=2, routed)           0.817     8.874    nickelSW/sig_out_i_2__8_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.998 r  nickelSW/counter[0]_i_1__8/O
                         net (fo=24, routed)          1.244    10.242    nickelSW/counter[0]_i_1__8_n_0
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.432    14.773    nickelSW/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  nickelSW/counter_reg[7]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y28         FDRE (Setup_fdre_C_R)       -0.524    14.489    nickelSW/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 swB2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.014ns (20.174%)  route 4.012ns (79.826%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.571     5.092    swB2/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  swB2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  swB2/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.738    swB2/counter_reg[18]
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  swB2/sig_out_i_4__3/O
                         net (fo=1, routed)           0.409     7.270    swB2/sig_out_i_4__3_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.394 r  swB2/sig_out_i_3__3/O
                         net (fo=1, routed)           0.775     8.169    swB2/sig_out_i_3__3_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.293 r  swB2/sig_out_i_2__3/O
                         net (fo=2, routed)           0.693     8.986    swB2/sig_out_i_2__3_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.124     9.110 r  swB2/counter[0]_i_1__3/O
                         net (fo=24, routed)          1.008    10.119    swB2/counter[0]_i_1__3_n_0
    SLICE_X52Y42         FDRE                                         r  swB2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.451    14.792    swB2/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  swB2/counter_reg[10]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y42         FDRE (Setup_fdre_C_R)       -0.524    14.507    swB2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 swB2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.014ns (20.174%)  route 4.012ns (79.826%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.571     5.092    swB2/clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  swB2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     5.610 r  swB2/counter_reg[18]/Q
                         net (fo=2, routed)           1.127     6.738    swB2/counter_reg[18]
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.862 r  swB2/sig_out_i_4__3/O
                         net (fo=1, routed)           0.409     7.270    swB2/sig_out_i_4__3_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.394 r  swB2/sig_out_i_3__3/O
                         net (fo=1, routed)           0.775     8.169    swB2/sig_out_i_3__3_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.293 r  swB2/sig_out_i_2__3/O
                         net (fo=2, routed)           0.693     8.986    swB2/sig_out_i_2__3_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I2_O)        0.124     9.110 r  swB2/counter[0]_i_1__3/O
                         net (fo=24, routed)          1.008    10.119    swB2/counter[0]_i_1__3_n_0
    SLICE_X52Y42         FDRE                                         r  swB2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.451    14.792    swB2/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  swB2/counter_reg[11]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y42         FDRE (Setup_fdre_C_R)       -0.524    14.507    swB2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 swB2/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB2/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.566     1.449    swB2/clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  swB2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  swB2/debounced_reg/Q
                         net (fo=3, routed)           0.109     1.699    swB2/debounced
    SLICE_X54Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  swB2/sig_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.744    swB2/sig_out_i_1__3_n_0
    SLICE_X54Y45         FDRE                                         r  swB2/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.837     1.964    swB2/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  swB2/sig_out_reg/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y45         FDRE (Hold_fdre_C_D)         0.120     1.582    swB2/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 swA3/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swA3/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.565     1.448    swA3/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  swA3/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  swA3/debounced_reg/Q
                         net (fo=3, routed)           0.109     1.698    swA3/debounced
    SLICE_X54Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.743 r  swA3/sig_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.743    swA3/sig_out_i_1__1_n_0
    SLICE_X54Y41         FDRE                                         r  swA3/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.836     1.963    swA3/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  swA3/sig_out_reg/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.120     1.581    swA3/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dimeSW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimeSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.477%)  route 0.168ns (44.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.558     1.441    dimeSW/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  dimeSW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  dimeSW/debounced_reg/Q
                         net (fo=3, routed)           0.168     1.773    dimeSW/debounced
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  dimeSW/sig_out_i_1__9/O
                         net (fo=1, routed)           0.000     1.818    dimeSW/sig_out_i_1__9_n_0
    SLICE_X34Y33         FDRE                                         r  dimeSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.824     1.951    dimeSW/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  dimeSW/sig_out_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.120     1.593    dimeSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fiveSW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiveSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.916%)  route 0.166ns (47.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.558     1.441    fiveSW/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  fiveSW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  fiveSW/debounced_reg/Q
                         net (fo=3, routed)           0.166     1.748    fiveSW/debounced
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  fiveSW/sig_out_i_1__13/O
                         net (fo=1, routed)           0.000     1.793    fiveSW/sig_out_i_1__13_n_0
    SLICE_X29Y32         FDRE                                         r  fiveSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     1.952    fiveSW/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  fiveSW/sig_out_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092     1.566    fiveSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 swC1/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swC1/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.839%)  route 0.159ns (46.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.566     1.449    swC1/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  swC1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  swC1/debounced_reg/Q
                         net (fo=3, routed)           0.159     1.750    swC1/debounced
    SLICE_X53Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  swC1/sig_out_i_1__5/O
                         net (fo=1, routed)           0.000     1.795    swC1/sig_out_i_1__5_n_0
    SLICE_X53Y43         FDRE                                         r  swC1/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.837     1.964    swC1/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  swC1/sig_out_reg/C
                         clock pessimism             -0.499     1.465    
    SLICE_X53Y43         FDRE (Hold_fdre_C_D)         0.091     1.556    swC1/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 quarterSW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quarterSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.553     1.436    quarterSW/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  quarterSW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  quarterSW/debounced_reg/Q
                         net (fo=3, routed)           0.158     1.735    quarterSW/debounced
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  quarterSW/sig_out_i_1__10/O
                         net (fo=1, routed)           0.000     1.780    quarterSW/sig_out_i_1__10_n_0
    SLICE_X37Y28         FDRE                                         r  quarterSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.820     1.947    quarterSW/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  quarterSW/sig_out_reg/C
                         clock pessimism             -0.497     1.450    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091     1.541    quarterSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 fiftySW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.336%)  route 0.163ns (46.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.559     1.442    fiftySW/clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  fiftySW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fiftySW/debounced_reg/Q
                         net (fo=3, routed)           0.163     1.746    fiftySW/debounced
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  fiftySW/sig_out_i_1__11/O
                         net (fo=1, routed)           0.000     1.791    fiftySW/sig_out_i_1__11_n_0
    SLICE_X29Y32         FDRE                                         r  fiftySW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     1.952    fiftySW/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  fiftySW/sig_out_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.091     1.545    fiftySW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nickelSW/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nickelSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.557     1.440    nickelSW/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  nickelSW/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nickelSW/sig_out_reg/Q
                         net (fo=15, routed)          0.155     1.736    nickelSW/nickel
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.781 r  nickelSW/sig_out_i_1__8/O
                         net (fo=1, routed)           0.000     1.781    nickelSW/sig_out_i_1__8_n_0
    SLICE_X29Y32         FDRE                                         r  nickelSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.825     1.952    nickelSW/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  nickelSW/sig_out_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092     1.532    nickelSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 swB3/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swB3/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.090%)  route 0.171ns (47.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.565     1.448    swB3/clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  swB3/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  swB3/debounced_reg/Q
                         net (fo=3, routed)           0.171     1.760    swB3/debounced
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  swB3/sig_out_i_1__4/O
                         net (fo=1, routed)           0.000     1.805    swB3/sig_out_i_1__4_n_0
    SLICE_X44Y47         FDRE                                         r  swB3/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     1.962    swB3/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  swB3/sig_out_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)         0.091     1.555    swB3/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dollarSW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dollarSW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.551     1.434    dollarSW/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  dollarSW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  dollarSW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.683    dollarSW/counter_reg_n_0_[3]
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  dollarSW/counter_reg[0]_i_2__12/O[3]
                         net (fo=1, routed)           0.000     1.791    dollarSW/counter_reg[0]_i_2__12_n_4
    SLICE_X31Y26         FDRE                                         r  dollarSW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.817     1.944    dollarSW/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  dollarSW/counter_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    dollarSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y21   cancelResetSW/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y23   cancelResetSW/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y23   cancelResetSW/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y24   cancelResetSW/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y23   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y23   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y23   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y24   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y24   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   swA3/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   swB3/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   swC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   swC2/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   swC2/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   swC2/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   swC2/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   swC2/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   swA3/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   swA3/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   fiveSW/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   fiveSW/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   fiveSW/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   fiveSW/counter_reg[4]/C



