DftSpecification(aic_infra_p,rtl1) {
  IjtagNetwork {
    HostScanInterface(ijtag) {
      Sib(sri) {
        Attributes {
          tessent_dft_function : scan_resource_instrument_host;
        }
        Sib(sri_ctrl) {
          Tdr(sri_ctrl) {
            Attributes {
              tessent_dft_function : scan_resource_instrument_dft_control;
            }
          }
        }
      }
      Sib(sti) {
        Attributes {
          tessent_dft_function : scan_tested_instrument_host;
        }
        Tdr(sti_ctrl) {
          Attributes {
            tessent_dft_function : scan_tested_instrument_dft_control;
          }
        }
        Sib(mbist) {
        }
      }
    }
  }
  MemoryBist {
    ijtag_host_interface : Sib(mbist);
    Controller(c0) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m0) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m1) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
      }
    }
    Controller(c1) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m4) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
        ReusedMemoryInterface(m5) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
        ReusedMemoryInterface(m6) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
        ReusedMemoryInterface(m7) {
          instance_name : u_aic_infra/u_aic_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c0:m0;
        }
      }
    }
    Controller(c2) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m8) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[0].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
        }
        ReusedMemoryInterface(m9) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[0].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m10) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[1].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m11) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[1].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
      }
    }
    Controller(c3) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m12) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[2].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m13) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[2].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m14) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[3].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m15) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[3].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
      }
    }
    Controller(c4) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m16) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[4].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m17) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[4].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m18) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[5].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m19) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[5].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
      }
    }
    Controller(c5) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m20) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[3].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
        }
        ReusedMemoryInterface(m21) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[3].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c5:m20;
        }
        ReusedMemoryInterface(m22) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[2].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c5:m20;
        }
        ReusedMemoryInterface(m23) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[2].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c5:m20;
        }
      }
    }
    Controller(c6) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m24) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[1].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c5:m20;
        }
        ReusedMemoryInterface(m25) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[1].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c5:m20;
        }
        ReusedMemoryInterface(m26) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[0].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c5:m20;
        }
        ReusedMemoryInterface(m27) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[0].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c5:m20;
        }
      }
    }
    Controller(c100) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m100) {
          instance_name: u_aic_infra/u_aic_cd/u_aic_cd_instruction_fetch/u_aic_cd_axi_read/gen_buffer_macro.u_response_buffer/u_memory/gen_macro.u_macro;
        }
        MemoryInterface(m101) {
          instance_name: u_aic_infra/u_aic_cd/u_aic_cd_copy_unit/u_aic_cd_axi_read/gen_buffer_macro.u_response_buffer/u_memory/gen_macro.u_macro;
        }
      }
    }
    Controller(c7) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m28) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[0].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m29) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[1].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c7:m28;
        }
        ReusedMemoryInterface(m30) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[2].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c7:m28;
        }
        ReusedMemoryInterface(m31) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_cva6_icache_axi_wrapper/i_cva6_icache/gen_sram[3].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c7:m28;
        }
      }
    }
    Controller(c8) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m32) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[0].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m33) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[1].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
        ReusedMemoryInterface(m34) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[2].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
        ReusedMemoryInterface(m35) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[3].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
      }
    }
    Controller(c9) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m36) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[4].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
        ReusedMemoryInterface(m37) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[5].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
        ReusedMemoryInterface(m38) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[6].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
        ReusedMemoryInterface(m39) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[7].tag_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c8:m32;
        }
      }
    }
    Controller(c10) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m40) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[6].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m41) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[6].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m42) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[7].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m8;
        }
        ReusedMemoryInterface(m43) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_cva6/gen_cache_wb.i_cache_subsystem/i_nbdcache/sram_block[7].data_sram/i_tc_sram/gen_cva6_mem.u_tc_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m8;
        }
      }
    }
    Controller(c11) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m44) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[7].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m45) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[6].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m46) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[5].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m47) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[4].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c12) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m48) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[0].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m49) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[1].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m50) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[2].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m51) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[3].gen_columns[3].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c13) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m52) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[7].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m53) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[6].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m54) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[5].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m55) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[4].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c14) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m56) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[3].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m57) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[2].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m58) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[1].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m59) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[2].gen_columns[0].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c15) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m60) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[7].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m61) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[6].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m62) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[5].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m63) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[4].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c16) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m64) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[3].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m65) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[2].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m66) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[1].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m67) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[1].gen_columns[0].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c17) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m68) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[7].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m69) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[6].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m70) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[5].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m71) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[4].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c18) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m72) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[3].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m73) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[2].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m74) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[1].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
        ReusedMemoryInterface(m75) {
          instance_name : u_aic_infra/u_ai_core_cva6v/u_cva6v/u_cva6v_top/i_raptor/i_vrf/i_vrf_dataflow/gen_banks[0].gen_columns[0].i_rf/gen_vrf_mem.u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c11:m44;
        }
      }
    }
    Controller(c19) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m76) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[1].u_chnl/u_buffer/g_data_ram_x[3].u_chnl_data_ram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m77) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[1].u_chnl/u_buffer/g_data_ram_x[2].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
        ReusedMemoryInterface(m78) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[1].u_chnl/u_buffer/g_data_ram_x[1].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
        ReusedMemoryInterface(m79) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[1].u_chnl/u_buffer/g_data_ram_x[0].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
      }
    }
    Controller(c20) {
      clock_domain_label: i_clk;
      Step {
        ReusedMemoryInterface(m80) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[0].u_chnl/u_buffer/g_data_ram_x[3].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
        ReusedMemoryInterface(m81) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[0].u_chnl/u_buffer/g_data_ram_x[2].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
        ReusedMemoryInterface(m82) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[0].u_chnl/u_buffer/g_data_ram_x[1].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
        ReusedMemoryInterface(m83) {
          instance_name : u_aic_infra/u_ht_aic_dma/g_chnl[0].u_chnl/u_buffer/g_data_ram_x[0].u_chnl_data_ram/gen_macro.u_macro;
          reused_interface_id : c19:m76;
        }
      }
    }
    Controller(c23) {
      clock_domain_label: i_clk;
      Step {
        MemoryInterface(m92) {
          instance_name : u_aic_infra/u_lt_aic_dma/g_fifo_rams[1].u_ram/g_macro[0].u_tc_ram/gen_macro.u_macro;
        }
        MemoryInterface(m93) {
          instance_name : u_aic_infra/u_timestamp_logger/u_timestamp_logger/g_mem.u_ram/gen_macro.u_macro;
        }
      }
    }
  }
  MemoryBisr {
    bisr_segment_order_file : aic_infra_p.bisr_segment_order;
  }
}
