--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml reloj.twx reloj.ncd -o reloj.twr reloj.pcf -ucf pines.ucf

Design file:              reloj.ncd
Physical constraint file: reloj.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnAlarma   |   -0.549(R)|      FAST  |    2.277(R)|      SLOW  |clk_BUFGP         |   0.000|
btnDer      |   -0.388(R)|      FAST  |    2.060(R)|      SLOW  |clk_BUFGP         |   0.000|
btnIzq      |   -0.155(R)|      FAST  |    1.768(R)|      SLOW  |clk_BUFGP         |   0.000|
btnRst      |   -0.212(R)|      FAST  |    1.756(R)|      SLOW  |clk_BUFGP         |   0.000|
stop        |    0.519(R)|      FAST  |    1.925(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
alarma      |        12.061(R)|      SLOW  |         4.930(R)|      FAST  |clk_BUFGP         |   0.000|
anodo<0>    |        10.708(R)|      SLOW  |         4.765(R)|      FAST  |clk_BUFGP         |   0.000|
anodo<1>    |        10.550(R)|      SLOW  |         4.710(R)|      FAST  |clk_BUFGP         |   0.000|
anodo<2>    |        11.632(R)|      SLOW  |         5.233(R)|      FAST  |clk_BUFGP         |   0.000|
anodo<3>    |        11.290(R)|      SLOW  |         5.078(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         9.680(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         9.701(R)|      SLOW  |         4.347(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.398(R)|      SLOW  |         4.137(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         9.540(R)|      SLOW  |         4.208(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         9.887(R)|      SLOW  |         4.378(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.791(R)|      SLOW  |         4.367(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         9.861(R)|      SLOW  |         4.382(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<0> |        12.450(R)|      SLOW  |         5.226(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<1> |        12.898(R)|      SLOW  |         5.530(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<2> |        11.618(R)|      SLOW  |         4.873(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<3> |        12.084(R)|      SLOW  |         5.013(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<4> |        11.942(R)|      SLOW  |         5.072(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<5> |        12.068(R)|      SLOW  |         5.147(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<6> |        11.673(R)|      SLOW  |         4.798(R)|      FAST  |clk_BUFGP         |   0.000|
segmento<7> |        11.078(R)|      SLOW  |         4.608(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.524|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 01 14:41:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5002 MB



