

================================================================
== Vitis HLS Report for 'STEPMUL'
================================================================
* Date:           Tue Mar 18 15:42:25 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.580 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input1_u = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input1" [Arithmetic.cpp:37]   --->   Operation 6 'read' 'input1_u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_u" [Arithmetic.cpp:37]   --->   Operation 7 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input2_u = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input2" [Arithmetic.cpp:38]   --->   Operation 8 'read' 'input2_u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_u" [Arithmetic.cpp:38]   --->   Operation 9 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %input1_low" [Arithmetic.cpp:44]   --->   Operation 10 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_u, i32 16, i32 31" [Arithmetic.cpp:45]   --->   Operation 11 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %input1_high" [Arithmetic.cpp:45]   --->   Operation 12 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i16 %input2_low" [Arithmetic.cpp:46]   --->   Operation 13 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_u, i32 16, i32 31" [Arithmetic.cpp:47]   --->   Operation 14 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i16 %input2_high" [Arithmetic.cpp:47]   --->   Operation 15 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "%a_plus_b = add i17 %zext_ln45, i17 %zext_ln44_1" [Arithmetic.cpp:50]   --->   Operation 16 'add' 'a_plus_b' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.65ns) (grouped into DSP with root node sub_ln63)   --->   "%c_plus_d = add i17 %zext_ln47, i17 %zext_ln46_1" [Arithmetic.cpp:51]   --->   Operation 17 'add' 'c_plus_d' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i17 %a_plus_b" [Arithmetic.cpp:63]   --->   Operation 18 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_1 = zext i17 %c_plus_d" [Arithmetic.cpp:63]   --->   Operation 19 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.05ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63]   --->   Operation 20 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %input1_low" [Arithmetic.cpp:44]   --->   Operation 21 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i16 %input1_high" [Arithmetic.cpp:45]   --->   Operation 22 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i16 %input2_low" [Arithmetic.cpp:46]   --->   Operation 23 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i16 %input2_high" [Arithmetic.cpp:47]   --->   Operation 24 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (5.58ns)   --->   "%ac = mul i32 %zext_ln47_1, i32 %zext_ln45_1" [Arithmetic.cpp:54]   --->   Operation 25 'mul' 'ac' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (5.58ns)   --->   "%bd = mul i32 %zext_ln46, i32 %zext_ln44" [Arithmetic.cpp:55]   --->   Operation 26 'mul' 'bd' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (1.05ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63]   --->   Operation 27 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 28 [1/3] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%mul_ln63 = mul i34 %zext_ln63_1, i34 %zext_ln63" [Arithmetic.cpp:63]   --->   Operation 28 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into DSP with root node sub_ln63)   --->   "%zext_ln63_2 = zext i34 %mul_ln63" [Arithmetic.cpp:63]   --->   Operation 29 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i32 %ac" [Arithmetic.cpp:63]   --->   Operation 30 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i32 %bd" [Arithmetic.cpp:63]   --->   Operation 31 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln63 = add i33 %zext_ln63_3, i33 %zext_ln63_4" [Arithmetic.cpp:63]   --->   Operation 32 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i33 %add_ln63" [Arithmetic.cpp:63]   --->   Operation 33 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [Arithmetic.cpp:63]   --->   Operation 34 'sub' 'sub_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln63 = sub i35 %zext_ln63_2, i35 %zext_ln63_5" [Arithmetic.cpp:63]   --->   Operation 35 'sub' 'sub_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Arithmetic.cpp:35]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %res"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %ac, i32 %bd" [Arithmetic.cpp:62]   --->   Operation 43 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i35.i16, i35 %sub_ln63, i16 0" [Arithmetic.cpp:63]   --->   Operation 44 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i51 %sum2" [Arithmetic.cpp:63]   --->   Operation 45 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln65 = add i64 %sext_ln63, i64 %sum1" [Arithmetic.cpp:65]   --->   Operation 46 'add' 'add_ln65' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %res, i64 %add_ln65" [Arithmetic.cpp:65]   --->   Operation 47 'write' 'write_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [Arithmetic.cpp:67]   --->   Operation 48 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input1_u           (read          ) [ 000000]
input1_low         (trunc         ) [ 001000]
input2_u           (read          ) [ 000000]
input2_low         (trunc         ) [ 001000]
zext_ln44_1        (zext          ) [ 000000]
input1_high        (partselect    ) [ 001000]
zext_ln45          (zext          ) [ 000000]
zext_ln46_1        (zext          ) [ 000000]
input2_high        (partselect    ) [ 001000]
zext_ln47          (zext          ) [ 000000]
a_plus_b           (add           ) [ 000000]
c_plus_d           (add           ) [ 000000]
zext_ln63          (zext          ) [ 001100]
zext_ln63_1        (zext          ) [ 001100]
zext_ln44          (zext          ) [ 000000]
zext_ln45_1        (zext          ) [ 000000]
zext_ln46          (zext          ) [ 000000]
zext_ln47_1        (zext          ) [ 000000]
ac                 (mul           ) [ 000111]
bd                 (mul           ) [ 000111]
mul_ln63           (mul           ) [ 000000]
zext_ln63_2        (zext          ) [ 000010]
zext_ln63_3        (zext          ) [ 000000]
zext_ln63_4        (zext          ) [ 000000]
add_ln63           (add           ) [ 000000]
zext_ln63_5        (zext          ) [ 000010]
sub_ln63           (sub           ) [ 000001]
spectopmodule_ln35 (spectopmodule ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000]
specinterface_ln0  (specinterface ) [ 000000]
sum1               (bitconcatenate) [ 000000]
sum2               (bitconcatenate) [ 000000]
sext_ln63          (sext          ) [ 000000]
add_ln65           (add           ) [ 000000]
write_ln65         (write         ) [ 000000]
ret_ln67           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i35.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="input1_u_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_u/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="input2_u_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_u/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln65_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="64" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="input1_low_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="input2_low_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="zext_ln44_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="input1_high_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="0" index="3" bw="6" slack="0"/>
<pin id="74" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="zext_ln45_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln46_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input2_high_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln47_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="a_plus_b_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_plus_b/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln63_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln44_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln45_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln46_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln47_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ac_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ac/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bd_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln63_3_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln63_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_4/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln63_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln63_5_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="33" slack="0"/>
<pin id="149" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_5/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sum1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="3"/>
<pin id="154" dir="0" index="2" bw="32" slack="3"/>
<pin id="155" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sum2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="51" slack="0"/>
<pin id="159" dir="0" index="1" bw="35" slack="1"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln63_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="51" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln65_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="51" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/5 "/>
</bind>
</comp>

<comp id="175" class="1007" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="17" slack="0"/>
<pin id="179" dir="0" index="3" bw="33" slack="0"/>
<pin id="180" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="addmul_sub(1178) " fcode="addmul_sub"/>
<opset="c_plus_d/1 zext_ln63_1/1 mul_ln63/1 zext_ln63_2/3 sub_ln63/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="input1_low_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low "/>
</bind>
</comp>

<comp id="190" class="1005" name="input2_low_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low "/>
</bind>
</comp>

<comp id="195" class="1005" name="input1_high_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high "/>
</bind>
</comp>

<comp id="200" class="1005" name="input2_high_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_high "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln63_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="34" slack="1"/>
<pin id="207" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="210" class="1005" name="ac_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac "/>
</bind>
</comp>

<comp id="216" class="1005" name="bd_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="222" class="1005" name="zext_ln63_5_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="35" slack="1"/>
<pin id="224" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_5 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sub_ln63_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="35" slack="1"/>
<pin id="229" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="38" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="44" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="57" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="38" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="82"><net_src comp="69" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="61" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="44" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="87" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="79" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="65" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="114" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="111" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="151" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="181"><net_src comp="97" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="83" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="107" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="147" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="57" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="193"><net_src comp="61" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="198"><net_src comp="69" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="203"><net_src comp="87" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="208"><net_src comp="107" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="213"><net_src comp="123" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="219"><net_src comp="129" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="225"><net_src comp="147" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="230"><net_src comp="175" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: STEPMUL : input1 | {1 }
	Port: STEPMUL : input2 | {1 }
  - Chain level:
	State 1
		zext_ln44_1 : 1
		zext_ln45 : 1
		zext_ln46_1 : 1
		zext_ln47 : 1
		a_plus_b : 2
		c_plus_d : 2
		zext_ln63 : 3
		zext_ln63_1 : 3
		mul_ln63 : 4
	State 2
		ac : 1
		bd : 1
	State 3
		zext_ln63_2 : 1
		add_ln63 : 1
		zext_ln63_5 : 2
		sub_ln63 : 3
	State 4
	State 5
		sext_ln63 : 1
		add_ln65 : 2
		write_ln65 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     a_plus_b_fu_101    |    0    |    0    |    23   |
|    add   |     add_ln63_fu_141    |    0    |    0    |    39   |
|          |     add_ln65_fu_168    |    0    |    0    |    71   |
|----------|------------------------|---------|---------|---------|
|    mul   |        ac_fu_123       |    1    |    0    |    6    |
|          |        bd_fu_129       |    1    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|addmul_sub|       grp_fu_175       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   input1_u_read_fu_38  |    0    |    0    |    0    |
|          |   input2_u_read_fu_44  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln65_write_fu_50 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    input1_low_fu_57    |    0    |    0    |    0    |
|          |    input2_low_fu_61    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln44_1_fu_65   |    0    |    0    |    0    |
|          |     zext_ln45_fu_79    |    0    |    0    |    0    |
|          |    zext_ln46_1_fu_83   |    0    |    0    |    0    |
|          |     zext_ln47_fu_97    |    0    |    0    |    0    |
|          |    zext_ln63_fu_107    |    0    |    0    |    0    |
|   zext   |    zext_ln44_fu_111    |    0    |    0    |    0    |
|          |   zext_ln45_1_fu_114   |    0    |    0    |    0    |
|          |    zext_ln46_fu_117    |    0    |    0    |    0    |
|          |   zext_ln47_1_fu_120   |    0    |    0    |    0    |
|          |   zext_ln63_3_fu_135   |    0    |    0    |    0    |
|          |   zext_ln63_4_fu_138   |    0    |    0    |    0    |
|          |   zext_ln63_5_fu_147   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    input1_high_fu_69   |    0    |    0    |    0    |
|          |    input2_high_fu_87   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|       sum1_fu_151      |    0    |    0    |    0    |
|          |       sum2_fu_157      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln63_fu_164    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   145   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     ac_reg_210    |   32   |
|     bd_reg_216    |   32   |
|input1_high_reg_195|   16   |
| input1_low_reg_185|   16   |
|input2_high_reg_200|   16   |
| input2_low_reg_190|   16   |
|  sub_ln63_reg_227 |   35   |
|zext_ln63_5_reg_222|   35   |
| zext_ln63_reg_205 |   34   |
+-------------------+--------+
|       Total       |   232  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_175 |  p1  |   3  |  16  |   48   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  1.7073 ||    14   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   145  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   14   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   232  |   159  |
+-----------+--------+--------+--------+--------+
