$date
	Fri Aug 22 17:03:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_piso $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 4 # d [3:0] $end
$var wire 1 $ sel $end
$var reg 4 % q [3:0] $end
$var reg 1 & v $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
bx %
0$
b1011 #
1"
0!
$end
#5000
b0 %
1!
#10000
0!
0"
#15000
b1011 %
1!
#20000
0!
1$
#25000
b101 %
1&
1!
#30000
0!
#35000
b10 %
1!
#40000
0!
#45000
b1 %
0&
1!
#50000
0!
#55000
b0 %
1&
1!
#60000
0!
b1100 #
0$
#65000
b1100 %
1!
#70000
0!
1$
#75000
b110 %
0&
1!
#80000
0!
#85000
b11 %
1!
#90000
0!
#95000
b1 %
1&
1!
#100000
0!
#105000
b0 %
1!
#110000
0!
