Reading resource constraints from BULB_resources/r/fpga_4Mul

Available resources:
RES00:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES02:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES03:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES04:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES05:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES06:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES07:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES08:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES09:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES10:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES11:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES12:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES13:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES14:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES15:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES16:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES17:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES18:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES19:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES20:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES21:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES22:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES23:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES24:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES25:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES26:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES27:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES28:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES29:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES30:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES31:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES32:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES33:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES34:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES35:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES36:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES37:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES38:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES39:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES40:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES41:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES42:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES43:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES44:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES45:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES46:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES47:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES48:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES49:		And, Or, Add, Cmp, Other, Shift, Sub, 
RES50:		Mem, 
RES51:		Mem, 
RES52:		Mul, Div, 
RES53:		Mul, Div, 
RES54:		Mul, Div, 
RES55:		Mul, Div, 

Available operations:
Mem:		RES50, RES51, 
Add:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Sub:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Mul:		RES52, RES53, RES54, RES55, 
Div:		RES52, RES53, RES54, RES55, 
Shift:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
And:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Or:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Cmp:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Other:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/ECOH256Digest-compress-839-1065.dot
DOING ASAP SCHEDULE
Found schedule of length 21 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n35--851:DMA_LOAD : [2:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n42--1058:DMA_LOAD : [2:3]
n55--1048:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n58--875:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n0--1015:DMA_LOAD : [5:6]
n48--956:DMA_LOAD : [5:6]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n45--888:DMA_LOAD : [5:6]
n66--978:IADD : [5:5]
n11--919:IADD : [5:5]
n13--903:IAND : [6:6]
n17--1004:DMA_LOAD : [6:7]
n4--945:DMA_LOAD : [6:7]
n7--932:DMA_LOAD : [6:7]
n65--979:DMA_LOAD : [6:7]
n23--991:DMA_LOAD : [6:7]
n33--920:DMA_LOAD : [6:7]
n26--1019:IAND : [7:7]
n51--867:IAND : [7:7]
n10--960:IAND : [7:7]
n64--879:IAND : [7:7]
n44--892:IAND : [7:7]
n49--949:IAND : [8:8]
n3--995:IAND : [8:8]
n6--936:IAND : [8:8]
n50--870:ISHL : [8:8]
n61--895:ISHL : [8:8]
n41--1008:IAND : [8:8]
n52--924:IAND : [8:8]
n54--882:ISHL : [8:8]
n20--983:IAND : [8:8]
n25--1011:ISHL : [9:9]
n38--927:ISHL : [9:9]
n2--998:ISHL : [9:9]
n39--939:ISHL : [9:9]
n19--986:ISHL : [9:9]
n60--883:IOR : [9:9]
n9--952:ISHL : [9:9]
n53--896:IOR : [9:9]
n24--999:IOR : [10:10]
n37--953:IOR : [10:10]
n8--940:IOR : [10:10]
n73--1012:IOR : [10:10]
n31--904:IOR : [10:10]
n32--961:IOR : [11:11]
n67--1020:IOR : [11:11]
n30--963:IXOR : [12:12]
n28--1022:IXOR : [13:13]
n27--1029:IXOR : [14:14]
n72--1039:IXOR : [15:15]
n46--1049:IXOR : [16:16]
n36--1059:IXOR : [17:17]
n34--1060:IXOR : [18:18]
n70--1061:DMA_STORE : [19:20]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 105 with 76 nodes

n62--909:IMUL : [0:3]
n16--855:IMUL : [4:7]
n22--967:IMUL : [8:11]
n12--912:IADD : [12:12]
n15--862:IADD : [13:13]
n59--874:IADD : [14:14]
n1--971:IADD : [15:15]
n5--944:IADD : [16:16]
n63--887:IADD : [17:17]
n21--931:IADD : [18:18]
n11--919:IADD : [19:19]
n47--863:DMA_LOAD : [20:21]
n58--875:DMA_LOAD : [22:23]
n57--990:IADD : [24:24]
n18--1003:IADD : [25:25]
n4--945:DMA_LOAD : [26:27]
n7--932:DMA_LOAD : [28:29]
n45--888:DMA_LOAD : [30:31]
n33--920:DMA_LOAD : [32:33]
n66--978:IADD : [34:34]
n14--899:DMA_LOAD : [35:36]
n48--956:DMA_LOAD : [37:38]
n17--1004:DMA_LOAD : [39:40]
n65--979:DMA_LOAD : [41:42]
n23--991:DMA_LOAD : [43:44]
n0--1015:DMA_LOAD : [45:46]
n49--949:IAND : [47:47]
n6--936:IAND : [48:48]
n52--924:IAND : [49:49]
n51--867:IAND : [50:50]
n64--879:IAND : [51:51]
n44--892:IAND : [52:52]
n13--903:IAND : [53:53]
n38--927:ISHL : [54:54]
n39--939:ISHL : [55:55]
n3--995:IAND : [56:56]
n61--895:ISHL : [57:57]
n50--870:ISHL : [58:58]
n41--1008:IAND : [59:59]
n9--952:ISHL : [60:60]
n10--960:IAND : [61:61]
n54--882:ISHL : [62:62]
n20--983:IAND : [63:63]
n25--1011:ISHL : [64:64]
n26--1019:IAND : [65:65]
n37--953:IOR : [66:66]
n2--998:ISHL : [67:67]
n19--986:ISHL : [68:68]
n60--883:IOR : [69:69]
n8--940:IOR : [70:70]
n40--1024:DMA_LOAD(ref) : [71:72]
n53--896:IOR : [73:73]
n24--999:IOR : [74:74]
n73--1012:IOR : [75:75]
n32--961:IOR : [76:76]
n31--904:IOR : [77:77]
n69--1037:IADD : [78:78]
n29--1028:DMA_LOAD : [79:80]
n30--963:IXOR : [81:81]
n67--1020:IOR : [82:82]
n68--1038:DMA_LOAD : [83:84]
n28--1022:IXOR : [85:85]
n56--1047:IADD : [86:86]
n27--1029:IXOR : [87:87]
n71--846:DMA_LOAD(ref) : [88:89]
n43--1057:IADD : [90:90]
n55--1048:DMA_LOAD : [91:92]
n72--1039:IXOR : [93:93]
n42--1058:DMA_LOAD : [94:95]
n35--851:DMA_LOAD : [96:97]
n46--1049:IXOR : [98:98]
n36--1059:IXOR : [99:99]
n34--1060:IXOR : [100:100]
n70--1061:DMA_STORE : [101:102]
n74--1062:IADD : [103:103]
n75--842:IFGE : [104:104]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 21 with 76 nodes

n62--909:IMUL : [0:3]
n16--855:IMUL : [1:4]
n22--967:IMUL : [1:4]
n12--912:IADD : [4:4]
n15--862:IADD : [5:5]
n59--874:IADD : [5:5]
n1--971:IADD : [5:5]
n5--944:IADD : [5:5]
n63--887:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n57--990:IADD : [6:6]
n18--1003:IADD : [6:6]
n4--945:DMA_LOAD : [6:7]
n7--932:DMA_LOAD : [6:7]
n45--888:DMA_LOAD : [6:7]
n33--920:DMA_LOAD : [6:7]
n66--978:IADD : [6:6]
n14--899:DMA_LOAD : [7:8]
n48--956:DMA_LOAD : [7:8]
n17--1004:DMA_LOAD : [7:8]
n65--979:DMA_LOAD : [7:8]
n23--991:DMA_LOAD : [7:8]
n0--1015:DMA_LOAD : [8:9]
n49--949:IAND : [8:8]
n6--936:IAND : [8:8]
n52--924:IAND : [8:8]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n44--892:IAND : [8:8]
n13--903:IAND : [9:9]
n38--927:ISHL : [9:9]
n39--939:ISHL : [9:9]
n3--995:IAND : [9:9]
n61--895:ISHL : [9:9]
n50--870:ISHL : [9:9]
n41--1008:IAND : [9:9]
n9--952:ISHL : [9:9]
n10--960:IAND : [9:9]
n54--882:ISHL : [9:9]
n20--983:IAND : [9:9]
n25--1011:ISHL : [10:10]
n26--1019:IAND : [10:10]
n37--953:IOR : [10:10]
n2--998:ISHL : [10:10]
n19--986:ISHL : [10:10]
n60--883:IOR : [10:10]
n8--940:IOR : [10:10]
n40--1024:DMA_LOAD(ref) : [10:11]
n53--896:IOR : [10:10]
n24--999:IOR : [11:11]
n73--1012:IOR : [11:11]
n32--961:IOR : [11:11]
n31--904:IOR : [11:11]
n69--1037:IADD : [12:12]
n29--1028:DMA_LOAD : [12:13]
n30--963:IXOR : [12:12]
n67--1020:IOR : [12:12]
n68--1038:DMA_LOAD : [13:14]
n28--1022:IXOR : [13:13]
n56--1047:IADD : [13:13]
n27--1029:IXOR : [14:14]
n71--846:DMA_LOAD(ref) : [14:15]
n43--1057:IADD : [14:14]
n55--1048:DMA_LOAD : [14:15]
n72--1039:IXOR : [15:15]
n42--1058:DMA_LOAD : [15:16]
n35--851:DMA_LOAD : [16:17]
n46--1049:IXOR : [16:16]
n36--1059:IXOR : [17:17]
n34--1060:IXOR : [18:18]
n70--1061:DMA_STORE : [19:20]
n74--1062:IADD : [20:20]
n75--842:IFGE : [20:20]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]

Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]

Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]

Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Length is not equal, so Schedules can't be equal
Found schedule of length 29 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n1--971:IADD : [4:4]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n55--1048:DMA_LOAD : [4:5]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n47--863:DMA_LOAD : [6:7]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [8:9]
n7--932:DMA_LOAD : [8:9]
n51--867:IAND : [8:8]
n64--879:IAND : [8:8]
n50--870:ISHL : [9:9]
n54--882:ISHL : [9:9]
n49--949:IAND : [10:10]
n6--936:IAND : [10:10]
n53--896:IOR : [10:10]
n45--888:DMA_LOAD : [10:11]
n33--920:DMA_LOAD : [10:11]
n39--939:ISHL : [11:11]
n9--952:ISHL : [11:11]
n48--956:DMA_LOAD : [12:13]
n17--1004:DMA_LOAD : [12:13]
n52--924:IAND : [12:12]
n44--892:IAND : [12:12]
n38--927:ISHL : [13:13]
n61--895:ISHL : [13:13]
n37--953:IOR : [14:14]
n60--883:IOR : [14:14]
n41--1008:IAND : [14:14]
n10--960:IAND : [14:14]
n65--979:DMA_LOAD : [14:15]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n8--940:IOR : [15:15]
n31--904:IOR : [15:15]
n0--1015:DMA_LOAD : [16:17]
n3--995:IAND : [16:16]
n32--961:IOR : [16:16]
n20--983:IAND : [16:16]
n42--1058:DMA_LOAD : [16:17]
n2--998:ISHL : [17:17]
n19--986:ISHL : [17:17]
n30--963:IXOR : [17:17]
n35--851:DMA_LOAD : [18:19]
n26--1019:IAND : [18:18]
n73--1012:IOR : [18:18]
n24--999:IOR : [19:19]
n67--1020:IOR : [20:20]
n28--1022:IXOR : [21:21]
n27--1029:IXOR : [22:22]
n72--1039:IXOR : [23:23]
n46--1049:IXOR : [24:24]
n36--1059:IXOR : [25:25]
n34--1060:IXOR : [26:26]
n70--1061:DMA_STORE : [27:28]

Found schedule of length 28 with 76 nodes

n69--1037:IADD : [0:0]
n16--855:IMUL : [0:3]
n71--846:DMA_LOAD(ref) : [0:1]
n74--1062:IADD : [0:0]
n62--909:IMUL : [0:3]
n40--1024:DMA_LOAD(ref) : [0:1]
n43--1057:IADD : [0:0]
n75--842:IFGE : [0:0]
n56--1047:IADD : [0:0]
n22--967:IMUL : [0:3]
n68--1038:DMA_LOAD : [2:3]
n29--1028:DMA_LOAD : [2:3]
n14--899:DMA_LOAD : [4:5]
n15--862:IADD : [4:4]
n59--874:IADD : [4:4]
n1--971:IADD : [4:4]
n63--887:IADD : [4:4]
n12--912:IADD : [4:4]
n47--863:DMA_LOAD : [5:6]
n57--990:IADD : [5:5]
n18--1003:IADD : [5:5]
n5--944:IADD : [5:5]
n21--931:IADD : [5:5]
n11--919:IADD : [5:5]
n66--978:IADD : [5:5]
n58--875:DMA_LOAD : [6:7]
n13--903:IAND : [6:6]
n4--945:DMA_LOAD : [7:8]
n51--867:IAND : [7:7]
n50--870:ISHL : [8:8]
n7--932:DMA_LOAD : [8:9]
n64--879:IAND : [8:8]
n49--949:IAND : [9:9]
n54--882:ISHL : [9:9]
n45--888:DMA_LOAD : [9:10]
n6--936:IAND : [10:10]
n9--952:ISHL : [10:10]
n53--896:IOR : [10:10]
n33--920:DMA_LOAD : [10:11]
n48--956:DMA_LOAD : [11:12]
n39--939:ISHL : [11:11]
n44--892:IAND : [11:11]
n17--1004:DMA_LOAD : [12:13]
n61--895:ISHL : [12:12]
n52--924:IAND : [12:12]
n38--927:ISHL : [13:13]
n60--883:IOR : [13:13]
n10--960:IAND : [13:13]
n65--979:DMA_LOAD : [13:14]
n37--953:IOR : [14:14]
n41--1008:IAND : [14:14]
n8--940:IOR : [14:14]
n31--904:IOR : [14:14]
n23--991:DMA_LOAD : [14:15]
n25--1011:ISHL : [15:15]
n0--1015:DMA_LOAD : [15:16]
n32--961:IOR : [15:15]
n20--983:IAND : [15:15]
n3--995:IAND : [16:16]
n19--986:ISHL : [16:16]
n30--963:IXOR : [16:16]
n55--1048:DMA_LOAD : [16:17]
n26--1019:IAND : [17:17]
n2--998:ISHL : [17:17]
n42--1058:DMA_LOAD : [17:18]
n24--999:IOR : [18:18]
n35--851:DMA_LOAD : [18:19]
n73--1012:IOR : [18:18]
n67--1020:IOR : [19:19]
n28--1022:IXOR : [20:20]
n27--1029:IXOR : [21:21]
n72--1039:IXOR : [22:22]
n46--1049:IXOR : [23:23]
n36--1059:IXOR : [24:24]
n34--1060:IXOR : [25:25]
n70--1061:DMA_STORE : [26:27]


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 46 milliseconds

Print BULB tree: 
l_bound: 29, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 29, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 44 milliseconds to converge
Scheduling took 44 milliseconds

Print BULB tree: 
l_bound: 29, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 29, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 52 milliseconds to converge
Scheduling took 52 milliseconds

Print BULB tree: 
l_bound: 29, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 29, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 536 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 29; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
    │   ├── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL]}; 
    │   │   └── l_bound: 21, u_bound: 29; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD]}; 
    │   │       ├── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD]}; 
    │   │       │   ├── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD], 5=[n59--874:IADD]}; 
    │   │       │   └── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD]}; 
    │   │       │       ├── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD]}; 
    │   │       │       │   └── l_bound: 21, u_bound: 29; investigated n5--944:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
    │   │       │       │       ├── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
    │   │       │       │       │   └── l_bound: 21, u_bound: 29; investigated n21--931:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD]}; 
    │   │       │       │       │       └── l_bound: 21, u_bound: 29; investigated n11--919:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD]}; 
    │   │       │       │       │           ├── l_bound: 21, u_bound: 29; investigated n47--863:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD], 7=[n47--863:DMA_LOAD]}; 
    │   │       │       │       │           └── l_bound: 21, u_bound: 28; investigated n47--863:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD]}; 
    │   │       │       │       │               ├── l_bound: 21, u_bound: 28; investigated n58--875:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │   ├── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │   │   ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │   │   └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │   └── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │       ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               │       └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │       │       │               └── l_bound: 21, u_bound: 29; investigated n58--875:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD]}; 
    │   │       │       │       └── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD, n63--887:IADD]}; 
    │   │       │       └── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD], 5=[n1--971:IADD]}; 
    │   │       └── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD], 5=[n15--862:IADD]}; 
    │   └── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [1:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n22--967:IMUL]}; 
    └── l_bound: 21, u_bound: 30; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1365 milliseconds to converge
Scheduling took 1491 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 29; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
    │   ├── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL]}; 
    │   │   └── l_bound: 21, u_bound: 29; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD]}; 
    │   │       ├── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD]}; 
    │   │       │   ├── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD]}; 
    │   │       │   │   ├── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD]}; 
    │   │       │   │   │   └── l_bound: 21, u_bound: 29; investigated n5--944:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
    │   │       │   │   │       ├── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD, n63--887:IADD]}; 
    │   │       │   │   │       └── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
    │   │       │   │   │           └── l_bound: 21, u_bound: 29; investigated n21--931:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD]}; 
    │   │       │   │   │               └── l_bound: 21, u_bound: 29; investigated n11--919:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD]}; 
    │   │       │   │   │                   ├── l_bound: 21, u_bound: 29; investigated n47--863:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD], 7=[n47--863:DMA_LOAD]}; 
    │   │       │   │   │                   └── l_bound: 21, u_bound: 28; investigated n47--863:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD]}; 
    │   │       │   │   │                       ├── l_bound: 21, u_bound: 29; investigated n58--875:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD]}; 
    │   │       │   │   │                       └── l_bound: 21, u_bound: 28; investigated n58--875:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                           ├── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                           │   ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   ├── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │   └── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │       └── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │   └── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │       ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │       │   ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │       │   │   └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           │       │   │       ├── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │           └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               │   │           └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                           │   │   │   │               └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                           │   └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                           │       └── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
    │   │       │   │   │                           │           ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   ├── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   ├── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   │   │   ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   │   │   │   ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   │   │   │   │   │   └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │   └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       │   │           ├── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                           │           │   │   │       └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                           └── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                               ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                               │   └── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
    │   │       │   │   │                               │       ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   ├── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │   └── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   │   └── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   │       ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   │       │   ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       │   │       │   │   └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │       └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           │   └── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           │       ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           │       │   └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                               │       │   │           │       │       └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                               └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
    │   │       │   │   │                                   ├── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
    │   │       │   │   │                                   │   ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │   └── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │       └── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   │   └── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   │       ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   │       │   ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   │       │   │   └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │           └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               │   │           └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
    │   │       │   │   │                                   │   │               └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
    │   │       │   │   └── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD], 5=[n1--971:IADD]}; 
    │   │       │   └── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD], 5=[n59--874:IADD]}; 
    │   │       └── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD], 5=[n15--862:IADD]}; 
    │   └── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [1:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n22--967:IMUL]}; 
    └── l_bound: 21, u_bound: 30; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: true
BULB tree contains 100 inspected nodes
104 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 8 times
Best latency found: 28
Initial best latency: 29
51 out of 76 DFG nodes could be skipped to find best schedule
It took 1291 milliseconds to converge
Scheduling took 1420 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 30; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 
    └── l_bound: 21, u_bound: 29; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
        ├── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [1:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n22--967:IMUL]}; 
        └── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL]}; 
            └── l_bound: 21, u_bound: 29; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD]}; 
                ├── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD], 5=[n15--862:IADD]}; 
                └── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD]}; 
                    ├── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD], 5=[n59--874:IADD]}; 
                    └── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD]}; 
                        ├── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD], 5=[n1--971:IADD]}; 
                        └── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD]}; 
                            └── l_bound: 21, u_bound: 29; investigated n5--944:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
                                ├── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD, n63--887:IADD]}; 
                                └── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
                                    └── l_bound: 21, u_bound: 29; investigated n21--931:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD]}; 
                                        └── l_bound: 21, u_bound: 29; investigated n11--919:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD]}; 
                                            ├── l_bound: 21, u_bound: 29; investigated n47--863:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD], 7=[n47--863:DMA_LOAD]}; 
                                            └── l_bound: 21, u_bound: 28; investigated n47--863:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD]}; 
                                                ├── l_bound: 21, u_bound: 28; investigated n58--875:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                                                │   ├── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                                                │   │   ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
                                                │   │   │   ├── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
                                                │   │   │   │   ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
                                                │   │   │   │   │   ├── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
                                                │   │   │   │   │   │   └── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │   │   │   │   │       ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   │   │   ├── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   │   │   │   └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │   │   │   │   │   │       │   │   │   │       ├── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │   │   │   │   │   │       └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │   │   │   │   │           ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │   │   │   │   │           │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │   │   │   │   │   │           │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │   │   │   │   │   │           │   │       ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │   │   │   │   │   │           │   │       │   └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │   │   │   │   │   │           └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │   │   └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                                                │   │       └── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
                                                │   │           ├── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
                                                │   │           │   ├── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
                                                │   │           │   │   ├── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │           │   │   │   ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │           │   │   │   │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │   │           │   │   │   │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │           │   │   │   │   │   └── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │   │           │   │   │   │   │       └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │   │           │   │   │   │   │           ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │   │           │   │   │   │   │           │   └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │   │           │   │   │   └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │           │   │   │       ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │   │           │   │   │       │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │   │           │   │   │       │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │   │           │   │   │       │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │   │           │   │   │       │   │           └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │   │           │   │   │       ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │   └── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
                                                │       ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
                                                │       │   └── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
                                                │       │       └── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
                                                │       │           ├── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
                                                │       │           │   └── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │       │           │       ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │       │           │       │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │       │           │       │   ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │       │           │       │   │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │       │           │       │   │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │       │           │       │   │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │       │           │       │   │   │           └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │       │           │       └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │       │           │           ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │       │           │           │   ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │       │           │           │   │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │       │           │           │   │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │       │           │           │   │           └── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │       │           │           └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │       └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
                                                │           └── l_bound: 22, u_bound: 28; investigated n4--945:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD]}; 
                                                │               └── l_bound: 23, u_bound: 28; investigated n7--932:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD]}; 
                                                │                   └── l_bound: 24, u_bound: 28; investigated n45--888:DMA_LOAD in [9:10]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD]}; 
                                                │                       ├── l_bound: 25, u_bound: 28; investigated n33--920:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │                       │   ├── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │                       │   │   ├── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                │                       │   │   └── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │                       │   │       ├── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │                       │   │       │   └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │                       │   │       │       └── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │                       │   │       │           ├── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n66--978:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │                       │   └── l_bound: 25, u_bound: 28; investigated n66--978:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │                       │       ├── l_bound: 25, u_bound: 28; investigated n14--899:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n33--920:DMA_LOAD]}; 
                                                │                       │       │   └── l_bound: 25, u_bound: 28; investigated n48--956:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD]}; 
                                                │                       │       │       └── l_bound: 26, u_bound: 28; investigated n17--1004:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD]}; 
                                                │                       │       │           ├── l_bound: 27, u_bound: 28; investigated n65--979:DMA_LOAD in [13:14]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD]}; 
                                                │                       │       │           │   ├── l_bound: 28, u_bound: 28; investigated n23--991:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n14--899:DMA_LOAD, n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n14--899:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n48--956:DMA_LOAD, n33--920:DMA_LOAD], 12=[n48--956:DMA_LOAD, n17--1004:DMA_LOAD], 13=[n17--1004:DMA_LOAD, n65--979:DMA_LOAD], 14=[n65--979:DMA_LOAD, n23--991:DMA_LOAD], 15=[n23--991:DMA_LOAD]}; 
                                                │                       │       └── l_bound: 25, u_bound: 29; investigated n14--899:DMA_LOAD in [11:12]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD, n66--978:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD, n4--945:DMA_LOAD], 8=[n4--945:DMA_LOAD, n7--932:DMA_LOAD], 9=[n7--932:DMA_LOAD, n45--888:DMA_LOAD], 10=[n45--888:DMA_LOAD, n33--920:DMA_LOAD], 11=[n14--899:DMA_LOAD, n33--920:DMA_LOAD], 12=[n14--899:DMA_LOAD]}; 
                                                └── l_bound: 21, u_bound: 29; investigated n58--875:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 29
Initial best latency: 29
75 out of 76 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 46 milliseconds

Print BULB tree: 
l_bound: 29, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 29, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 28 inspected nodes
4 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 28
Initial best latency: 29
0 out of 76 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 544 milliseconds

Print BULB tree: 
l_bound: 21, u_bound: 29; investigated partial schedule: {}; 
└── l_bound: 21, u_bound: 29; investigated n62--909:IMUL in [0:3]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n62--909:IMUL], 2=[n62--909:IMUL], 3=[n62--909:IMUL]}; 
    ├── l_bound: 21, u_bound: 30; investigated n16--855:IMUL in [1:4]; investigated partial schedule: {0=[n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL], 4=[n16--855:IMUL]}; 
    └── l_bound: 21, u_bound: 29; investigated n16--855:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL], 2=[n16--855:IMUL, n62--909:IMUL], 3=[n16--855:IMUL, n62--909:IMUL]}; 
        ├── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [1:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n22--967:IMUL]}; 
        └── l_bound: 21, u_bound: 29; investigated n22--967:IMUL in [0:3]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL]}; 
            └── l_bound: 21, u_bound: 29; investigated n12--912:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD]}; 
                ├── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n12--912:IADD], 5=[n15--862:IADD]}; 
                └── l_bound: 21, u_bound: 29; investigated n15--862:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD]}; 
                    ├── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD]}; 
                    │   ├── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD]}; 
                    │   │   └── l_bound: 21, u_bound: 29; investigated n5--944:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
                    │   │       ├── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [4:4]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD]}; 
                    │   │       │   └── l_bound: 21, u_bound: 29; investigated n21--931:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD]}; 
                    │   │       │       └── l_bound: 21, u_bound: 29; investigated n11--919:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD]}; 
                    │   │       │           ├── l_bound: 21, u_bound: 28; investigated n47--863:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD]}; 
                    │   │       │           │   ├── l_bound: 21, u_bound: 29; investigated n58--875:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD]}; 
                    │   │       │           │   └── l_bound: 21, u_bound: 28; investigated n58--875:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │       ├── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │       │   ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │       │   └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n57--990:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │       └── l_bound: 21, u_bound: 28; investigated n57--990:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │           ├── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n18--1003:IADD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           │           └── l_bound: 21, u_bound: 28; investigated n18--1003:IADD in [6:6]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n1--971:IADD, n15--862:IADD, n59--874:IADD, n63--887:IADD, n12--912:IADD], 5=[n47--863:DMA_LOAD, n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD, n58--875:DMA_LOAD, n57--990:IADD, n18--1003:IADD], 7=[n58--875:DMA_LOAD]}; 
                    │   │       │           └── l_bound: 21, u_bound: 29; investigated n47--863:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n63--887:IADD, n12--912:IADD], 5=[n5--944:IADD, n21--931:IADD, n11--919:IADD], 6=[n47--863:DMA_LOAD], 7=[n47--863:DMA_LOAD]}; 
                    │   │       └── l_bound: 21, u_bound: 29; investigated n63--887:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n1--971:IADD, n12--912:IADD], 5=[n5--944:IADD, n63--887:IADD]}; 
                    │   └── l_bound: 21, u_bound: 29; investigated n1--971:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n59--874:IADD, n12--912:IADD], 5=[n1--971:IADD]}; 
                    └── l_bound: 21, u_bound: 29; investigated n59--874:IADD in [5:5]; investigated partial schedule: {0=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 1=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 2=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 3=[n16--855:IMUL, n62--909:IMUL, n22--967:IMUL], 4=[n15--862:IADD, n12--912:IADD], 5=[n59--874:IADD]}; 

