
*** Running vivado
    with args -log project_toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_toplevel.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source project_toplevel.tcl -notrace
Command: synth_design -top project_toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2332230
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:50]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:172]
WARNING: [Synth 8-992] en is already implicitly declared earlier [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:177]
WARNING: [Synth 8-6901] identifier 'hit' is used before its declaration [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:178]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.820 ; gain = 0.000 ; free physical = 1000011 ; free virtual = 1022076
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_toplevel' [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:23]
	Parameter transparent_mask bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'enemy' [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:23]
	Parameter width bound to: 8 - type: integer 
	Parameter length bound to: 48 - type: integer 
	Parameter x_size bound to: 8 - type: integer 
	Parameter y_size bound to: 48 - type: integer 
	Parameter x_start bound to: 80 - type: integer 
	Parameter y_start bound to: 480 - type: integer 
	Parameter transparent_mask bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'enemy_ROM' [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/enemy_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'enemy_ROM' (1#1) [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/enemy_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'enemy' (2#1) [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_flipped' [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:146]
	Parameter width bound to: 8 - type: integer 
	Parameter length bound to: 48 - type: integer 
	Parameter x_size bound to: 48 - type: integer 
	Parameter y_size bound to: 8 - type: integer 
	Parameter x_start bound to: 640 - type: integer 
	Parameter y_start bound to: 60 - type: integer 
	Parameter transparent_mask bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'enemy_flipped' (3#1) [/home/menao/Project_Test/fpga/source_files/enemy_flipped.sv:146]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'instance_name' [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:57]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'instance_name' [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:57]
WARNING: [Synth 8-7023] instance 'instance_name' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:57]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/menao/Project_Test/fpga/source_files/vga_controller.sv:23]
	Parameter hpixels bound to: 799 - type: integer 
	Parameter hsync_size bound to: 96 - type: integer 
	Parameter hbp bound to: 48 - type: integer 
	Parameter h_res bound to: 640 - type: integer 
	Parameter vlines bound to: 524 - type: integer 
	Parameter vsync_size bound to: 2 - type: integer 
	Parameter vbp bound to: 33 - type: integer 
	Parameter v_res bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [/home/menao/Project_Test/fpga/source_files/vga_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'blk_mem_gen_0' [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:64]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [/home/menao/Project_Test/fpga/source_files/ps2_keyboard.sv:26]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/menao/Project_Test/fpga/source_files/debouncer.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (7#1) [/home/menao/Project_Test/fpga/source_files/debouncer.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/menao/Project_Test/fpga/source_files/ps2_keyboard.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (8#1) [/home/menao/Project_Test/fpga/source_files/ps2_keyboard.sv:26]
INFO: [Synth 8-6157] synthesizing module 'graphics_driver' [/home/menao/Project_Test/fpga/cs256_project.srcs/sources_1/imports/source_files/graphics_driver.sv:23]
	Parameter transparent_mask bound to: 12'b000000000000 
WARNING: [Synth 8-6090] variable 'blank' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/menao/Project_Test/fpga/cs256_project.srcs/sources_1/imports/source_files/graphics_driver.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'graphics_driver' (9#1) [/home/menao/Project_Test/fpga/cs256_project.srcs/sources_1/imports/source_files/graphics_driver.sv:23]
INFO: [Synth 8-6157] synthesizing module 'char_driver' [/home/menao/Project_Test/fpga/source_files/char_driver.sv:22]
	Parameter x_start bound to: 320 - type: integer 
	Parameter y_start bound to: 240 - type: integer 
	Parameter x_size bound to: 32 - type: integer 
	Parameter y_size bound to: 32 - type: integer 
	Parameter transparent_mask bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'char_ROM' [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/char_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'char_ROM' (10#1) [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/char_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'char_ROM_diag' [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/char_ROM_diag_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'char_ROM_diag' (11#1) [/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/realtime/char_ROM_diag_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'char_driver' (12#1) [/home/menao/Project_Test/fpga/source_files/char_driver.sv:22]
INFO: [Synth 8-6157] synthesizing module 'lfsr_random_dynamic_seed' [/home/menao/Project_Test/fpga/cs256_project.srcs/sources_1/imports/source_files/lfsr_random_12bit.sv:1]
	Parameter SEED_INTERVAL bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr_random_dynamic_seed' (13#1) [/home/menao/Project_Test/fpga/cs256_project.srcs/sources_1/imports/source_files/lfsr_random_12bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'multidigit' [/home/menao/Project_Test/fpga/source_files/multidigit.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/menao/Project_Test/fpga/source_files/multidigit.sv:48]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/menao/Project_Test/fpga/source_files/multidigit.sv:68]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [/home/menao/Project_Test/fpga/source_files/sevenseg.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/menao/Project_Test/fpga/source_files/sevenseg.sv:39]
INFO: [Synth 8-226] default block is never used [/home/menao/Project_Test/fpga/source_files/sevenseg.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (14#1) [/home/menao/Project_Test/fpga/source_files/sevenseg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'multidigit' (15#1) [/home/menao/Project_Test/fpga/source_files/multidigit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'project_toplevel' (16#1) [/home/menao/Project_Test/fpga/source_files/project_toplevel.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2380.820 ; gain = 0.000 ; free physical = 1000769 ; free virtual = 1022837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.711 ; gain = 13.891 ; free physical = 1000785 ; free virtual = 1022851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.711 ; gain = 13.891 ; free physical = 1000785 ; free virtual = 1022851
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2394.711 ; gain = 0.000 ; free physical = 1000781 ; free virtual = 1022847
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/char_ROM/char_ROM/char_ROM_in_context.xdc] for cell 'char_drive0/char_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/char_ROM/char_ROM/char_ROM_in_context.xdc] for cell 'char_drive0/char_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/char_ROM_diag/char_ROM_diag/char_ROM_diag_in_context.xdc] for cell 'char_drive0/char_ROM_1'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/char_ROM_diag/char_ROM_diag/char_ROM_diag_in_context.xdc] for cell 'char_drive0/char_ROM_1'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'back_rom_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'back_rom_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[0].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[0].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[0].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[0].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[1].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[1].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[1].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[1].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[2].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[2].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[2].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[2].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[3].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[3].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[3].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[3].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[4].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[4].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[4].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[4].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[5].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[5].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[5].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[5].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[6].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[6].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[6].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[6].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[7].enemy_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[7].enemy_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[7].enemy_flipped_inst/enemy_ROM_0'
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/enemy_ROM/enemy_ROM/enemy_ROM_in_context.xdc] for cell 'enemies[7].enemy_flipped_inst/enemy_ROM_0'
Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc:45]
Finished Parsing XDC File [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project_toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/menao/Project_Test/fpga/cs256_project.srcs/constrs_1/imports/cs256-fall24/nexys-a7-100t-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.461 ; gain = 0.000 ; free physical = 1000669 ; free virtual = 1022735
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.461 ; gain = 0.000 ; free physical = 1000666 ; free virtual = 1022732
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2563.461 ; gain = 182.641 ; free physical = 1000711 ; free virtual = 1022779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2563.461 ; gain = 182.641 ; free physical = 1000719 ; free virtual = 1022787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/menao/Project_Test/fpga/cs256_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char_drive0/char_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char_drive0/char_ROM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for back_rom_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[0].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[0].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[1].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[1].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[2].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[2].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[3].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[3].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[4].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[4].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[5].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[5].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[6].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[6].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[7].enemy_inst /enemy_ROM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \enemies[7].enemy_flipped_inst /enemy_ROM_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2563.461 ; gain = 182.641 ; free physical = 1000724 ; free virtual = 1022790
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x3a1f2a00
DSP Debug: swapped A/B pins for adder 0x4db952c0
DSP Debug: swapped A/B pins for adder 0x3a284500
DSP Debug: swapped A/B pins for adder 0x3a77eee0
DSP Debug: swapped A/B pins for adder 0x35794a00
DSP Debug: swapped A/B pins for adder 0x3bbd9c00
DSP Debug: swapped A/B pins for adder 0x2a0af250
DSP Debug: swapped A/B pins for adder 0x37eeb610
DSP Debug: swapped A/B pins for adder 0x3aa9e960
WARNING: [Synth 8-327] inferring latch for variable 'diag_reg' [/home/menao/Project_Test/fpga/source_files/char_driver.sv:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2563.461 ; gain = 182.641 ; free physical = 1000738 ; free virtual = 1022805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 33    
	   2 Input   11 Bit       Adders := 52    
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 32    
	   2 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 17    
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 38    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 16    
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 19    
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0x280).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000592 ; free virtual = 1022660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|project_toplevel | C+A*(B:0x280) | 11     | 10     | 11     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000539 ; free virtual = 1022607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000505 ; free virtual = 1022572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000492 ; free virtual = 1022560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000524 ; free virtual = 1022592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000534 ; free virtual = 1022602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000516 ; free virtual = 1022583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000513 ; free virtual = 1022580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000506 ; free virtual = 1022574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000510 ; free virtual = 1022577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |char_ROM      |         1|
|4     |char_ROM_diag |         1|
|5     |enemy_ROM     |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen   |     1|
|2     |char_ROM      |     1|
|3     |char_ROM_diag |     1|
|4     |clk_wiz       |     1|
|5     |enemy_ROM     |     1|
|6     |enemy_ROM_    |    15|
|21    |BUFG          |     1|
|22    |CARRY4        |   692|
|23    |DSP48E1       |     1|
|24    |LUT1          |   241|
|25    |LUT2          |  1454|
|26    |LUT3          |   737|
|27    |LUT4          |   536|
|28    |LUT5          |   571|
|29    |LUT6          |   937|
|30    |MUXF7         |     4|
|31    |FDCE          |   446|
|32    |FDPE          |   198|
|33    |FDRE          |   326|
|34    |FDSE          |     8|
|35    |LD            |     1|
|36    |IBUF          |     3|
|37    |OBUF          |    37|
|38    |OBUFT         |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.445 ; gain = 640.625 ; free physical = 1000519 ; free virtual = 1022587
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 3021.445 ; gain = 471.875 ; free physical = 1000590 ; free virtual = 1022657
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3021.453 ; gain = 640.625 ; free physical = 1000593 ; free virtual = 1022660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3021.453 ; gain = 0.000 ; free physical = 1000666 ; free virtual = 1022734
INFO: [Netlist 29-17] Analyzing 698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3053.461 ; gain = 0.000 ; free physical = 1000632 ; free virtual = 1022699
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 3053.461 ; gain = 672.641 ; free physical = 1000777 ; free virtual = 1022844
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
WARNING: [Runs 36-115] Could not delete directory '/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/.Xil/Vivado-2331071-rsws13.kaust.edu.sa/dcp0'.
INFO: [Common 17-1381] The checkpoint '/home/menao/Project_Test/fpga/cs256_project.runs/synth_1/project_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_toplevel_utilization_synth.rpt -pb project_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 01:14:13 2024...
